Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Jan  4 23:14:03 2024


Cell Usage:
GTP_DFF                     100 uses
GTP_DFF_C                  1097 uses
GTP_DFF_CE                  576 uses
GTP_DFF_E                   100 uses
GTP_DFF_P                     4 uses
GTP_DFF_PE                    3 uses
GTP_DFF_R                   131 uses
GTP_DFF_RE                   82 uses
GTP_DFF_S                    20 uses
GTP_DFF_SE                    1 use
GTP_DLATCH_C                  9 uses
GTP_DRM18K                    1 use
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       8 uses
GTP_LUT1                     19 uses
GTP_LUT2                    120 uses
GTP_LUT3                    299 uses
GTP_LUT4                   1600 uses
GTP_LUT5                   1540 uses
GTP_LUT5CARRY               245 uses
GTP_LUT5M                  2293 uses
GTP_MUX2LUT6                787 uses
GTP_MUX2LUT7                368 uses
GTP_MUX2LUT8                147 uses
GTP_PLL_E3                    1 use

I/O ports: 63
GTP_INBUF                   9 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 53 uses

Mapping Summary:
Total LUTs: 6116 of 42800 (14.29%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 6116
Total Registers: 2114 of 64200 (3.29%)
Total Latches: 9

DRM18K:
Total DRM18K = 1.5 of 134 (1.12%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 63 of 296 (21.28%)


Overview of Control Sets:

Number of unique control sets : 107

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 30       | 3                 27
  [2, 4)      | 8        | 7                 1
  [4, 6)      | 10       | 8                 2
  [6, 8)      | 6        | 4                 2
  [8, 10)     | 7        | 5                 2
  [10, 12)    | 3        | 2                 1
  [12, 14)    | 2        | 2                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 40       | 7                 33
--------------------------------------------------------------
  The maximum fanout: 1100
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 100
  NO              NO                YES                1101
  NO              YES               NO                 151
  YES             NO                NO                 100
  YES             NO                YES                579
  YES             YES               NO                 83
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             9
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Top                  | 6125     | 2114     | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 63     | 0           | 0           | 0            | 0        | 245           | 787          | 368          | 147          | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_hdmi             | 436      | 267      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 105           | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl       | 277      | 197      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx     | 71       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx     | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl     | 36       | 29       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl     | 89       | 61       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pattern_vg       | 2        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg          | 102      | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key              | 31       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll              | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_seg              | 97       | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart             | 83       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_tx        | 29       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_wrapper          | 5463     | 1707     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 783          | 367          | 147          | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_bitmap         | 5252     | 1634     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 783          | 367          | 147          | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_ctrl     | 174      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                      
*************************************************************************************************************************************
                                                                                         Clock   Non-clock                           
 Clock                                  Period       Waveform       Type                 Loads       Loads  Sources                  
-------------------------------------------------------------------------------------------------------------------------------------
 clk                                    20.000       {0 10}         Declared              1847           2  {clk}                    
   clk|u_pll/u_pll_e3/CLKOUT0_Inferred  6.736        {0 3.368}      Generated (clk)         56           1  {u_pll/u_pll_e3/CLKOUT0} 
   clk|u_pll/u_pll_e3/CLKOUT1_Inferred  100.210      {0 50.105}     Generated (clk)        142           0  {u_pll/u_pll_e3/CLKOUT1} 
=====================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz      72.228 MHz         20.000         13.845          6.155
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                            148.456 MHz     139.801 MHz          6.736          7.153         -0.417
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                              9.979 MHz     202.922 MHz        100.210          4.928         95.282
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          6.155       0.000              0           2504
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -3.396      -8.820              3              3
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.417      -0.417              1             82
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -3.634    -159.850             50             50
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.282       0.000              0            313
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.829       0.000              0           2504
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.973       0.000              0              3
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0             82
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.177       0.000              0             50
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0            313
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         15.115       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.518       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          2.136       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.884       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.380       0.000              0           1847
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred                 2.748       0.000              0             56
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred                49.207       0.000              0            142
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[2]/D (GTP_DFF_PE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/Q (GTP_DFF_CE)
                                   net (fanout=1802)     4.070       8.814         u_wrapper/cur_blk_row [4]
                                                                                   u_wrapper/u_bitmap/N7278_22[30]/I4 (GTP_LUT5M)
                                   td                    0.185       8.999 r       u_wrapper/u_bitmap/N7278_22[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.999         u_wrapper/u_bitmap/_N6141
                                                                                   u_wrapper/u_bitmap/N7278_23[30]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.999 r       u_wrapper/u_bitmap/N7278_23[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.552         u_wrapper/u_bitmap/_N6189
                                                                                   u_wrapper/u_bitmap/N7278_31[30]/I0 (GTP_LUT5)
                                   td                    0.217       9.769 r       u_wrapper/u_bitmap/N7278_31[30]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.233         u_wrapper/u_bitmap/_N6573
                                                                                   u_wrapper/u_bitmap/N7278_32[30]/I2 (GTP_LUT3)
                                   td                    0.185      10.418 r       u_wrapper/u_bitmap/N7278_32[30]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.023         u_wrapper/u_bitmap/N7280 [14]
                                                                                   u_wrapper/u_bitmap/N7410_14/I3 (GTP_LUT4)
                                   td                    0.185      11.208 r       u_wrapper/u_bitmap/N7410_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.672         u_wrapper/u_bitmap/N7410 [14]
                                                                                   u_wrapper/u_bitmap/N7510_94/I4 (GTP_LUT5)
                                   td                    0.185      11.857 r       u_wrapper/u_bitmap/N7510_94/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.321         u_wrapper/u_bitmap/_N23393
                                                                                   u_wrapper/u_bitmap/N7510_95/I4 (GTP_LUT5)
                                   td                    0.185      12.506 r       u_wrapper/u_bitmap/N7510_95/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.970         u_wrapper/u_bitmap/_N23394
                                                                                   u_wrapper/u_bitmap/N7510_112/I4 (GTP_LUT5)
                                   td                    0.185      13.155 r       u_wrapper/u_bitmap/N7510_112/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      13.619         u_wrapper/u_bitmap/_N23411
                                                                                   u_wrapper/u_bitmap/N7510_115/I0 (GTP_LUT5)
                                   td                    0.258      13.877 f       u_wrapper/u_bitmap/N7510_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.341         u_wrapper/left_en_inv
                                                                                   u_wrapper/u_block_ctrl/N157_4/I4 (GTP_LUT5)
                                   td                    0.185      14.526 r       u_wrapper/u_block_ctrl/N157_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      15.079         u_wrapper/u_block_ctrl/N157
                                                                                   u_wrapper/u_block_ctrl/N163_115/I4 (GTP_LUT5)
                                   td                    0.185      15.264 r       u_wrapper/u_block_ctrl/N163_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.728         u_wrapper/u_block_ctrl/_N23524
                                                                                   u_wrapper/u_block_ctrl/N165_3/I4 (GTP_LUT5)
                                   td                    0.185      15.913 r       u_wrapper/u_block_ctrl/N165_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      16.466         u_wrapper/u_block_ctrl/N165
                                                                                   u_wrapper/u_block_ctrl/N167_7/I4 (GTP_LUT5)
                                   td                    0.185      16.651 r       u_wrapper/u_block_ctrl/N167_7/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      17.321         u_wrapper/u_block_ctrl/_N3065
                                                                                   u_wrapper/u_block_ctrl/N167_7_maj1_1/I3 (GTP_LUT4)
                                   td                    0.185      17.506 r       u_wrapper/u_block_ctrl/N167_7_maj1_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      18.059         u_wrapper/u_block_ctrl/_N1144
                                                                                   u_wrapper/u_block_ctrl/N167_2[2]/I4 (GTP_LUT5)
                                   td                    0.185      18.244 r       u_wrapper/u_block_ctrl/N167_2[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      18.244         u_wrapper/u_block_ctrl/N167 [2]
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[2]/D (GTP_DFF_PE)

 Data arrival time                                                  18.244         Logic Levels: 15 
                                                                                   Logic: 3.024ns(21.867%), Route: 10.805ns(78.133%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[3]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/Q (GTP_DFF_CE)
                                   net (fanout=1802)     4.070       8.814         u_wrapper/cur_blk_row [4]
                                                                                   u_wrapper/u_bitmap/N7278_22[30]/I4 (GTP_LUT5M)
                                   td                    0.185       8.999 r       u_wrapper/u_bitmap/N7278_22[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.999         u_wrapper/u_bitmap/_N6141
                                                                                   u_wrapper/u_bitmap/N7278_23[30]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.999 r       u_wrapper/u_bitmap/N7278_23[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.552         u_wrapper/u_bitmap/_N6189
                                                                                   u_wrapper/u_bitmap/N7278_31[30]/I0 (GTP_LUT5)
                                   td                    0.217       9.769 r       u_wrapper/u_bitmap/N7278_31[30]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.233         u_wrapper/u_bitmap/_N6573
                                                                                   u_wrapper/u_bitmap/N7278_32[30]/I2 (GTP_LUT3)
                                   td                    0.185      10.418 r       u_wrapper/u_bitmap/N7278_32[30]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.023         u_wrapper/u_bitmap/N7280 [14]
                                                                                   u_wrapper/u_bitmap/N7410_14/I3 (GTP_LUT4)
                                   td                    0.185      11.208 r       u_wrapper/u_bitmap/N7410_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.672         u_wrapper/u_bitmap/N7410 [14]
                                                                                   u_wrapper/u_bitmap/N7510_94/I4 (GTP_LUT5)
                                   td                    0.185      11.857 r       u_wrapper/u_bitmap/N7510_94/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.321         u_wrapper/u_bitmap/_N23393
                                                                                   u_wrapper/u_bitmap/N7510_95/I4 (GTP_LUT5)
                                   td                    0.185      12.506 r       u_wrapper/u_bitmap/N7510_95/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.970         u_wrapper/u_bitmap/_N23394
                                                                                   u_wrapper/u_bitmap/N7510_112/I4 (GTP_LUT5)
                                   td                    0.185      13.155 r       u_wrapper/u_bitmap/N7510_112/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      13.619         u_wrapper/u_bitmap/_N23411
                                                                                   u_wrapper/u_bitmap/N7510_115/I0 (GTP_LUT5)
                                   td                    0.258      13.877 f       u_wrapper/u_bitmap/N7510_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.341         u_wrapper/left_en_inv
                                                                                   u_wrapper/u_block_ctrl/N157_4/I4 (GTP_LUT5)
                                   td                    0.185      14.526 r       u_wrapper/u_block_ctrl/N157_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      15.079         u_wrapper/u_block_ctrl/N157
                                                                                   u_wrapper/u_block_ctrl/N163_115/I4 (GTP_LUT5)
                                   td                    0.185      15.264 r       u_wrapper/u_block_ctrl/N163_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.728         u_wrapper/u_block_ctrl/_N23524
                                                                                   u_wrapper/u_block_ctrl/N165_3/I4 (GTP_LUT5)
                                   td                    0.185      15.913 r       u_wrapper/u_block_ctrl/N165_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      16.466         u_wrapper/u_block_ctrl/N165
                                                                                   u_wrapper/u_block_ctrl/N167_7/I4 (GTP_LUT5)
                                   td                    0.185      16.651 r       u_wrapper/u_block_ctrl/N167_7/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      17.321         u_wrapper/u_block_ctrl/_N3065
                                                                                   u_wrapper/u_block_ctrl/N167_7_maj1_1/I3 (GTP_LUT4)
                                   td                    0.185      17.506 r       u_wrapper/u_block_ctrl/N167_7_maj1_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      18.059         u_wrapper/u_block_ctrl/_N1144
                                                                                   u_wrapper/u_block_ctrl/N167_7_sum3_9/I4 (GTP_LUT5)
                                   td                    0.185      18.244 r       u_wrapper/u_block_ctrl/N167_7_sum3_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      18.244         u_wrapper/u_block_ctrl/nb2 [3]
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/D (GTP_DFF_CE)

 Data arrival time                                                  18.244         Logic Levels: 15 
                                                                                   Logic: 3.024ns(21.867%), Route: 10.805ns(78.133%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[0]/CE (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/Q (GTP_DFF_CE)
                                   net (fanout=1802)     4.070       8.814         u_wrapper/cur_blk_row [4]
                                                                                   u_wrapper/u_bitmap/N7278_22[30]/I4 (GTP_LUT5M)
                                   td                    0.185       8.999 r       u_wrapper/u_bitmap/N7278_22[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.999         u_wrapper/u_bitmap/_N6141
                                                                                   u_wrapper/u_bitmap/N7278_23[30]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.999 r       u_wrapper/u_bitmap/N7278_23[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.552         u_wrapper/u_bitmap/_N6189
                                                                                   u_wrapper/u_bitmap/N7278_31[30]/I0 (GTP_LUT5)
                                   td                    0.217       9.769 r       u_wrapper/u_bitmap/N7278_31[30]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.233         u_wrapper/u_bitmap/_N6573
                                                                                   u_wrapper/u_bitmap/N7278_32[30]/I2 (GTP_LUT3)
                                   td                    0.185      10.418 r       u_wrapper/u_bitmap/N7278_32[30]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.023         u_wrapper/u_bitmap/N7280 [14]
                                                                                   u_wrapper/u_bitmap/N7410_14/I3 (GTP_LUT4)
                                   td                    0.185      11.208 r       u_wrapper/u_bitmap/N7410_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.672         u_wrapper/u_bitmap/N7410 [14]
                                                                                   u_wrapper/u_bitmap/N7510_94/I4 (GTP_LUT5)
                                   td                    0.185      11.857 r       u_wrapper/u_bitmap/N7510_94/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.321         u_wrapper/u_bitmap/_N23393
                                                                                   u_wrapper/u_bitmap/N7510_95/I4 (GTP_LUT5)
                                   td                    0.185      12.506 r       u_wrapper/u_bitmap/N7510_95/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.970         u_wrapper/u_bitmap/_N23394
                                                                                   u_wrapper/u_bitmap/N7510_112/I4 (GTP_LUT5)
                                   td                    0.185      13.155 r       u_wrapper/u_bitmap/N7510_112/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      13.619         u_wrapper/u_bitmap/_N23411
                                                                                   u_wrapper/u_bitmap/N7510_115/I0 (GTP_LUT5)
                                   td                    0.258      13.877 f       u_wrapper/u_bitmap/N7510_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.341         u_wrapper/left_en_inv
                                                                                   u_wrapper/u_block_ctrl/N157_4/I4 (GTP_LUT5)
                                   td                    0.185      14.526 r       u_wrapper/u_block_ctrl/N157_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      15.079         u_wrapper/u_block_ctrl/N157
                                                                                   u_wrapper/u_block_ctrl/N163_115/I4 (GTP_LUT5)
                                   td                    0.185      15.264 r       u_wrapper/u_block_ctrl/N163_115/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.728         u_wrapper/u_block_ctrl/_N23524
                                                                                   u_wrapper/u_block_ctrl/N165_3/I4 (GTP_LUT5)
                                   td                    0.185      15.913 r       u_wrapper/u_block_ctrl/N165_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      16.466         u_wrapper/u_block_ctrl/N165
                                                                                   u_wrapper/u_block_ctrl/N166_5/I2 (GTP_LUT3)
                                   td                    0.172      16.638 f       u_wrapper/u_block_ctrl/N166_5/Z (GTP_LUT3)
                                   net (fanout=4)        0.464      17.102         u_wrapper/u_block_ctrl/N166
                                                                           f       u_wrapper/u_block_ctrl/cur_blk_col_r[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  17.102         Logic Levels: 13 
                                                                                   Logic: 2.641ns(20.817%), Route: 10.046ns(79.183%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  17.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_key/key_in_a[0]/CLK (GTP_DFF)
Endpoint    : u_key/key_in_b[0]/D (GTP_DFF)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_a[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key/key_in_a[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         u_key/key_in_a [0]
                                                                           f       u_key/key_in_b[0]/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_b[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key/key_in_a[1]/CLK (GTP_DFF_S)
Endpoint    : u_key/key_in_b[1]/D (GTP_DFF_S)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_a[1]/CLK (GTP_DFF_S)

                                   tco                   0.323       4.738 f       u_key/key_in_a[1]/Q (GTP_DFF_S)
                                   net (fanout=2)        0.553       5.291         u_key/key_in_a [1]
                                                                           f       u_key/key_in_b[1]/D (GTP_DFF_S)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_b[1]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key/key_in_a[2]/CLK (GTP_DFF_S)
Endpoint    : u_key/key_in_b[2]/D (GTP_DFF_S)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_a[2]/CLK (GTP_DFF_S)

                                   tco                   0.323       4.738 f       u_key/key_in_a[2]/Q (GTP_DFF_S)
                                   net (fanout=2)        0.553       5.291         u_key/key_in_a [2]
                                                                           f       u_key/key_in_b[2]/D (GTP_DFF_S)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_key/key_in_b[2]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[24][12]/CLK (GTP_DFF_CE)
Endpoint    : u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 clk                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.000    3240.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204    3244.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_h[24][12]/CLK (GTP_DFF_CE)

                                   tco                   0.329    3244.744 r       u_wrapper/u_bitmap/bitmap_h[24][12]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758    3245.502         u_wrapper/u_bitmap/bitmap_h[24] [12]
                                                                                   u_wrapper/u_bitmap/N4391_29[12]/I2 (GTP_LUT5M)
                                   td                    0.431    3245.933 f       u_wrapper/u_bitmap/N4391_29[12]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    3245.933         u_wrapper/u_bitmap/_N4043
                                                                                   u_wrapper/u_bitmap/N4391_30[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000    3245.933 f       u_wrapper/u_bitmap/N4391_30[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000    3245.933         u_wrapper/u_bitmap/_N4075
                                                                                   u_wrapper/u_bitmap/N4391_31[12]/I0 (GTP_MUX2LUT7)
                                   td                    0.162    3246.095 f       u_wrapper/u_bitmap/N4391_31[12]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000    3246.095         u_wrapper/u_bitmap/_N4107
                                                                                   u_wrapper/u_bitmap/N4391_32[12]/I0 (GTP_MUX2LUT8)
                                   td                    0.052    3246.147 f       u_wrapper/u_bitmap/N4391_32[12]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464    3246.611         hdmi_bitmap_data[28]
                                                                                   u_hdmi/N102_31[1]/I1 (GTP_LUT5M)
                                   td                    0.365    3246.976 f       u_hdmi/N102_31[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464    3247.440         u_hdmi/_N11104   
                                                                                   u_hdmi/N102_34[1]_inv/I1 (GTP_LUT5M)
                                   td                    0.300    3247.740 f       u_hdmi/N102_34[1]_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553    3248.293         u_hdmi/pattern_vg/N41
                                                                                   u_hdmi/pattern_vg/N35/I1 (GTP_LUT2)
                                   td                    0.185    3248.478 r       u_hdmi/pattern_vg/N35/Z (GTP_LUT2)
                                   net (fanout=1)        0.000    3248.478         u_hdmi/pattern_vg/N35
                                                                           r       u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)

 Data arrival time                                                3248.478         Logic Levels: 7  
                                                                                   Logic: 1.824ns(44.893%), Route: 2.239ns(55.107%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.000    3240.016         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067    3244.294         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3244.388 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810    3245.198         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/g_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    3245.198                          
 clock uncertainty                                      -0.150    3245.048                          

 Setup time                                              0.034    3245.082                          

 Data required time                                               3245.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3245.082                          
 Data arrival time                                                3248.478                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[24][14]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 clk                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.000    3240.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204    3244.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_l[24][14]/CLK (GTP_DFF_C)

                                   tco                   0.329    3244.744 r       u_wrapper/u_bitmap/bitmap_l[24][14]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730    3245.474         u_wrapper/u_bitmap/bitmap_l[24] [14]
                                                                                   u_wrapper/u_bitmap/N4391_29[30]/I2 (GTP_LUT5M)
                                   td                    0.431    3245.905 f       u_wrapper/u_bitmap/N4391_29[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    3245.905         u_wrapper/u_bitmap/_N4061
                                                                                   u_wrapper/u_bitmap/N4391_30[30]/I0 (GTP_MUX2LUT6)
                                   td                    0.000    3245.905 f       u_wrapper/u_bitmap/N4391_30[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000    3245.905         u_wrapper/u_bitmap/_N4093
                                                                                   u_wrapper/u_bitmap/N4391_31[30]/I0 (GTP_MUX2LUT7)
                                   td                    0.162    3246.067 f       u_wrapper/u_bitmap/N4391_31[30]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000    3246.067         u_wrapper/u_bitmap/_N4125
                                                                                   u_wrapper/u_bitmap/N4391_32[30]/I0 (GTP_MUX2LUT8)
                                   td                    0.052    3246.119 f       u_wrapper/u_bitmap/N4391_32[30]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464    3246.583         hdmi_bitmap_data[14]
                                                                                   u_hdmi/N102_28[0]/I1 (GTP_LUT5M)
                                   td                    0.365    3246.948 f       u_hdmi/N102_28[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    3246.948         u_hdmi/_N11097   
                                                                                   u_hdmi/N102_32[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000    3246.948 f       u_hdmi/N102_32[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000    3246.948         u_hdmi/_N11105   
                                                                                   u_hdmi/N102_33[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.162    3247.110 f       u_hdmi/N102_33[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.553    3247.663         u_hdmi/_N11107   
                                                                                   u_hdmi/pattern_vg/b_out[0]_1/I0 (GTP_LUT2)
                                   td                    0.185    3247.848 r       u_hdmi/pattern_vg/b_out[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000    3247.848         u_hdmi/pattern_vg/b_out[0]_1
                                                                           r       u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)

 Data arrival time                                                3247.848         Logic Levels: 8  
                                                                                   Logic: 1.686ns(49.112%), Route: 1.747ns(50.888%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.000    3240.016         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067    3244.294         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3244.388 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810    3245.198         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/b_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    3245.198                          
 clock uncertainty                                      -0.150    3245.048                          

 Setup time                                              0.034    3245.082                          

 Data required time                                               3245.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3245.082                          
 Data arrival time                                                3247.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[24][12]/CLK (GTP_DFF_CE)
Endpoint    : u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 clk                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.000    3240.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204    3244.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_h[24][12]/CLK (GTP_DFF_CE)

                                   tco                   0.329    3244.744 r       u_wrapper/u_bitmap/bitmap_h[24][12]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758    3245.502         u_wrapper/u_bitmap/bitmap_h[24] [12]
                                                                                   u_wrapper/u_bitmap/N4391_29[12]/I2 (GTP_LUT5M)
                                   td                    0.431    3245.933 f       u_wrapper/u_bitmap/N4391_29[12]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    3245.933         u_wrapper/u_bitmap/_N4043
                                                                                   u_wrapper/u_bitmap/N4391_30[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000    3245.933 f       u_wrapper/u_bitmap/N4391_30[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000    3245.933         u_wrapper/u_bitmap/_N4075
                                                                                   u_wrapper/u_bitmap/N4391_31[12]/I0 (GTP_MUX2LUT7)
                                   td                    0.162    3246.095 f       u_wrapper/u_bitmap/N4391_31[12]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000    3246.095         u_wrapper/u_bitmap/_N4107
                                                                                   u_wrapper/u_bitmap/N4391_32[12]/I0 (GTP_MUX2LUT8)
                                   td                    0.052    3246.147 f       u_wrapper/u_bitmap/N4391_32[12]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464    3246.611         hdmi_bitmap_data[28]
                                                                                   u_hdmi/N102_31[1]/I1 (GTP_LUT5M)
                                   td                    0.365    3246.976 f       u_hdmi/N102_31[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464    3247.440         u_hdmi/_N11104   
                                                                                   u_hdmi/N102_34[1]_inv/I1 (GTP_LUT5M)
                                   td                    0.300    3247.740 f       u_hdmi/N102_34[1]_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000    3247.740         u_hdmi/pattern_vg/N41
                                                                           f       u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)

 Data arrival time                                                3247.740         Logic Levels: 6  
                                                                                   Logic: 1.639ns(49.293%), Route: 1.686ns(50.707%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.000    3240.016         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067    3244.294         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3244.388 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810    3245.198         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/r_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    3245.198                          
 clock uncertainty                                      -0.150    3245.048                          

 Setup time                                              0.034    3245.082                          

 Data required time                                               3245.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3245.082                          
 Data arrival time                                                3247.740                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[0][7]/CLK (GTP_DFF_CE)
Endpoint    : u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_h[0][7]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_wrapper/u_bitmap/bitmap_h[0][7]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.451         u_wrapper/u_bitmap/bitmap_h[0] [7]
                                                                                   u_wrapper/u_bitmap/N4391_29[7]/ID (GTP_LUT5M)
                                   td                    0.258       5.709 r       u_wrapper/u_bitmap/N4391_29[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.709         u_wrapper/u_bitmap/_N4038
                                                                                   u_wrapper/u_bitmap/N4391_30[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.709 r       u_wrapper/u_bitmap/N4391_30[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.709         u_wrapper/u_bitmap/_N4070
                                                                                   u_wrapper/u_bitmap/N4391_31[7]/I0 (GTP_MUX2LUT7)
                                   td                    0.159       5.868 r       u_wrapper/u_bitmap/N4391_31[7]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       5.868         u_wrapper/u_bitmap/_N4102
                                                                                   u_wrapper/u_bitmap/N4391_32[7]/I0 (GTP_MUX2LUT8)
                                   td                    0.048       5.916 r       u_wrapper/u_bitmap/N4391_32[7]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       6.380         hdmi_bitmap_data[23]
                                                                                   u_hdmi/N102_21[1]/I0 (GTP_LUT5M)
                                   td                    0.250       6.630 r       u_hdmi/N102_21[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.630         u_hdmi/_N11084   
                                                                                   u_hdmi/N102_25[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.630 r       u_hdmi/N102_25[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       7.094         u_hdmi/_N11092   
                                                                                   u_hdmi/N102_34[1]_inv/I0 (GTP_LUT5M)
                                   td                    0.250       7.344 r       u_hdmi/N102_34[1]_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000       7.344         u_hdmi/pattern_vg/N41
                                                                           r       u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.344         Logic Levels: 7  
                                                                                   Logic: 1.288ns(43.974%), Route: 1.641ns(56.026%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/r_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.039       5.371                          

 Data required time                                                  5.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.371                          
 Data arrival time                                                   7.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[0][6]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_l[0][6]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_wrapper/u_bitmap/bitmap_l[0][6]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_wrapper/u_bitmap/bitmap_l[0] [6]
                                                                                   u_wrapper/u_bitmap/N4391_29[22]/ID (GTP_LUT5M)
                                   td                    0.258       5.666 r       u_wrapper/u_bitmap/N4391_29[22]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.666         u_wrapper/u_bitmap/_N4053
                                                                                   u_wrapper/u_bitmap/N4391_30[22]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.666 r       u_wrapper/u_bitmap/N4391_30[22]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.666         u_wrapper/u_bitmap/_N4085
                                                                                   u_wrapper/u_bitmap/N4391_31[22]/I0 (GTP_MUX2LUT7)
                                   td                    0.159       5.825 r       u_wrapper/u_bitmap/N4391_31[22]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       5.825         u_wrapper/u_bitmap/_N4117
                                                                                   u_wrapper/u_bitmap/N4391_32[22]/I0 (GTP_MUX2LUT8)
                                   td                    0.048       5.873 r       u_wrapper/u_bitmap/N4391_32[22]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       6.337         hdmi_bitmap_data[6]
                                                                                   u_hdmi/N102_28[0]/I0 (GTP_LUT5M)
                                   td                    0.250       6.587 r       u_hdmi/N102_28[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.587         u_hdmi/_N11097   
                                                                                   u_hdmi/N102_32[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.587 r       u_hdmi/N102_32[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       6.587         u_hdmi/_N11105   
                                                                                   u_hdmi/N102_33[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.159       6.746 r       u_hdmi/N102_33[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.553       7.299         u_hdmi/_N11107   
                                                                                   u_hdmi/pattern_vg/b_out[0]_1/I0 (GTP_LUT2)
                                   td                    0.172       7.471 f       u_hdmi/pattern_vg/b_out[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.471         u_hdmi/pattern_vg/b_out[0]_1
                                                                           f       u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.471         Logic Levels: 8  
                                                                                   Logic: 1.369ns(44.797%), Route: 1.687ns(55.203%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/b_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.047       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   7.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[0][6]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_bitmap/bitmap_l[0][6]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_wrapper/u_bitmap/bitmap_l[0][6]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_wrapper/u_bitmap/bitmap_l[0] [6]
                                                                                   u_wrapper/u_bitmap/N4391_29[22]/ID (GTP_LUT5M)
                                   td                    0.258       5.666 r       u_wrapper/u_bitmap/N4391_29[22]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.666         u_wrapper/u_bitmap/_N4053
                                                                                   u_wrapper/u_bitmap/N4391_30[22]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.666 r       u_wrapper/u_bitmap/N4391_30[22]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.666         u_wrapper/u_bitmap/_N4085
                                                                                   u_wrapper/u_bitmap/N4391_31[22]/I0 (GTP_MUX2LUT7)
                                   td                    0.159       5.825 r       u_wrapper/u_bitmap/N4391_31[22]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       5.825         u_wrapper/u_bitmap/_N4117
                                                                                   u_wrapper/u_bitmap/N4391_32[22]/I0 (GTP_MUX2LUT8)
                                   td                    0.048       5.873 r       u_wrapper/u_bitmap/N4391_32[22]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       6.337         hdmi_bitmap_data[6]
                                                                                   u_hdmi/N102_28[0]/I0 (GTP_LUT5M)
                                   td                    0.250       6.587 r       u_hdmi/N102_28[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.587         u_hdmi/_N11097   
                                                                                   u_hdmi/N102_32[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.587 r       u_hdmi/N102_32[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       6.587         u_hdmi/_N11105   
                                                                                   u_hdmi/N102_33[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.159       6.746 r       u_hdmi/N102_33[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.553       7.299         u_hdmi/_N11107   
                                                                                   u_hdmi/pattern_vg/N35/I0 (GTP_LUT2)
                                   td                    0.250       7.549 r       u_hdmi/pattern_vg/N35/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.549         u_hdmi/pattern_vg/N35
                                                                           r       u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.549         Logic Levels: 8  
                                                                                   Logic: 1.447ns(46.171%), Route: 1.687ns(53.829%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/g_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.039       5.371                          

 Data required time                                                  5.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.371                          
 Data arrival time                                                   7.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.329       5.511 r       u_hdmi/sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       6.152         u_hdmi/act_y [3] 
                                                                                   u_hdmi/N3_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.294       6.446 f       u_hdmi/N3_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.446         u_hdmi/N3_1.co [2]
                                                                                   u_hdmi/N3_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.476 r       u_hdmi/N3_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.476         u_hdmi/N3_1.co [3]
                                                                                   u_hdmi/N3_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.506 r       u_hdmi/N3_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.506         u_hdmi/N3_1.co [4]
                                                                                   u_hdmi/N3_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.536 r       u_hdmi/N3_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.536         u_hdmi/N3_1.co [5]
                                                                                   u_hdmi/N3_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.566 r       u_hdmi/N3_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.566         u_hdmi/N3_1.co [6]
                                                                                   u_hdmi/N3_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.802 r       u_hdmi/N3_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.266         u_hdmi/N187 [9]  
                                                                                   u_hdmi/N15[4]/I4 (GTP_LUT5)
                                   td                    0.187       7.453 f       u_hdmi/N15[4]/Z (GTP_LUT5)
                                   net (fanout=256)      1.921       9.374         hdmi_bitmap_row[4]
                                                                                   u_wrapper/u_bitmap/N4391_29[12]/I1 (GTP_LUT5M)
                                   td                    0.300       9.674 f       u_wrapper/u_bitmap/N4391_29[12]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4043
                                                                                   u_wrapper/u_bitmap/N4391_30[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.674 f       u_wrapper/u_bitmap/N4391_30[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4075
                                                                                   u_wrapper/u_bitmap/N4391_31[12]/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.836 f       u_wrapper/u_bitmap/N4391_31[12]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.836         u_wrapper/u_bitmap/_N4107
                                                                                   u_wrapper/u_bitmap/N4391_32[12]/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.888 f       u_wrapper/u_bitmap/N4391_32[12]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      10.352         hdmi_bitmap_data[28]
                                                                                   u_hdmi/N102_31[1]/I1 (GTP_LUT5M)
                                   td                    0.365      10.717 f       u_hdmi/N102_31[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.181         u_hdmi/_N11104   
                                                                                   u_hdmi/N102_34[1]_inv/I1 (GTP_LUT5M)
                                   td                    0.300      11.481 f       u_hdmi/N102_34[1]_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      12.034         u_hdmi/pattern_vg/N41
                                                                                   u_hdmi/pattern_vg/N35/I1 (GTP_LUT2)
                                   td                    0.185      12.219 r       u_hdmi/pattern_vg/N35/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      12.219         u_hdmi/pattern_vg/N35
                                                                           r       u_hdmi/pattern_vg/g_out[0]/D (GTP_DFF_R)

 Data arrival time                                                  12.219         Logic Levels: 14 
                                                                                   Logic: 2.530ns(35.953%), Route: 4.507ns(64.047%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.000       6.736         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067      11.014         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.108 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810      11.918         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/g_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      11.918                          
 clock uncertainty                                      -0.150      11.768                          

 Setup time                                              0.034      11.802                          

 Data required time                                                 11.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.802                          
 Data arrival time                                                  12.219                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.329       5.511 r       u_hdmi/sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       6.152         u_hdmi/act_y [3] 
                                                                                   u_hdmi/N3_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.294       6.446 f       u_hdmi/N3_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.446         u_hdmi/N3_1.co [2]
                                                                                   u_hdmi/N3_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.476 r       u_hdmi/N3_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.476         u_hdmi/N3_1.co [3]
                                                                                   u_hdmi/N3_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.506 r       u_hdmi/N3_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.506         u_hdmi/N3_1.co [4]
                                                                                   u_hdmi/N3_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.536 r       u_hdmi/N3_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.536         u_hdmi/N3_1.co [5]
                                                                                   u_hdmi/N3_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.566 r       u_hdmi/N3_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.566         u_hdmi/N3_1.co [6]
                                                                                   u_hdmi/N3_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.802 r       u_hdmi/N3_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.266         u_hdmi/N187 [9]  
                                                                                   u_hdmi/N15[4]/I4 (GTP_LUT5)
                                   td                    0.187       7.453 f       u_hdmi/N15[4]/Z (GTP_LUT5)
                                   net (fanout=256)      1.921       9.374         hdmi_bitmap_row[4]
                                                                                   u_wrapper/u_bitmap/N4391_29[30]/I1 (GTP_LUT5M)
                                   td                    0.300       9.674 f       u_wrapper/u_bitmap/N4391_29[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4061
                                                                                   u_wrapper/u_bitmap/N4391_30[30]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.674 f       u_wrapper/u_bitmap/N4391_30[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4093
                                                                                   u_wrapper/u_bitmap/N4391_31[30]/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.836 f       u_wrapper/u_bitmap/N4391_31[30]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.836         u_wrapper/u_bitmap/_N4125
                                                                                   u_wrapper/u_bitmap/N4391_32[30]/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.888 f       u_wrapper/u_bitmap/N4391_32[30]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      10.352         hdmi_bitmap_data[14]
                                                                                   u_hdmi/N102_28[0]/I1 (GTP_LUT5M)
                                   td                    0.365      10.717 f       u_hdmi/N102_28[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.717         u_hdmi/_N11097   
                                                                                   u_hdmi/N102_32[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.717 f       u_hdmi/N102_32[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      10.717         u_hdmi/_N11105   
                                                                                   u_hdmi/N102_33[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      10.879 f       u_hdmi/N102_33[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.553      11.432         u_hdmi/_N11107   
                                                                                   u_hdmi/pattern_vg/b_out[0]_1/I0 (GTP_LUT2)
                                   td                    0.185      11.617 r       u_hdmi/pattern_vg/b_out[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.617         u_hdmi/pattern_vg/b_out[0]_1
                                                                           r       u_hdmi/pattern_vg/b_out[0]/D (GTP_DFF_R)

 Data arrival time                                                  11.617         Logic Levels: 15 
                                                                                   Logic: 2.392ns(37.172%), Route: 4.043ns(62.828%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.000       6.736         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067      11.014         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.108 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810      11.918         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/b_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      11.918                          
 clock uncertainty                                      -0.150      11.768                          

 Setup time                                              0.034      11.802                          

 Data required time                                                 11.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.802                          
 Data arrival time                                                  11.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.329       5.511 r       u_hdmi/sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       6.152         u_hdmi/act_y [3] 
                                                                                   u_hdmi/N3_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.294       6.446 f       u_hdmi/N3_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.446         u_hdmi/N3_1.co [2]
                                                                                   u_hdmi/N3_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.476 r       u_hdmi/N3_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.476         u_hdmi/N3_1.co [3]
                                                                                   u_hdmi/N3_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.506 r       u_hdmi/N3_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.506         u_hdmi/N3_1.co [4]
                                                                                   u_hdmi/N3_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.536 r       u_hdmi/N3_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.536         u_hdmi/N3_1.co [5]
                                                                                   u_hdmi/N3_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.566 r       u_hdmi/N3_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.566         u_hdmi/N3_1.co [6]
                                                                                   u_hdmi/N3_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.802 r       u_hdmi/N3_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.266         u_hdmi/N187 [9]  
                                                                                   u_hdmi/N15[4]/I4 (GTP_LUT5)
                                   td                    0.187       7.453 f       u_hdmi/N15[4]/Z (GTP_LUT5)
                                   net (fanout=256)      1.921       9.374         hdmi_bitmap_row[4]
                                                                                   u_wrapper/u_bitmap/N4391_29[12]/I1 (GTP_LUT5M)
                                   td                    0.300       9.674 f       u_wrapper/u_bitmap/N4391_29[12]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4043
                                                                                   u_wrapper/u_bitmap/N4391_30[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.674 f       u_wrapper/u_bitmap/N4391_30[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.674         u_wrapper/u_bitmap/_N4075
                                                                                   u_wrapper/u_bitmap/N4391_31[12]/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.836 f       u_wrapper/u_bitmap/N4391_31[12]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.836         u_wrapper/u_bitmap/_N4107
                                                                                   u_wrapper/u_bitmap/N4391_32[12]/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.888 f       u_wrapper/u_bitmap/N4391_32[12]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      10.352         hdmi_bitmap_data[28]
                                                                                   u_hdmi/N102_31[1]/I1 (GTP_LUT5M)
                                   td                    0.365      10.717 f       u_hdmi/N102_31[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.181         u_hdmi/_N11104   
                                                                                   u_hdmi/N102_34[1]_inv/I1 (GTP_LUT5M)
                                   td                    0.300      11.481 f       u_hdmi/N102_34[1]_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      11.481         u_hdmi/pattern_vg/N41
                                                                           f       u_hdmi/pattern_vg/r_out[0]/D (GTP_DFF_R)

 Data arrival time                                                  11.481         Logic Levels: 13 
                                                                                   Logic: 2.345ns(37.228%), Route: 3.954ns(62.772%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.000       6.736         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067      11.014         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.108 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810      11.918         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/r_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      11.918                          
 clock uncertainty                                      -0.150      11.768                          

 Setup time                                              0.034      11.802                          

 Data required time                                                 11.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.802                          
 Data arrival time                                                  11.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/hs_out/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/pattern_vg/hs_out/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/hs_out/CLK (GTP_DFF_R)

                                   tco                   0.323       5.505 f       u_hdmi/sync_vg/hs_out/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.969         u_hdmi/hs        
                                                                           f       u_hdmi/pattern_vg/hs_out/D (GTP_DFF)

 Data arrival time                                                   5.969         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/hs_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                               0.047       5.229                          

 Data required time                                                  5.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.229                          
 Data arrival time                                                   5.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/de_out/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/pattern_vg/de_out/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/de_out/CLK (GTP_DFF_R)

                                   tco                   0.323       5.505 f       u_hdmi/sync_vg/de_out/Q (GTP_DFF_R)
                                   net (fanout=3)        0.553       6.058         u_hdmi/de        
                                                                           f       u_hdmi/pattern_vg/de_out/D (GTP_DFF)

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/de_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                               0.047       5.229                          

 Data required time                                                  5.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.229                          
 Data arrival time                                                   6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/vs_out/CLK (GTP_DFF)
Endpoint    : u_hdmi/pattern_vg/vs_out/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/vs_out/CLK (GTP_DFF)

                                   tco                   0.323       5.505 f       u_hdmi/sync_vg/vs_out/Q (GTP_DFF)
                                   net (fanout=2)        0.553       6.058         u_hdmi/vs        
                                                                           f       u_hdmi/pattern_vg/vs_out/D (GTP_DFF)

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/vs_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                               0.047       5.229                          

 Data required time                                                  5.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.229                          
 Data arrival time                                                   6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/de_out/R (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.000   77261.910         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.188         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77266.277 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963   77267.240         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)

                                   tco                   0.329   77267.569 r       u_hdmi/rstn_1ms[9]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   77268.174         u_hdmi/rstn_1ms [9]
                                                                                   u_hdmi/N173_11/I0 (GTP_LUT4)
                                   td                    0.290   77268.464 f       u_hdmi/N173_11/Z (GTP_LUT4)
                                   net (fanout=28)       0.918   77269.382         u_hdmi/_N22522   
                                                                                   u_hdmi/ms72xx_ctl/N0/I2 (GTP_LUT4)
                                   td                    0.217   77269.599 f       u_hdmi/ms72xx_ctl/N0/Z (GTP_LUT4)
                                   net (fanout=14)       0.641   77270.240         u_hdmi/ms72xx_ctl/N0
                                                                           f       u_hdmi/sync_vg/de_out/R (GTP_DFF_R)

 Data arrival time                                               77270.240         Logic Levels: 2  
                                                                                   Logic: 0.836ns(27.867%), Route: 2.164ns(72.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.000   77261.920         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.198         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77266.292 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810   77267.102         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   77267.102                          
 clock uncertainty                                      -0.150   77266.952                          

 Setup time                                             -0.346   77266.606                          

 Data required time                                              77266.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.606                          
 Data arrival time                                               77270.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/hs_out/R (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.000   77261.910         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.188         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77266.277 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963   77267.240         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)

                                   tco                   0.329   77267.569 r       u_hdmi/rstn_1ms[9]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   77268.174         u_hdmi/rstn_1ms [9]
                                                                                   u_hdmi/N173_11/I0 (GTP_LUT4)
                                   td                    0.290   77268.464 f       u_hdmi/N173_11/Z (GTP_LUT4)
                                   net (fanout=28)       0.918   77269.382         u_hdmi/_N22522   
                                                                                   u_hdmi/ms72xx_ctl/N0/I2 (GTP_LUT4)
                                   td                    0.217   77269.599 f       u_hdmi/ms72xx_ctl/N0/Z (GTP_LUT4)
                                   net (fanout=14)       0.641   77270.240         u_hdmi/ms72xx_ctl/N0
                                                                           f       u_hdmi/sync_vg/hs_out/R (GTP_DFF_R)

 Data arrival time                                               77270.240         Logic Levels: 2  
                                                                                   Logic: 0.836ns(27.867%), Route: 2.164ns(72.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.000   77261.920         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.198         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77266.292 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810   77267.102         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   77267.102                          
 clock uncertainty                                      -0.150   77266.952                          

 Setup time                                             -0.346   77266.606                          

 Data required time                                              77266.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.606                          
 Data arrival time                                               77270.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/v_count[0]/R (GTP_DFF_RE)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.000   77261.910         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.188         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77266.277 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963   77267.240         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)

                                   tco                   0.329   77267.569 r       u_hdmi/rstn_1ms[9]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   77268.174         u_hdmi/rstn_1ms [9]
                                                                                   u_hdmi/N173_11/I0 (GTP_LUT4)
                                   td                    0.290   77268.464 f       u_hdmi/N173_11/Z (GTP_LUT4)
                                   net (fanout=28)       0.918   77269.382         u_hdmi/_N22522   
                                                                                   u_hdmi/ms72xx_ctl/N0/I2 (GTP_LUT4)
                                   td                    0.217   77269.599 f       u_hdmi/ms72xx_ctl/N0/Z (GTP_LUT4)
                                   net (fanout=14)       0.641   77270.240         u_hdmi/ms72xx_ctl/N0
                                                                           f       u_hdmi/sync_vg/v_count[0]/R (GTP_DFF_RE)

 Data arrival time                                               77270.240         Logic Levels: 2  
                                                                                   Logic: 0.836ns(27.867%), Route: 2.164ns(72.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.000   77261.920         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067   77266.198         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77266.292 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810   77267.102         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/v_count[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   77267.102                          
 clock uncertainty                                      -0.150   77266.952                          

 Setup time                                             -0.346   77266.606                          

 Data required time                                              77266.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.606                          
 Data arrival time                                               77270.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/y_act[0]/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/rstn_1ms[10]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.258         u_hdmi/rstn_1ms [10]
                                                                                   u_hdmi/N173_13/I0 (GTP_LUT5)
                                   td                    0.344       6.602 r       u_hdmi/N173_13/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.384         u_hdmi/_N22524   
                                                                                   u_hdmi/sync_vg/y_act[0]_1/I4 (GTP_LUT5)
                                   td                    0.172       7.556 f       u_hdmi/sync_vg/y_act[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.556         u_hdmi/sync_vg/y_act[0]_1
                                                                           f       u_hdmi/sync_vg/y_act[0]/D (GTP_DFF)

 Data arrival time                                                   7.556         Logic Levels: 2  
                                                                                   Logic: 0.839ns(37.691%), Route: 1.387ns(62.309%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.047       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   7.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/y_act[1]/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/rstn_1ms[10]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.258         u_hdmi/rstn_1ms [10]
                                                                                   u_hdmi/N173_13/I0 (GTP_LUT5)
                                   td                    0.344       6.602 r       u_hdmi/N173_13/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.384         u_hdmi/_N22524   
                                                                                   u_hdmi/sync_vg/y_act[1]_1/I4 (GTP_LUT5)
                                   td                    0.172       7.556 f       u_hdmi/sync_vg/y_act[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.556         u_hdmi/sync_vg/y_act[1]_1
                                                                           f       u_hdmi/sync_vg/y_act[1]/D (GTP_DFF)

 Data arrival time                                                   7.556         Logic Levels: 2  
                                                                                   Logic: 0.839ns(37.691%), Route: 1.387ns(62.309%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.047       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   7.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/sync_vg/y_act[2]/D (GTP_DFF)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[10]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/rstn_1ms[10]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.258         u_hdmi/rstn_1ms [10]
                                                                                   u_hdmi/N173_13/I0 (GTP_LUT5)
                                   td                    0.344       6.602 r       u_hdmi/N173_13/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.384         u_hdmi/_N22524   
                                                                                   u_hdmi/sync_vg/y_act[2]_1/I4 (GTP_LUT5)
                                   td                    0.172       7.556 f       u_hdmi/sync_vg/y_act[2]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.556         u_hdmi/sync_vg/y_act[2]_1
                                                                           f       u_hdmi/sync_vg/y_act[2]/D (GTP_DFF)

 Data arrival time                                                   7.556         Logic Levels: 2  
                                                                                   Logic: 0.839ns(37.691%), Route: 1.387ns(62.309%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/sync_vg/y_act[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.182                          
 clock uncertainty                                       0.150       5.332                          

 Hold time                                               0.047       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   7.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[1]/D (GTP_DFF_E)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       6.417         u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       6.728 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=11)       0.670       7.398         u_hdmi/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       7.583 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=14)       0.758       8.341         u_hdmi/ms72xx_ctl/iic_dri_tx/start
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_9/I4 (GTP_LUT5)
                                   td                    0.185       8.526 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_9/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.219         u_hdmi/ms72xx_ctl/iic_dri_tx/_N2421
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/I1 (GTP_LUT2)
                                   td                    0.185       9.404 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       9.957         u_hdmi/ms72xx_ctl/iic_dri_tx/_N15501
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_inv[1]/I4 (GTP_LUT5)
                                   td                    0.185      10.142 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_inv[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.142         u_hdmi/ms72xx_ctl/iic_dri_tx/N461 [1]
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[1]/D (GTP_DFF_E)

 Data arrival time                                                  10.142         Logic Levels: 5  
                                                                                   Logic: 1.380ns(28.678%), Route: 3.432ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.000     100.210         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067     104.488         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.577 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963     105.540         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     105.540                          
 clock uncertainty                                      -0.150     105.390                          

 Setup time                                              0.034     105.424                          

 Data required time                                                105.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.424                          
 Data arrival time                                                  10.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[4]/D (GTP_DFF_E)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       6.417         u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       6.728 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=11)       0.670       7.398         u_hdmi/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       7.583 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=14)       0.758       8.341         u_hdmi/ms72xx_ctl/iic_dri_tx/start
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_9/I4 (GTP_LUT5)
                                   td                    0.185       8.526 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_9/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.219         u_hdmi/ms72xx_ctl/iic_dri_tx/_N2421
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/I1 (GTP_LUT2)
                                   td                    0.185       9.404 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       9.957         u_hdmi/ms72xx_ctl/iic_dri_tx/_N15501
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_inv[4]/I4 (GTP_LUT5)
                                   td                    0.185      10.142 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_inv[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.142         u_hdmi/ms72xx_ctl/iic_dri_tx/N461 [4]
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[4]/D (GTP_DFF_E)

 Data arrival time                                                  10.142         Logic Levels: 5  
                                                                                   Logic: 1.380ns(28.678%), Route: 3.432ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.000     100.210         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067     104.488         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.577 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963     105.540         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     105.540                          
 clock uncertainty                                      -0.150     105.390                          

 Setup time                                              0.034     105.424                          

 Data required time                                                105.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.424                          
 Data arrival time                                                  10.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/D (GTP_DFF_E)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       6.417         u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       6.728 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=11)       0.670       7.398         u_hdmi/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       7.583 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=14)       0.758       8.341         u_hdmi/ms72xx_ctl/iic_dri_tx/start
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_11/I4 (GTP_LUT5)
                                   td                    0.185       8.526 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_11/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       9.256         u_hdmi/ms72xx_ctl/iic_dri_tx/_N2420
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_3/I0 (GTP_LUT4)
                                   td                    0.217       9.473 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.937         u_hdmi/ms72xx_ctl/iic_dri_tx/_N22611
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_4/I4 (GTP_LUT5)
                                   td                    0.185      10.122 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.122         u_hdmi/ms72xx_ctl/iic_dri_tx/N461 [0]
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/D (GTP_DFF_E)

 Data arrival time                                                  10.122         Logic Levels: 5  
                                                                                   Logic: 1.412ns(29.466%), Route: 3.380ns(70.534%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.000     100.210         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067     104.488         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.577 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963     105.540         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     105.540                          
 clock uncertainty                                      -0.150     105.390                          

 Setup time                                              0.034     105.424                          

 Data required time                                                105.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.424                          
 Data arrival time                                                  10.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.653 f       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.117         u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data [7]
                                                                           f       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   6.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Hold time                                               0.047       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   6.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/ms7210_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/ms72xx_ctl/ms7210_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.117         u_hdmi/ms72xx_ctl/iic_trig_tx
                                                                           f       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   6.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Hold time                                               0.047       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   6.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.117         u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_1d
                                                                           f       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   6.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Hold time                                               0.047       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   6.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/Q (GTP_DFF)
                                   net (fanout=3)        0.605       5.349         u_wrapper/u_block_ctrl/nxt_blk_idx [8]
                                                                                   u_wrapper/u_block_ctrl/N11_4/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_wrapper/u_block_ctrl/N11_4/Z (GTP_LUT4)
                                   net (fanout=19)       0.841       6.480         u_wrapper/u_block_ctrl/N11
                                                                                   u_wrapper/u_block_ctrl/N48_18/I3 (GTP_LUT4)
                                   td                    0.185       6.665 r       u_wrapper/u_block_ctrl/N48_18/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.129         u_wrapper/u_block_ctrl/_N3056
                                                                                   u_wrapper/u_block_ctrl/N48_28/I4 (GTP_LUT5)
                                   td                    0.185       7.314 r       u_wrapper/u_block_ctrl/N48_28/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       8.072         u_wrapper/u_block_ctrl/nxt_blk_data [0]
                                                                                   u_wrapper/u_block_ctrl/N201_inv/I2 (GTP_LUT3)
                                   td                    0.172       8.244 f       u_wrapper/u_block_ctrl/N201_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.708         u_wrapper/u_block_ctrl/N201
                                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.044%), Route: 3.132ns(72.956%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/Q (GTP_DFF)
                                   net (fanout=3)        0.605       5.349         u_wrapper/u_block_ctrl/nxt_blk_idx [8]
                                                                                   u_wrapper/u_block_ctrl/N11_4/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_wrapper/u_block_ctrl/N11_4/Z (GTP_LUT4)
                                   net (fanout=19)       0.841       6.480         u_wrapper/u_block_ctrl/N11
                                                                                   u_wrapper/u_block_ctrl/N48_18/I3 (GTP_LUT4)
                                   td                    0.185       6.665 r       u_wrapper/u_block_ctrl/N48_18/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.129         u_wrapper/u_block_ctrl/_N3056
                                                                                   u_wrapper/u_block_ctrl/N48_28/I4 (GTP_LUT5)
                                   td                    0.185       7.314 r       u_wrapper/u_block_ctrl/N48_28/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       8.072         u_wrapper/u_block_ctrl/nxt_blk_data [0]
                                                                                   u_wrapper/u_block_ctrl/N183_inv/I1 (GTP_LUT2)
                                   td                    0.172       8.244 f       u_wrapper/u_block_ctrl/N183_inv/Z (GTP_LUT2)
                                   net (fanout=3)        0.464       8.708         u_wrapper/u_block_ctrl/N183
                                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/C (GTP_DFF_CE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.044%), Route: 3.132ns(72.956%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_wrapper/u_block_ctrl/nxt_blk_idx[8]/Q (GTP_DFF)
                                   net (fanout=3)        0.605       5.349         u_wrapper/u_block_ctrl/nxt_blk_idx [8]
                                                                                   u_wrapper/u_block_ctrl/N11_4/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_wrapper/u_block_ctrl/N11_4/Z (GTP_LUT4)
                                   net (fanout=19)       0.841       6.480         u_wrapper/u_block_ctrl/N11
                                                                                   u_wrapper/u_block_ctrl/N48_18/I3 (GTP_LUT4)
                                   td                    0.185       6.665 r       u_wrapper/u_block_ctrl/N48_18/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.129         u_wrapper/u_block_ctrl/_N3056
                                                                                   u_wrapper/u_block_ctrl/N48_28/I4 (GTP_LUT5)
                                   td                    0.185       7.314 r       u_wrapper/u_block_ctrl/N48_28/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       8.072         u_wrapper/u_block_ctrl/nxt_blk_data [0]
                                                                                   u_wrapper/u_block_ctrl/N213_inv/I4 (GTP_LUT5)
                                   td                    0.172       8.244 f       u_wrapper/u_block_ctrl/N213_inv/Z (GTP_LUT5)
                                   net (fanout=2)        0.464       8.708         u_wrapper/u_block_ctrl/N213
                                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/C (GTP_DFF_CE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.044%), Route: 3.132ns(72.956%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204      24.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/Q (GTP_DFF)
                                   net (fanout=19)       0.841       5.579         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
                                                                                   u_wrapper/u_block_ctrl/N198_inv/I0 (GTP_LUT5M)
                                   td                    0.250       5.829 r       u_wrapper/u_block_ctrl/N198_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.464       6.293         u_wrapper/u_block_ctrl/N198
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/C (GTP_DFF_CE)

 Data arrival time                                                   6.293         Logic Levels: 1  
                                                                                   Logic: 0.573ns(30.511%), Route: 1.305ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/Q (GTP_DFF)
                                   net (fanout=19)       0.841       5.579         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
                                                                                   u_wrapper/u_block_ctrl/N210_inv/I0 (GTP_LUT5M)
                                   td                    0.250       5.829 r       u_wrapper/u_block_ctrl/N210_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.464       6.293         u_wrapper/u_block_ctrl/N210
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/C (GTP_DFF_CE)

 Data arrival time                                                   6.293         Logic Levels: 1  
                                                                                   Logic: 0.573ns(30.511%), Route: 1.305ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_7/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/Q (GTP_DFF)
                                   net (fanout=19)       0.841       5.579         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
                                                                                   u_wrapper/u_block_ctrl/N186_inv/I0 (GTP_LUT5M)
                                   td                    0.250       5.829 r       u_wrapper/u_block_ctrl/N186_inv/Z (GTP_LUT5M)
                                   net (fanout=2)        0.464       6.293         u_wrapper/u_block_ctrl/N186
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_7/C (GTP_DFF_CE)

 Data arrival time                                                   6.293         Logic Levels: 1  
                                                                                   Logic: 0.573ns(30.511%), Route: 1.305ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.204       4.415         nt_clk           
                                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_7/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[9]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/rstn_1ms[9]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.264         u_hdmi/rstn_1ms [9]
                                                                                   u_hdmi/N173_11/I0 (GTP_LUT4)
                                   td                    0.290       6.554 f       u_hdmi/N173_11/Z (GTP_LUT4)
                                   net (fanout=28)       0.918       7.472         u_hdmi/_N22522   
                                                                                   u_hdmi/ms72xx_ctl/N0/I2 (GTP_LUT4)
                                   td                    0.217       7.689 f       u_hdmi/ms72xx_ctl/N0/Z (GTP_LUT4)
                                   net (fanout=14)       0.641       8.330         u_hdmi/ms72xx_ctl/N0
                                                                           f       u_hdmi/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.330         Logic Levels: 2  
                                                                                   Logic: 0.836ns(27.867%), Route: 2.164ns(72.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.000     100.210         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067     104.488         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.577 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963     105.540         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.540                          
 clock uncertainty                                      -0.150     105.390                          

 Recovery time                                          -0.542     104.848                          

 Data required time                                                104.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.848                          
 Data arrival time                                                   8.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  5.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.653 f       u_hdmi/rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.258         u_hdmi/rstn_1ms [13]
                                                                                   u_hdmi/N173_8/I1 (GTP_LUT2)
                                   td                    0.223       6.481 f       u_hdmi/N173_8/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.034         u_hdmi/_N22519   
                                                                                   u_hdmi/ms72xx_ctl/N0/I1 (GTP_LUT4)
                                   td                    0.281       7.315 r       u_hdmi/ms72xx_ctl/N0/Z (GTP_LUT4)
                                   net (fanout=14)       0.641       7.956         u_hdmi/ms72xx_ctl/N0
                                                                           r       u_hdmi/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.956         Logic Levels: 2  
                                                                                   Logic: 0.827ns(31.493%), Route: 1.799ns(68.507%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Removal time                                           -0.258       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   7.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.300         u_hdmi/rstn_1ms [1]
                                                                                   u_hdmi/N173_15/I0 (GTP_LUT5)
                                   td                    0.311       6.611 f       u_hdmi/N173_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.611         u_hdmi/_N24290   
                                                                                   u_hdmi/N173_16/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.611 f       u_hdmi/N173_16/Z (GTP_MUX2LUT6)
                                   net (fanout=38)       0.968       7.579         u_hdmi/_N22523   
                                                                                   u_hdmi/N173_14/I2 (GTP_LUT3)
                                   td                    0.225       7.804 f       u_hdmi/N173_14/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       8.895         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.698 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.698         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                  11.698         Logic Levels: 4  
                                                                                   Logic: 3.668ns(57.601%), Route: 2.700ns(42.399%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/state_4/CLK (GTP_DFF_R)
Endpoint    : iic_tx_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.367 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=142)      0.963       5.330         clk_10m          
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/state_4/CLK (GTP_DFF_R)

                                   tco                   0.329       5.659 r       u_hdmi/ms72xx_ctl/iic_dri_tx/state_4/Q (GTP_DFF_R)
                                   net (fanout=8)        0.745       6.404         u_hdmi/ms72xx_ctl/iic_dri_tx/state_4
                                                                                   u_hdmi/ms72xx_ctl/iic_dri_tx/N80_0/I1 (GTP_LUT2)
                                   td                    0.215       6.619 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N80_0/Z (GTP_LUT2)
                                   net (fanout=1)        1.091       7.710         u_hdmi/ms72xx_ctl/iic_dri_tx/N80
                                                                                   u_hdmi.ms72xx_ctl.iic_tx_sda_tri/T (GTP_IOBUF)
                                   tse                   2.810      10.520 f       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000      10.520         nt_iic_tx_sda    
 iic_tx_sda                                                                f       iic_tx_sda (port)

 Data arrival time                                                  10.520         Logic Levels: 2  
                                                                                   Logic: 3.354ns(64.624%), Route: 1.836ns(35.376%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/pattern_vg/b_out[0]/CLK (GTP_DFF_R)
Endpoint    : b_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1848)     3.067       4.278         nt_clk           
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.372 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=57)       0.810       5.182         nt_pix_clk       
                                                                           r       u_hdmi/pattern_vg/b_out[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.505 f       u_hdmi/pattern_vg/b_out[0]/Q (GTP_DFF_R)
                                   net (fanout=8)        1.357       6.862         nt_b_out[0]      
                                                                                   b_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.665 f       b_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.665         b_out[0]         
 b_out[0]                                                                  f       b_out[0] (port)  

 Data arrival time                                                   9.665         Logic Levels: 1  
                                                                                   Logic: 3.126ns(69.730%), Route: 1.357ns(30.270%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   u_hdmi.ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N0              
                                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : keys[0] (port)
Endpoint    : u_key/key_in_a[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 keys[0]                                                 0.000       0.000 r       keys[0] (port)   
                                   net (fanout=1)        0.000       0.000         keys[0]          
                                                                                   keys_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       keys_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_keys[0]       
                                                                           r       u_key/key_in_a[0]/D (GTP_DFF)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

====================================================================================================

Startpoint  : keys[1] (port)
Endpoint    : u_key/key_in_a[1]/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 keys[1]                                                 0.000       0.000 r       keys[1] (port)   
                                   net (fanout=1)        0.000       0.000         keys[1]          
                                                                                   keys_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       keys_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_keys[1]       
                                                                           r       u_key/key_in_a[1]/D (GTP_DFF_S)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          keys_d1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           keys_d1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          keys_d1[1]/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.748       3.368           0.620           High Pulse Width                          u_hdmi/pattern_vg/b_out[0]/CLK
 2.748       3.368           0.620           Low Pulse Width                           u_hdmi/pattern_vg/b_out[0]/CLK
 2.748       3.368           0.620           High Pulse Width                          u_hdmi/pattern_vg/de_out/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.207      50.105          0.898           High Pulse Width                          u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKA
 49.207      50.105          0.898           Low Pulse Width                           u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKA
 49.207      50.105          0.898           Low Pulse Width                           u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                       
+-----------------------------------------------------------------------------------------------+
| Input      | C:/Users/86132/Desktop/Template_Final_Terris/compile/Top_comp.adf               
|            | C:/Users/86132/Desktop/Template_Final_Terris/source/Top.fdc                     
| Output     | C:/Users/86132/Desktop/Template_Final_Terris/synthesize/Top_syn.adf             
|            | C:/Users/86132/Desktop/Template_Final_Terris/synthesize/Top_syn.vm              
|            | C:/Users/86132/Desktop/Template_Final_Terris/synthesize/Top_controlsets.txt     
|            | C:/Users/86132/Desktop/Template_Final_Terris/synthesize/snr.db                  
|            | C:/Users/86132/Desktop/Template_Final_Terris/synthesize/Top.snr                 
+-----------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 402 MB
Total CPU  time to synthesize completion : 0h:0m:6s
Process Total CPU  time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:23s
