# riscv_core
This is a simplified RISC_V core based on e200 which is permitted for learning use only.
