0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/behav/xsim/glbl.v,1544814185,verilog,,,,glbl,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v,1545147515,verilog,,,,counter_60_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/encoder_tb.v,1545179961,verilog,,,,encoder_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/mux_sim.v,1544858669,verilog,,,,mux_sim,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/new_counter_tb.v,1545181580,verilog,,,,new_counter_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/new_setter_sim.v,1545195561,verilog,,,,new_setter_sim,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v,1544814186,verilog,,,,seg_assembly_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v,1545147686,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v,,counter60,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v,1544814186,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v,,light_7seg,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v,1545146498,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v,,seg_scanner,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_2000Hz.v,1545146741,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v,,clock_2000Hz,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/counter10.v,1545146498,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/counter24.v,,counter10_async;counter10_sync,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/counter24.v,1544950762,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v,,counter24,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_decoder.v,1545191713,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_encoder.v,,decimal_decoder,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_encoder.v,1545180041,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v,,decimal_encoder,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/half_sec_timer.v,1544944462,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v,,half_sec_timer,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v,1545199439,verilog,,,,new_clock_assembly;new_clock_assembly_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v,1545196896,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v,,decoder_sim;new_counter;new_counter_sim,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v,1545204356,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v,,new_counter_setter,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v,1545204435,verilog,,,,new_clock_sub_tb;new_counter_sub,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/pin_mux.v,1544858590,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v,,pin_mux,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/sec_timer.v,1544945196,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v,,sec_timer,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v,1545147120,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v,,seg_assembly,,,,,,,,
