<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3409" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3409{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3409{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3409{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3409{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3409{left:96px;bottom:1071px;letter-spacing:-0.12px;}
#t6_3409{left:436px;bottom:1031px;letter-spacing:-0.15px;}
#t7_3409{left:124px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t8_3409{left:124px;bottom:993px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_3409{left:124px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3409{left:124px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tb_3409{left:124px;bottom:938px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_3409{left:70px;bottom:888px;letter-spacing:-0.09px;}
#td_3409{left:156px;bottom:888px;letter-spacing:-0.1px;word-spacing:0.02px;}
#te_3409{left:70px;bottom:864px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tf_3409{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3409{left:70px;bottom:830px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#th_3409{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3409{left:70px;bottom:763px;letter-spacing:-0.09px;}
#tj_3409{left:156px;bottom:763px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tk_3409{left:70px;bottom:739px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tl_3409{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3409{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3409{left:70px;bottom:689px;letter-spacing:-0.1px;}
#to_3409{left:70px;bottom:664px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_3409{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3409{left:70px;bottom:631px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#tr_3409{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3409{left:70px;bottom:597px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#tt_3409{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3409{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tv_3409{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_3409{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3409{left:91px;bottom:288px;letter-spacing:-0.1px;}
#ty_3409{left:163px;bottom:287px;}
#tz_3409{left:175px;bottom:288px;letter-spacing:-0.12px;}
#t10_3409{left:326px;bottom:287px;}
#t11_3409{left:338px;bottom:288px;letter-spacing:-0.1px;}
#t12_3409{left:118px;bottom:270px;letter-spacing:-0.11px;}
#t13_3409{left:146px;bottom:251px;letter-spacing:-0.11px;}
#t14_3409{left:201px;bottom:251px;}
#t15_3409{left:220px;bottom:251px;letter-spacing:-0.13px;}
#t16_3409{left:118px;bottom:233px;letter-spacing:-0.09px;}
#t17_3409{left:146px;bottom:215px;letter-spacing:-0.11px;}
#t18_3409{left:201px;bottom:214px;}
#t19_3409{left:220px;bottom:215px;letter-spacing:-0.12px;}
#t1a_3409{left:146px;bottom:196px;letter-spacing:-0.11px;}
#t1b_3409{left:201px;bottom:196px;}
#t1c_3409{left:220px;bottom:196px;letter-spacing:-0.16px;}
#t1d_3409{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1e_3409{left:70px;bottom:155px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#t1f_3409{left:70px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1g_3409{left:294px;bottom:363px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_3409{left:395px;bottom:363px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1i_3409{left:256px;bottom:494px;letter-spacing:-0.16px;}
#t1j_3409{left:662px;bottom:494px;}
#t1k_3409{left:567px;bottom:494px;}
#t1l_3409{left:556px;bottom:494px;}
#t1m_3409{left:396px;bottom:468px;letter-spacing:0.11px;}
#t1n_3409{left:257px;bottom:411px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_3409{left:257px;bottom:398px;letter-spacing:0.04px;word-spacing:0.05px;}
#t1p_3409{left:452px;bottom:414px;letter-spacing:0.09px;}
#t1q_3409{left:413px;bottom:432px;letter-spacing:0.09px;}
#t1r_3409{left:608px;bottom:494px;letter-spacing:5.17px;}

.s1_3409{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3409{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3409{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3409{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3409{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3409{font-size:15px;font-family:Symbol_b5z;color:#000;}
.s7_3409{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3409{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3409{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3409" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3409Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3409" style="-webkit-user-select: none;"><object width="935" height="1210" data="3409/3409.svg" type="image/svg+xml" id="pdf3409" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3409" class="t s1_3409">Vol. 3A </span><span id="t2_3409" class="t s1_3409">11-25 </span>
<span id="t3_3409" class="t s2_3409">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3409" class="t s3_3409">chical APIC networks requires a special cluster manager device, which is not part of the local or the I/O APIC </span>
<span id="t5_3409" class="t s3_3409">units. </span>
<span id="t6_3409" class="t s4_3409">NOTES </span>
<span id="t7_3409" class="t s3_3409">All processors that have their APIC software enabled (using the spurious vector enable/disable bit) </span>
<span id="t8_3409" class="t s3_3409">must have their DFRs (Destination Format Registers) programmed identically. </span>
<span id="t9_3409" class="t s3_3409">The default mode for DFR is flat mode. If you are using cluster mode, DFRs must be programmed </span>
<span id="ta_3409" class="t s3_3409">before the APIC is software enabled. Since some chipsets do not accurately track a system view of </span>
<span id="tb_3409" class="t s3_3409">the logical mode, program DFRs as soon as possible after starting the processor. </span>
<span id="tc_3409" class="t s4_3409">11.6.2.3 </span><span id="td_3409" class="t s4_3409">Broadcast/Self Delivery Mode </span>
<span id="te_3409" class="t s3_3409">The destination shorthand field of the ICR allows the delivery mode to be by-passed in favor of broadcasting the IPI </span>
<span id="tf_3409" class="t s3_3409">to all the processors on the system bus and/or back to itself (see Section 11.6.1, “Interrupt Command Register </span>
<span id="tg_3409" class="t s3_3409">(ICR)”). Three destination shorthands are supported: self, all excluding self, and all including self. The destination </span>
<span id="th_3409" class="t s3_3409">mode is ignored when a destination shorthand is used. </span>
<span id="ti_3409" class="t s4_3409">11.6.2.4 </span><span id="tj_3409" class="t s4_3409">Lowest Priority Delivery Mode </span>
<span id="tk_3409" class="t s3_3409">With lowest priority delivery mode, the ICR is programmed to send an IPI to several processors on the system bus, </span>
<span id="tl_3409" class="t s3_3409">using the logical or shorthand destination mechanism for selecting the processor. The selected processors then </span>
<span id="tm_3409" class="t s3_3409">arbitrate with one another over the system bus or the APIC bus, with the lowest-priority processor accepting the </span>
<span id="tn_3409" class="t s3_3409">IPI. </span>
<span id="to_3409" class="t s3_3409">For systems based on the Intel Xeon processor, the chipset bus controller accepts messages from the I/O APIC </span>
<span id="tp_3409" class="t s3_3409">agents in the system and directs interrupts to the processors on the system bus. When using the lowest priority </span>
<span id="tq_3409" class="t s3_3409">delivery mode, the chipset chooses a target processor to receive the interrupt out of the set of possible targets. The </span>
<span id="tr_3409" class="t s3_3409">Pentium 4 processor provides a special bus cycle on the system bus that informs the chipset of the current task </span>
<span id="ts_3409" class="t s3_3409">priority for each logical processor in the system. The chipset saves this information and uses it to choose the lowest </span>
<span id="tt_3409" class="t s3_3409">priority processor when an interrupt is received. </span>
<span id="tu_3409" class="t s3_3409">For systems based on P6 family processors, the processor priority used in lowest-priority arbitration is contained in </span>
<span id="tv_3409" class="t s3_3409">the arbitration priority register (APR) in each local APIC. Figure 11-15 shows the layout of the APR. </span>
<span id="tw_3409" class="t s3_3409">The APR value is computed as follows: </span>
<span id="tx_3409" class="t s5_3409">IF (TPR[7:4] </span><span id="ty_3409" class="t s6_3409">≥ </span><span id="tz_3409" class="t s5_3409">IRRV[7:4]) AND (TPR[7:4] </span><span id="t10_3409" class="t s6_3409">&gt; </span><span id="t11_3409" class="t s5_3409">ISRV[7:4]) </span>
<span id="t12_3409" class="t s5_3409">THEN </span>
<span id="t13_3409" class="t s5_3409">APR[7:0] </span><span id="t14_3409" class="t s6_3409">← </span><span id="t15_3409" class="t s5_3409">TPR[7:0] </span>
<span id="t16_3409" class="t s5_3409">ELSE </span>
<span id="t17_3409" class="t s5_3409">APR[7:4] </span><span id="t18_3409" class="t s6_3409">← </span><span id="t19_3409" class="t s5_3409">max(TPR[7:4] AND ISRV[7:4], IRRV[7:4]) </span>
<span id="t1a_3409" class="t s5_3409">APR[3:0] </span><span id="t1b_3409" class="t s6_3409">← </span><span id="t1c_3409" class="t s5_3409">0. </span>
<span id="t1d_3409" class="t s3_3409">Here, the TPR value is the task priority value in the TPR (see Figure 11-18), the IRRV value is the vector number </span>
<span id="t1e_3409" class="t s3_3409">for the highest priority bit that is set in the IRR (see Figure 11-20) or 00H (if no IRR bit is set), and the ISRV value </span>
<span id="t1f_3409" class="t s3_3409">is the vector number for the highest priority bit that is set in the ISR (see Figure 11-20). Following arbitration </span>
<span id="t1g_3409" class="t s7_3409">Figure 11-15. </span><span id="t1h_3409" class="t s7_3409">Arbitration Priority Register (APR) </span>
<span id="t1i_3409" class="t s8_3409">31 </span><span id="t1j_3409" class="t s8_3409">0 </span><span id="t1k_3409" class="t s8_3409">7 </span><span id="t1l_3409" class="t s8_3409">8 </span>
<span id="t1m_3409" class="t s9_3409">Reserved </span>
<span id="t1n_3409" class="t s9_3409">Address: FEE0 0090H </span>
<span id="t1o_3409" class="t s9_3409">Value after reset: 0H </span>
<span id="t1p_3409" class="t s9_3409">Arbitration Priority Sub-Class </span>
<span id="t1q_3409" class="t s9_3409">Arbitration Priority Class </span>
<span id="t1r_3409" class="t s8_3409">43 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
