{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 16:21:30 2011 " "Info: Processing started: Fri Dec 09 16:21:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pprocessor -c pprocessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pprocessor -c pprocessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Mhz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Mhz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register clk_div:inst8\|clock_1Hz_int register clk_div:inst8\|clock_1Hz 87.94 MHz 11.372 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 87.94 MHz between source register \"clk_div:inst8\|clock_1Hz_int\" and destination register \"clk_div:inst8\|clock_1Hz\" (period= 11.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.711 ns + Longest register register " "Info: + Longest register to register delay is 0.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst8\|clock_1Hz_int 1 REG LCFF_X41_Y19_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N25; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.149 ns) 0.627 ns clk_div:inst8\|clock_1Hz~feeder 2 COMB LCCOMB_X40_Y19_N24 1 " "Info: 2: + IC(0.478 ns) + CELL(0.149 ns) = 0.627 ns; Loc. = LCCOMB_X40_Y19_N24; Fanout = 1; COMB Node = 'clk_div:inst8\|clock_1Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.711 ns clk_div:inst8\|clock_1Hz 3 REG LCFF_X40_Y19_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.711 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.77 % ) " "Info: Total cell delay = 0.233 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.478 ns ( 67.23 % ) " "Info: Total interconnect delay = 0.478 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.711 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.447 ns - Smallest " "Info: - Smallest clock skew is -10.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.043 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 3.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.537 ns) 3.043 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X40_Y19_N25 1 " "Info: 2: + IC(1.507 ns) + CELL(0.537 ns) = 3.043 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 50.48 % ) " "Info: Total cell delay = 1.536 ns ( 50.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.507 ns ( 49.52 % ) " "Info: Total interconnect delay = 1.507 ns ( 49.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.507ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 13.490 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 13.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.787 ns) 3.293 ns clk_div:inst8\|clock_1Mhz_int 2 REG LCFF_X40_Y19_N21 2 " "Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N21; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Mhz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.787 ns) 5.009 ns clk_div:inst8\|clock_100Khz_int 3 REG LCFF_X35_Y19_N1 3 " "Info: 3: + IC(0.929 ns) + CELL(0.787 ns) = 5.009 ns; Loc. = LCFF_X35_Y19_N1; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.787 ns) 6.590 ns clk_div:inst8\|clock_10Khz_int 4 REG LCFF_X34_Y15_N27 3 " "Info: 4: + IC(0.794 ns) + CELL(0.787 ns) = 6.590 ns; Loc. = LCFF_X34_Y15_N27; Fanout = 3; REG Node = 'clk_div:inst8\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.787 ns) 8.922 ns clk_div:inst8\|clock_1Khz_int 5 REG LCFF_X62_Y19_N31 3 " "Info: 5: + IC(1.545 ns) + CELL(0.787 ns) = 8.922 ns; Loc. = LCFF_X62_Y19_N31; Fanout = 3; REG Node = 'clk_div:inst8\|clock_1Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 10.138 ns clk_div:inst8\|clock_100hz_int 6 REG LCFF_X63_Y19_N31 3 " "Info: 6: + IC(0.429 ns) + CELL(0.787 ns) = 10.138 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 11.354 ns clk_div:inst8\|clock_10Hz_int 7 REG LCFF_X64_Y19_N31 2 " "Info: 7: + IC(0.429 ns) + CELL(0.787 ns) = 11.354 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'clk_div:inst8\|clock_10Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 11.937 ns clk_div:inst8\|clock_10Hz_int~clkctrl 8 COMB CLKCTRL_G5 4 " "Info: 8: + IC(0.583 ns) + CELL(0.000 ns) = 11.937 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'clk_div:inst8\|clock_10Hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 13.490 ns clk_div:inst8\|clock_1Hz_int 9 REG LCFF_X41_Y19_N25 2 " "Info: 9: + IC(1.016 ns) + CELL(0.537 ns) = 13.490 ns; Loc. = LCFF_X41_Y19_N25; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 46.39 % ) " "Info: Total cell delay = 6.258 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.232 ns ( 53.61 % ) " "Info: Total interconnect delay = 7.232 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.490 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.490 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.507ns 0.929ns 0.794ns 1.545ns 0.429ns 0.429ns 0.583ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.507ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.490 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.490 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.507ns 0.929ns 0.794ns 1.545ns 0.429ns 0.429ns 0.583ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.711 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.507ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.490 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.490 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.507ns 0.929ns 0.794ns 1.545ns 0.429ns 0.429ns 0.583ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controller:inst2\|controller_state:inst\|inst2 SW\[17\] CLOCK_50 3.754 ns register " "Info: tsu for register \"controller:inst2\|controller_state:inst\|inst2\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 3.754 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.945 ns + Longest pin register " "Info: + Longest pin to register delay is 9.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 344 -624 -456 360 "SW\[17\]" "" } { -64 -488 -320 -48 "SW\[16\]" "" } { -144 -488 -320 -128 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.716 ns) + CELL(0.420 ns) 7.988 ns controller:inst2\|controller_state:inst\|inst4~0 2 COMB LCCOMB_X32_Y24_N10 3 " "Info: 2: + IC(6.716 ns) + CELL(0.420 ns) = 7.988 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 3; COMB Node = 'controller:inst2\|controller_state:inst\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { SW[17] controller:inst2|controller_state:inst|inst4~0 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { 48 256 320 96 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.271 ns) 9.861 ns controller:inst2\|controller_state:inst\|inst6~1 3 COMB LCCOMB_X31_Y27_N0 1 " "Info: 3: + IC(1.602 ns) + CELL(0.271 ns) = 9.861 ns; Loc. = LCCOMB_X31_Y27_N0; Fanout = 1; COMB Node = 'controller:inst2\|controller_state:inst\|inst6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { controller:inst2|controller_state:inst|inst4~0 controller:inst2|controller_state:inst|inst6~1 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { 240 256 320 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.945 ns controller:inst2\|controller_state:inst\|inst2 4 REG LCFF_X31_Y27_N1 53 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 9.945 ns; Loc. = LCFF_X31_Y27_N1; Fanout = 53; REG Node = 'controller:inst2\|controller_state:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controller:inst2|controller_state:inst|inst6~1 controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { 240 344 408 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.627 ns ( 16.36 % ) " "Info: Total cell delay = 1.627 ns ( 16.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.318 ns ( 83.64 % ) " "Info: Total interconnect delay = 8.318 ns ( 83.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.945 ns" { SW[17] controller:inst2|controller_state:inst|inst4~0 controller:inst2|controller_state:inst|inst6~1 controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.945 ns" { SW[17] {} SW[17]~combout {} controller:inst2|controller_state:inst|inst4~0 {} controller:inst2|controller_state:inst|inst6~1 {} controller:inst2|controller_state:inst|inst2 {} } { 0.000ns 0.000ns 6.716ns 1.602ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { 240 344 408 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.155 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.787 ns) 3.293 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X40_Y19_N25 1 " "Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.000 ns) 4.610 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G7 232 " "Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.155 ns controller:inst2\|controller_state:inst\|inst2 4 REG LCFF_X31_Y27_N1 53 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.155 ns; Loc. = LCFF_X31_Y27_N1; Fanout = 53; REG Node = 'controller:inst2\|controller_state:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { 240 344 408 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.74 % ) " "Info: Total cell delay = 2.323 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.832 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.832 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} controller:inst2|controller_state:inst|inst2 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.945 ns" { SW[17] controller:inst2|controller_state:inst|inst4~0 controller:inst2|controller_state:inst|inst6~1 controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.945 ns" { SW[17] {} SW[17]~combout {} controller:inst2|controller_state:inst|inst4~0 {} controller:inst2|controller_state:inst|inst6~1 {} controller:inst2|controller_state:inst|inst2 {} } { 0.000ns 0.000ns 6.716ns 1.602ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} controller:inst2|controller_state:inst|inst2 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX3\[2\] controller:inst2\|controller_state:inst\|inst7 19.477 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX3\[2\]\" through register \"controller:inst2\|controller_state:inst\|inst7\" is 19.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.155 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.787 ns) 3.293 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X40_Y19_N25 1 " "Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.000 ns) 4.610 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G7 232 " "Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.155 ns controller:inst2\|controller_state:inst\|inst7 4 REG LCFF_X31_Y27_N5 41 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.155 ns; Loc. = LCFF_X31_Y27_N5; Fanout = 41; REG Node = 'controller:inst2\|controller_state:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst7 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { -48 344 408 32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.74 % ) " "Info: Total cell delay = 2.323 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.832 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.832 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} controller:inst2|controller_state:inst|inst7 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { -48 344 408 32 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.072 ns + Longest register pin " "Info: + Longest register to pin delay is 13.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|controller_state:inst\|inst7 1 REG LCFF_X31_Y27_N5 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y27_N5; Fanout = 41; REG Node = 'controller:inst2\|controller_state:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|controller_state:inst|inst7 } "NODE_NAME" } } { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { { -48 344 408 32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.275 ns) 3.010 ns controller:inst2\|controller_comb:inst1\|inst_wr~0 2 COMB LCCOMB_X29_Y25_N16 22 " "Info: 2: + IC(2.735 ns) + CELL(0.275 ns) = 3.010 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 22; COMB Node = 'controller:inst2\|controller_comb:inst1\|inst_wr~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { controller:inst2|controller_state:inst|inst7 controller:inst2|controller_comb:inst1|inst_wr~0 } "NODE_NAME" } } { "controller_comb.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/controller_comb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.413 ns) 4.439 ns instrdmx:inst25\|code\[2\]~2 3 COMB LCCOMB_X32_Y24_N12 7 " "Info: 3: + IC(1.016 ns) + CELL(0.413 ns) = 4.439 ns; Loc. = LCCOMB_X32_Y24_N12; Fanout = 7; COMB Node = 'instrdmx:inst25\|code\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { controller:inst2|controller_comb:inst1|inst_wr~0 instrdmx:inst25|code[2]~2 } "NODE_NAME" } } { "instrdmx.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instrdmx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.438 ns) 5.192 ns dec_7seg:inst18\|Mux2~0 4 COMB LCCOMB_X32_Y24_N26 1 " "Info: 4: + IC(0.315 ns) + CELL(0.438 ns) = 5.192 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 1; COMB Node = 'dec_7seg:inst18\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { instrdmx:inst25|code[2]~2 dec_7seg:inst18|Mux2~0 } "NODE_NAME" } } { "dec_7seg.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.228 ns) + CELL(2.652 ns) 13.072 ns HEX3\[2\] 5 PIN PIN_AA26 0 " "Info: 5: + IC(5.228 ns) + CELL(2.652 ns) = 13.072 ns; Loc. = PIN_AA26; Fanout = 0; PIN Node = 'HEX3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.880 ns" { dec_7seg:inst18|Mux2~0 HEX3[2] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -256 1144 1320 -240 "HEX3\[0\]" "" } { -240 1144 1320 -224 "HEX3\[1\]" "" } { -224 1144 1320 -208 "HEX3\[2\]" "" } { -208 1144 1320 -192 "HEX3\[3\]" "" } { -192 1144 1320 -176 "HEX3\[4\]" "" } { -176 1144 1320 -160 "HEX3\[5\]" "" } { -160 1144 1320 -144 "HEX3\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.778 ns ( 28.90 % ) " "Info: Total cell delay = 3.778 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.294 ns ( 71.10 % ) " "Info: Total interconnect delay = 9.294 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.072 ns" { controller:inst2|controller_state:inst|inst7 controller:inst2|controller_comb:inst1|inst_wr~0 instrdmx:inst25|code[2]~2 dec_7seg:inst18|Mux2~0 HEX3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.072 ns" { controller:inst2|controller_state:inst|inst7 {} controller:inst2|controller_comb:inst1|inst_wr~0 {} instrdmx:inst25|code[2]~2 {} dec_7seg:inst18|Mux2~0 {} HEX3[2] {} } { 0.000ns 2.735ns 1.016ns 0.315ns 5.228ns } { 0.000ns 0.275ns 0.413ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl controller:inst2|controller_state:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} controller:inst2|controller_state:inst|inst7 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.072 ns" { controller:inst2|controller_state:inst|inst7 controller:inst2|controller_comb:inst1|inst_wr~0 instrdmx:inst25|code[2]~2 dec_7seg:inst18|Mux2~0 HEX3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.072 ns" { controller:inst2|controller_state:inst|inst7 {} controller:inst2|controller_comb:inst1|inst_wr~0 {} instrdmx:inst25|code[2]~2 {} dec_7seg:inst18|Mux2~0 {} HEX3[2] {} } { 0.000ns 2.735ns 1.016ns 0.315ns 5.228ns } { 0.000ns 0.275ns 0.413ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8 SW\[8\] CLOCK_50 3.698 ns memory " "Info: th for memory \"instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 3.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.212 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to destination memory is 6.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.787 ns) 3.293 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X40_Y19_N25 1 " "Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.000 ns) 4.610 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G7 232 " "Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.660 ns) 6.212 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8 4 MEM M4K_X26_Y24 1 " "Info: 4: + IC(0.942 ns) + CELL(0.660 ns) = 6.212 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 39.38 % ) " "Info: Total cell delay = 2.446 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 60.62 % ) " "Info: Total interconnect delay = 3.766 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 0.942ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.748 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 344 -624 -456 360 "SW\[17\]" "" } { -64 -488 -320 -48 "SW\[16\]" "" } { -144 -488 -320 -128 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.106 ns) 2.748 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8 2 MEM M4K_X26_Y24 1 " "Info: 2: + IC(1.643 ns) + CELL(0.106 ns) = 2.748 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { SW[8] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 40.21 % ) " "Info: Total cell delay = 1.105 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 59.79 % ) " "Info: Total interconnect delay = 1.643 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SW[8] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SW[8] {} SW[8]~combout {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 0.000ns 1.507ns 1.317ns 0.942ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SW[8] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SW[8] {} SW[8]~combout {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 16:21:30 2011 " "Info: Processing ended: Fri Dec 09 16:21:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
