\newacronym{hpc}{HPC}{High Performance Computing}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{lut}{LUT}{Lock-Up Table}
\newacronym{dsp}{DSP}{Digital Signal Processors}
\newacronym{tlp}{TLP}{Transaction Layer Packet}
\newacronym{axi}{AXI-ST}{AXI4-Stream}
\newacronym{ip}{IP}{Intellectual Property}
\newacronym{vpu}{VPU}{Vector Processor Unit}
\newacronym{rtl}{RTL}{Register-Transfer Level}
\newacronym{dw}{Dword}{Double word}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{soc}{SOC}{System-On-Chip}
\newacronym{ddr}{DDR3 SRAM}{Double Data Rate 3 Synchronous Dynamic Random-Access Memory}
\newacronym{sp7}{SP701}{Spartan-7 SP701 FPGA Evaluation Kit}
\newacronym{mig}{MIG}{Memory Interface Generation}
\newacronym{phy}{PHY}{Physical Layer}
\newacronym{ila}{ILA}{Integrated Logic Analyzer}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{dram}{DRAM}{Dynamic Random Acccess Memory}


\newacronym{epi}{EPI}{European Processor Iniciative}

\newacronym{io}{IO}{input/ouput}

