

================================================================
== Vivado HLS Report for 'canny_Filter2D_1'
================================================================
* Date:           Fri Jul 06 13:00:25 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.11|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  236|  1070136|  236|  1070136|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    0|        0|          1|          -|          -|          1|    no    |
        |- loop_height  |  234|  1070134| 26 ~ 1042 |          -|          -|  9 ~ 1027 |    no    |
        | + loop_width  |   21|     1037|         13|          1|          1| 10 ~ 1026 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|    569|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     48|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     46|
|Register         |        -|      -|     710|     12|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      9|     710|    675|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+-------------------------+---------+-------+---+----+
    |canny_mux_3to1_sel2_8_1_U14  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |canny_mux_3to1_sel2_8_1_U15  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |canny_mux_3to1_sel2_8_1_U16  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |canny_mux_3to1_sel2_8_1_U17  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |canny_mux_3to1_sel2_8_1_U18  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |canny_mux_3to1_sel2_8_1_U19  |canny_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    +-----------------------------+-------------------------+---------+-------+---+----+
    |Total                        |                         |        0|      0|  0|  48|
    +-----------------------------+-------------------------+---------+-------+---+----+

    * DSP48: 
    +-----------------------------------------+-------------------------------------+--------------+
    |                 Instance                |                Module               |  Expression  |
    +-----------------------------------------+-------------------------------------+--------------+
    |canny_mac_muladd_8ns_12ns_20ns_20_3_U21  |canny_mac_muladd_8ns_12ns_20ns_20_3  | i0 + i1 * i2 |
    |canny_mac_muladd_8ns_12ns_20ns_20_3_U22  |canny_mac_muladd_8ns_12ns_20ns_20_3  | i0 + i1 * i2 |
    |canny_mac_muladd_8ns_12ns_20ns_20_3_U27  |canny_mac_muladd_8ns_12ns_20ns_20_3  | i0 + i1 * i2 |
    |canny_mac_muladd_8ns_12ns_20ns_21_3_U26  |canny_mac_muladd_8ns_12ns_20ns_21_3  | i0 + i1 * i2 |
    |canny_mac_muladd_8ns_12ns_21ns_22_3_U24  |canny_mac_muladd_8ns_12ns_21ns_22_3  | i0 + i1 * i2 |
    |canny_mac_muladd_8ns_13ns_22ns_22_3_U20  |canny_mac_muladd_8ns_13ns_22ns_22_3  | i0 + i1 * i2 |
    |canny_mul_mul_8ns_12ns_20_3_U23          |canny_mul_mul_8ns_12ns_20_3          |    i0 * i1   |
    |canny_mul_mul_8ns_12ns_20_3_U25          |canny_mul_mul_8ns_12ns_20_3          |    i0 * i1   |
    |canny_mul_mul_8ns_12ns_20_3_U28          |canny_mul_mul_8ns_12ns_20_3          |    i0 * i1   |
    +-----------------------------------------+-------------------------------------+--------------+

    * Memory: 
    +-----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |canny_Filter2D_1_k_buf_0_val_3  |        1|  0|   0|  1024|    8|     1|         8192|
    |k_buf_0_val_4_U  |canny_Filter2D_1_k_buf_0_val_3  |        1|  0|   0|  1024|    8|     1|         8192|
    |k_buf_0_val_5_U  |canny_Filter2D_1_k_buf_0_val_3  |        1|  0|   0|  1024|    8|     1|         8192|
    +-----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                |        3|  0|   0|  3072|   24|     3|        24576|
    +-----------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_791_p2                  |     +    |      0|  0|  13|           2|          13|
    |heightloop_fu_299_p2                 |     +    |      0|  0|  13|           2|          13|
    |i_V_fu_389_p2                        |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_769_p2                        |     +    |      0|  0|  12|          12|           1|
    |p_Val2_17_1_fu_1160_p2               |     +    |      0|  0|  21|          21|          21|
    |p_Val2_1_fu_1181_p2                  |     +    |      0|  0|  22|          22|          22|
    |p_Val2_3_fu_1216_p2                  |     +    |      0|  0|   8|           8|           8|
    |p_assign_14_1_fu_491_p2              |     +    |      0|  0|  13|           3|          13|
    |p_assign_14_2_fu_539_p2              |     +    |      0|  0|  13|           3|          13|
    |p_neg391_i_cast_fu_312_p2            |     +    |      0|  0|   2|           2|           2|
    |tmp_46_fu_346_p2                     |     +    |      0|  0|  14|           2|          14|
    |tmp_50_fu_368_p2                     |     +    |      0|  0|  14|           3|          14|
    |tmp_51_fu_374_p2                     |     +    |      0|  0|   2|           2|           2|
    |tmp_58_fu_443_p2                     |     +    |      0|  0|  13|           2|          13|
    |widthloop_fu_304_p2                  |     +    |      0|  0|  13|           2|          13|
    |col_assign_6_t_fu_907_p2             |     -    |      0|  0|   2|           2|           2|
    |p_assign_15_1_fu_518_p2              |     -    |      0|  0|  13|           2|          13|
    |p_assign_15_2_fu_566_p2              |     -    |      0|  0|  13|           2|          13|
    |p_assign_3_fu_824_p2                 |     -    |      0|  0|  13|           1|          13|
    |p_assign_4_fu_870_p2                 |     -    |      0|  0|  14|          14|          14|
    |p_assign_s_fu_470_p2                 |     -    |      0|  0|  13|           1|          13|
    |row_assign_13_1_t_fu_745_p2          |     -    |      0|  0|   2|           2|           2|
    |row_assign_13_2_t_fu_755_p2          |     -    |      0|  0|   2|           2|           2|
    |row_assign_s_fu_735_p2               |     -    |      0|  0|   2|           2|           2|
    |tmp_76_fu_595_p2                     |     -    |      0|  0|   2|           2|           2|
    |tmp_85_fu_609_p2                     |     -    |      0|  0|   2|           2|           2|
    |tmp_96_fu_623_p2                     |     -    |      0|  0|   2|           2|           2|
    |ImagLoc_x_cast_mux_fu_852_p3         |  Select  |      0|  0|  13|           1|          13|
    |col_buf_0_val_0_0_fu_951_p3          |  Select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_969_p3          |  Select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_987_p3          |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_p2_i423_i_1_fu_524_p3              |  Select  |      0|  0|  13|           1|          13|
    |p_p2_i423_i_2_fu_572_p3              |  Select  |      0|  0|  13|           1|          13|
    |p_p2_i423_i_fu_476_p3                |  Select  |      0|  0|  13|           1|          13|
    |p_p2_i_i_fu_830_p3                   |  Select  |      0|  0|  13|           1|          13|
    |sel_tmp_fu_875_p3                    |  Select  |      0|  0|  14|           1|          14|
    |src_kernel_win_0_val_0_0_fu_1038_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_0_fu_1052_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_2_0_fu_1066_p3  |  Select  |      0|  0|   8|           1|           8|
    |tmp_74_fu_676_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_77_fu_683_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_78_fu_730_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_82_fu_694_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_87_fu_701_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_88_fu_740_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_94_fu_712_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_98_fu_719_p3                     |  Select  |      0|  0|   2|           1|           2|
    |tmp_99_fu_750_p3                     |  Select  |      0|  0|   2|           1|           2|
    |x_fu_897_p3                          |  Select  |      0|  0|  14|           1|          14|
    |ap_sig_bdd_1272                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_1273                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_1275                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_1278                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_251                       |    and   |      0|  0|   1|           1|           1|
    |or_cond_i422_i_1_fu_648_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i422_i_2_fu_662_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i422_i_fu_634_p2             |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_838_p2                  |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_843_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_893_p2                   |    and   |      0|  0|   1|           1|           1|
    |icmp3_fu_785_p2                      |   icmp   |      0|  0|   4|          11|           1|
    |icmp_fu_415_p2                       |   icmp   |      0|  0|   4|          11|           1|
    |not_tmp_s_fu_321_p2                  |   icmp   |      0|  0|   5|          12|           1|
    |tmp_356_1_fu_426_p2                  |   icmp   |      0|  0|   5|          12|           1|
    |tmp_356_2_fu_432_p2                  |   icmp   |      0|  0|   5|          12|           1|
    |tmp_382_1_fu_505_p2                  |   icmp   |      0|  0|   5|          13|          13|
    |tmp_382_2_fu_553_p2                  |   icmp   |      0|  0|   5|          13|          13|
    |tmp_392_1_fu_653_p2                  |   icmp   |      0|  0|   5|          13|          13|
    |tmp_392_2_fu_667_p2                  |   icmp   |      0|  0|   5|          13|          13|
    |tmp_44_fu_330_p2                     |   icmp   |      0|  0|   5|          12|           1|
    |tmp_47_fu_352_p2                     |   icmp   |      0|  0|   5|          12|           1|
    |tmp_52_fu_384_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_54_fu_395_p2                     |   icmp   |      0|  0|   5|          12|          12|
    |tmp_56_fu_421_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_57_fu_438_p2                     |   icmp   |      0|  0|   5|          12|          12|
    |tmp_60_fu_457_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_62_fu_639_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_80_fu_764_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_84_fu_811_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |tmp_86_fu_866_p2                     |   icmp   |      0|  0|   5|          13|          13|
    |ult_fu_400_p2                        |   icmp   |      0|  0|   5|          12|          12|
    |ap_sig_bdd_227                       |    or    |      0|  0|   1|           1|           1|
    |brmerge1_fu_847_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge2_fu_671_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge3_fu_689_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge4_fu_707_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_889_p2                    |    or    |      0|  0|   1|           1|           1|
    |not_carry_fu_1236_p2                 |    or    |      0|  0|   1|           1|           1|
    |p_Result_2_i_i_not_fu_1230_p2        |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_629_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_643_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_657_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_805_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_725_p2                        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_883_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_43_fu_293_p2                     |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 569|         442|         630|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   2|          8|    1|          8|
    |ap_reg_ppiten_pp0_it1   |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it12  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |k_buf_0_val_4_d1        |   8|          3|    8|         24|
    |k_buf_0_val_5_d1        |   8|          3|    8|         24|
    |p_014_0_i_reg_263       |  12|          2|   12|         24|
    |p_027_0_i_reg_274       |  12|          2|   12|         24|
    |tmp_s_reg_252           |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  46|         26|   45|        112|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ImagLoc_x_reg_1687                                      |  13|   0|   13|          0|
    |ap_CS_fsm                                               |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                                   |   1|   0|    1|          0|
    |ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3            |   2|   0|    2|          0|
    |ap_reg_ppstg_k_buf_0_val_4_addr_reg_1762_pp0_it4        |  10|   0|   10|          0|
    |ap_reg_ppstg_k_buf_0_val_5_addr_reg_1768_pp0_it4        |  10|   0|   10|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1814_pp0_it6  |   8|   0|    8|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1820_pp0_it6  |   8|   0|    8|          0|
    |brmerge2_reg_1613                                       |   1|   0|    1|          0|
    |brmerge3_reg_1628                                       |   1|   0|    1|          0|
    |brmerge4_reg_1643                                       |   1|   0|    1|          0|
    |brmerge_reg_1737                                        |   1|   0|    1|          0|
    |col_assign_6_t_reg_1749                                 |   2|   0|    2|          0|
    |col_buf_0_val_0_0_reg_1779                              |   8|   0|    8|          0|
    |col_buf_0_val_1_0_reg_1792                              |   8|   0|    8|          0|
    |col_buf_0_val_2_0_reg_1800                              |   8|   0|    8|          0|
    |cols_cast_reg_1342                                      |  12|   0|   13|          1|
    |heightloop_reg_1431                                     |  13|   0|   13|          0|
    |i_V_reg_1485                                            |  12|   0|   12|          0|
    |icmp_reg_1499                                           |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1756                             |  10|   0|   10|          0|
    |k_buf_0_val_3_load_reg_1774                             |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1762                             |  10|   0|   10|          0|
    |k_buf_0_val_4_load_reg_1787                             |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1768                             |  10|   0|   10|          0|
    |or_cond_i_i_reg_1713                                    |   1|   0|    1|          0|
    |or_cond_i_reg_1709                                      |   1|   0|    1|          0|
    |p_014_0_i_reg_263                                       |  12|   0|   12|          0|
    |p_027_0_i_reg_274                                       |  12|   0|   12|          0|
    |p_Result_2_i_i_not_reg_1925                             |   1|   0|    1|          0|
    |p_Val2_17_0_1_reg_1855                                  |  20|   0|   20|          0|
    |p_Val2_17_1_reg_1880                                    |  21|   0|   21|          0|
    |p_Val2_3_reg_1915                                       |   8|   0|    8|          0|
    |p_anchor_4_1_cast_reg_1448                              |   1|   0|   13|         12|
    |p_neg391_i_cast_reg_1441                                |   2|   0|    2|          0|
    |p_p2_i423_i_1_reg_1548                                  |  13|   0|   13|          0|
    |p_p2_i423_i_2_reg_1563                                  |  13|   0|   13|          0|
    |p_p2_i423_i_reg_1533                                    |  13|   0|   13|          0|
    |p_p2_i_i_cast_reg_1717                                  |  14|   0|   14|          0|
    |p_p2_i_i_reg_1703                                       |  13|   0|   13|          0|
    |rev6_reg_1692                                           |   1|   0|    1|          0|
    |rev_reg_1658                                            |   1|   0|    1|          0|
    |right_border_buf_0_val_0_1_1_fu_164                     |   8|   0|    8|          0|
    |right_border_buf_0_val_0_1_fu_160                       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_1_fu_176                     |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_fu_172                       |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_1_fu_180                     |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_fu_168                       |   8|   0|    8|          0|
    |row_assign_13_1_t_reg_1668                              |   2|   0|    2|          0|
    |row_assign_13_2_t_reg_1673                              |   2|   0|    2|          0|
    |row_assign_s_reg_1663                                   |   2|   0|    2|          0|
    |rows_cast_reg_1331                                      |  12|   0|   13|          1|
    |sel_tmp9_reg_1732                                       |   1|   0|    1|          0|
    |sel_tmp_reg_1727                                        |  14|   0|   14|          0|
    |src_kernel_win_0_val_0_0_reg_1814                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_1_fu_140                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_fu_136                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_lo_reg_1850                    |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_0_reg_1820                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_1_fu_148                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_fu_144                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_lo_reg_1825                    |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_1_fu_156                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_fu_152                         |   8|   0|    8|          0|
    |tmp28_reg_1860                                          |  20|   0|   20|          0|
    |tmp32_reg_1905                                          |  22|   0|   22|          0|
    |tmp33_reg_1895                                          |  22|   0|   22|          0|
    |tmp34_reg_1910                                          |  21|   0|   21|          0|
    |tmp35_reg_1900                                          |  20|   0|   20|          0|
    |tmp_110_reg_1920                                        |   1|   0|    1|          0|
    |tmp_112_reg_1808                                        |   8|   0|    8|          0|
    |tmp_356_1_reg_1508                                      |   1|   0|    1|          0|
    |tmp_356_2_reg_1512                                      |   1|   0|    1|          0|
    |tmp_382_1_reg_1543                                      |   1|   0|    1|          0|
    |tmp_382_2_reg_1558                                      |   1|   0|    1|          0|
    |tmp_44_reg_1453                                         |   1|   0|    1|          0|
    |tmp_46_reg_1460                                         |  13|   0|   14|          1|
    |tmp_47_reg_1467                                         |   1|   0|    1|          0|
    |tmp_50_reg_1472                                         |  13|   0|   14|          1|
    |tmp_51_reg_1477                                         |   2|   0|    2|          0|
    |tmp_54_reg_1490                                         |   1|   0|    1|          0|
    |tmp_56_reg_1504                                         |   1|   0|    1|          0|
    |tmp_57_reg_1516                                         |   1|   0|    1|          0|
    |tmp_59_reg_1523                                         |   1|   0|    1|          0|
    |tmp_60_reg_1528                                         |   1|   0|    1|          0|
    |tmp_65_reg_1538                                         |   1|   0|    1|          0|
    |tmp_69_reg_1553                                         |   1|   0|    1|          0|
    |tmp_73_reg_1568                                         |   2|   0|    2|          0|
    |tmp_74_reg_1618                                         |   2|   0|    2|          0|
    |tmp_75_reg_1573                                         |   2|   0|    2|          0|
    |tmp_76_reg_1578                                         |   2|   0|    2|          0|
    |tmp_77_reg_1623                                         |   2|   0|    2|          0|
    |tmp_79_reg_1583                                         |   2|   0|    2|          0|
    |tmp_80_reg_1678                                         |   1|   0|    1|          0|
    |tmp_82_reg_1633                                         |   2|   0|    2|          0|
    |tmp_83_reg_1588                                         |   2|   0|    2|          0|
    |tmp_84_reg_1697                                         |   1|   0|    1|          0|
    |tmp_85_reg_1593                                         |   2|   0|    2|          0|
    |tmp_86_reg_1722                                         |   1|   0|    1|          0|
    |tmp_87_reg_1638                                         |   2|   0|    2|          0|
    |tmp_93_reg_1598                                         |   2|   0|    2|          0|
    |tmp_94_reg_1648                                         |   2|   0|    2|          0|
    |tmp_95_reg_1603                                         |   2|   0|    2|          0|
    |tmp_96_reg_1608                                         |   2|   0|    2|          0|
    |tmp_98_reg_1653                                         |   2|   0|    2|          0|
    |tmp_s_reg_252                                           |   1|   0|    1|          0|
    |ult_reg_1494                                            |   1|   0|    1|          0|
    |widthloop_reg_1436                                      |  13|   0|   13|          0|
    |x_reg_1744                                              |  14|   0|   14|          0|
    |brmerge_reg_1737                                        |   0|   1|    1|          0|
    |or_cond_i_i_reg_1713                                    |   0|   1|    1|          0|
    |or_cond_i_reg_1709                                      |   0|   1|    1|          0|
    |src_kernel_win_0_val_1_1_lo_reg_1825                    |   0|   8|    8|          0|
    |tmp_80_reg_1678                                         |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 710|  12|  738|         16|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   canny_Filter2D.1  | return value |
|p_src_rows_V_read            |  in |   12|   ap_none  |  p_src_rows_V_read  |    scalar    |
|p_src_cols_V_read            |  in |   12|   ap_none  |  p_src_cols_V_read  |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (tmp_52)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	19  / (!tmp_80)
	11  / (tmp_80)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	6  / true
19 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_20 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_3 [1/1] 2.71ns
arrayctor.loop1.i.preheader:4  %k_buf_0_val_3 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_4 [1/1] 2.71ns
arrayctor.loop1.i.preheader:5  %k_buf_0_val_4 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_5 [1/1] 2.71ns
arrayctor.loop1.i.preheader:6  %k_buf_0_val_5 = alloca [1024 x i8], align 1

ST_1: rows_cast [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %rows_cast = zext i12 %p_src_rows_V_read_1 to i13

ST_1: cols_cast [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %cols_cast = zext i12 %p_src_cols_V_read_1 to i13

ST_1: stg_29 [1/1] 1.57ns
arrayctor.loop1.i.preheader:9  br label %arrayctor.loop1.i


 <State 2>: 2.14ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_43, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_43 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_43 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

ST_2: stg_34 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_35 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_0_1 = alloca i8

ST_2: src_kernel_win_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

ST_2: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:6  %right_border_buf_0_val_0_1 = alloca i8

ST_2: right_border_buf_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:7  %right_border_buf_0_val_0_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:8  %right_border_buf_0_val_2_1 = alloca i8

ST_2: right_border_buf_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:9  %right_border_buf_0_val_1_1 = alloca i8

ST_2: right_border_buf_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:10  %right_border_buf_0_val_1_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:11  %right_border_buf_0_val_2_1_1 = alloca i8

ST_2: heightloop [1/1] 1.84ns
._crit_edge.i:12  %heightloop = add i13 2, %rows_cast

ST_2: widthloop [1/1] 1.84ns
._crit_edge.i:13  %widthloop = add i13 2, %cols_cast

ST_2: tmp [1/1] 0.00ns
._crit_edge.i:14  %tmp = trunc i12 %p_src_rows_V_read_1 to i2

ST_2: p_neg391_i_cast [1/1] 0.80ns
._crit_edge.i:15  %p_neg391_i_cast = add i2 -1, %tmp

ST_2: tmp_48 [1/1] 0.00ns
._crit_edge.i:16  %tmp_48 = trunc i12 %p_src_cols_V_read_1 to i2

ST_2: not_tmp_s [1/1] 2.14ns
._crit_edge.i:17  %not_tmp_s = icmp ne i12 %p_src_rows_V_read_1, 1

ST_2: p_anchor_4_1_cast [1/1] 0.00ns
._crit_edge.i:18  %p_anchor_4_1_cast = zext i1 %not_tmp_s to i13

ST_2: tmp_44 [1/1] 2.14ns
._crit_edge.i:19  %tmp_44 = icmp eq i12 %p_src_rows_V_read_1, 1

ST_2: tmp_45 [1/1] 0.00ns
._crit_edge.i:20  %tmp_45 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_rows_V_read_1, i1 false)

ST_2: tmp_394_cast [1/1] 0.00ns
._crit_edge.i:21  %tmp_394_cast = zext i13 %tmp_45 to i14

ST_2: tmp_46 [1/1] 1.96ns
._crit_edge.i:22  %tmp_46 = add i14 2, %tmp_394_cast

ST_2: tmp_47 [1/1] 2.14ns
._crit_edge.i:23  %tmp_47 = icmp eq i12 %p_src_cols_V_read_1, 1

ST_2: tmp_49 [1/1] 0.00ns
._crit_edge.i:24  %tmp_49 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read_1, i1 false)

ST_2: tmp_108_cast [1/1] 0.00ns
._crit_edge.i:25  %tmp_108_cast = zext i13 %tmp_49 to i14

ST_2: tmp_50 [1/1] 1.96ns
._crit_edge.i:26  %tmp_50 = add i14 -2, %tmp_108_cast

ST_2: tmp_51 [1/1] 0.80ns
._crit_edge.i:27  %tmp_51 = add i2 -1, %tmp_48

ST_2: stg_64 [1/1] 1.57ns
._crit_edge.i:28  br label %0


 <State 3>: 4.02ns
ST_3: p_014_0_i [1/1] 0.00ns
:0  %p_014_0_i = phi i12 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_94_cast [1/1] 0.00ns
:1  %tmp_94_cast = zext i12 %p_014_0_i to i13

ST_3: tmp_52 [1/1] 2.18ns
:2  %tmp_52 = icmp ult i13 %tmp_94_cast, %heightloop

ST_3: stg_68 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1027, i64 0)

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i12 %p_014_0_i, 1

ST_3: stg_70 [1/1] 0.00ns
:5  br i1 %tmp_52, label %1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1024, 1024, 3, 3>.exit"

ST_3: tmp_54 [1/1] 2.14ns
:2  %tmp_54 = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: ult [1/1] 2.14ns
:3  %ult = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: tmp_55 [1/1] 0.00ns
:5  %tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_014_0_i, i32 1, i32 11)

ST_3: icmp [1/1] 2.11ns
:6  %icmp = icmp ne i11 %tmp_55, 0

ST_3: tmp_56 [1/1] 2.14ns
:7  %tmp_56 = icmp eq i13 %p_anchor_4_1_cast, %tmp_94_cast

ST_3: tmp_356_1 [1/1] 2.14ns
:8  %tmp_356_1 = icmp eq i12 %p_014_0_i, 0

ST_3: tmp_356_2 [1/1] 2.14ns
:9  %tmp_356_2 = icmp eq i12 %p_014_0_i, 1

ST_3: tmp_57 [1/1] 2.14ns
:10  %tmp_57 = icmp ugt i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: tmp_58 [1/1] 1.84ns
:11  %tmp_58 = add i13 -1, %tmp_94_cast

ST_3: tmp_59 [1/1] 0.00ns
:12  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_58, i32 12)

ST_3: tmp_60 [1/1] 2.18ns
:14  %tmp_60 = icmp slt i13 %tmp_58, %rows_cast

ST_3: tmp_61 [1/1] 0.00ns
:16  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_58, i32 12)

ST_3: p_assign_s [1/1] 1.84ns
:17  %p_assign_s = sub i13 1, %tmp_94_cast

ST_3: p_p2_i423_i [1/1] 1.37ns
:18  %p_p2_i423_i = select i1 %tmp_61, i13 %p_assign_s, i13 %tmp_58

ST_3: tmp_63 [1/1] 0.00ns
:20  %tmp_63 = trunc i14 %tmp_46 to i2

ST_3: tmp_64 [1/1] 0.00ns
:21  %tmp_64 = trunc i13 %p_p2_i423_i to i2

ST_3: p_assign_14_1 [1/1] 1.84ns
:22  %p_assign_14_1 = add i13 -2, %tmp_94_cast

ST_3: tmp_65 [1/1] 0.00ns
:23  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_1, i32 12)

ST_3: tmp_382_1 [1/1] 2.18ns
:25  %tmp_382_1 = icmp slt i13 %p_assign_14_1, %rows_cast

ST_3: tmp_66 [1/1] 0.00ns
:27  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_1, i32 12)

ST_3: p_assign_15_1 [1/1] 1.84ns
:28  %p_assign_15_1 = sub i13 2, %tmp_94_cast

ST_3: p_p2_i423_i_1 [1/1] 1.37ns
:29  %p_p2_i423_i_1 = select i1 %tmp_66, i13 %p_assign_15_1, i13 %p_assign_14_1

ST_3: tmp_67 [1/1] 0.00ns
:31  %tmp_67 = trunc i14 %tmp_46 to i2

ST_3: tmp_68 [1/1] 0.00ns
:32  %tmp_68 = trunc i13 %p_p2_i423_i_1 to i2

ST_3: p_assign_14_2 [1/1] 1.84ns
:33  %p_assign_14_2 = add i13 -3, %tmp_94_cast

ST_3: tmp_69 [1/1] 0.00ns
:34  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_2, i32 12)

ST_3: tmp_382_2 [1/1] 2.18ns
:36  %tmp_382_2 = icmp slt i13 %p_assign_14_2, %rows_cast

ST_3: tmp_70 [1/1] 0.00ns
:38  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_2, i32 12)

ST_3: p_assign_15_2 [1/1] 1.84ns
:39  %p_assign_15_2 = sub i13 3, %tmp_94_cast

ST_3: p_p2_i423_i_2 [1/1] 1.37ns
:40  %p_p2_i423_i_2 = select i1 %tmp_70, i13 %p_assign_15_2, i13 %p_assign_14_2

ST_3: tmp_71 [1/1] 0.00ns
:42  %tmp_71 = trunc i14 %tmp_46 to i2

ST_3: tmp_72 [1/1] 0.00ns
:43  %tmp_72 = trunc i13 %p_p2_i423_i_2 to i2

ST_3: tmp_73 [1/1] 0.00ns
:45  %tmp_73 = trunc i13 %tmp_58 to i2

ST_3: tmp_75 [1/1] 0.00ns
:47  %tmp_75 = trunc i13 %p_p2_i423_i to i2

ST_3: tmp_76 [1/1] 0.80ns
:48  %tmp_76 = sub i2 %tmp_63, %tmp_64

ST_3: tmp_79 [1/1] 0.00ns
:53  %tmp_79 = trunc i13 %p_assign_14_1 to i2

ST_3: tmp_83 [1/1] 0.00ns
:55  %tmp_83 = trunc i13 %p_p2_i423_i_1 to i2

ST_3: tmp_85 [1/1] 0.80ns
:56  %tmp_85 = sub i2 %tmp_67, %tmp_68

ST_3: tmp_93 [1/1] 0.00ns
:61  %tmp_93 = trunc i13 %p_assign_14_2 to i2

ST_3: tmp_95 [1/1] 0.00ns
:63  %tmp_95 = trunc i13 %p_p2_i423_i_2 to i2

ST_3: tmp_96 [1/1] 0.80ns
:64  %tmp_96 = sub i2 %tmp_71, %tmp_72

ST_3: stg_112 [1/1] 0.00ns
filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1024, 1024, 3, 3>.exit:0  ret void


 <State 4>: 4.11ns
ST_4: rev3 [1/1] 1.37ns
:13  %rev3 = xor i1 %tmp_59, true

ST_4: or_cond_i422_i [1/1] 1.37ns
:15  %or_cond_i422_i = and i1 %tmp_60, %rev3

ST_4: tmp_62 [1/1] 2.18ns
:19  %tmp_62 = icmp slt i13 %p_p2_i423_i, %rows_cast

ST_4: rev4 [1/1] 1.37ns
:24  %rev4 = xor i1 %tmp_65, true

ST_4: or_cond_i422_i_1 [1/1] 1.37ns
:26  %or_cond_i422_i_1 = and i1 %tmp_382_1, %rev4

ST_4: tmp_392_1 [1/1] 2.18ns
:30  %tmp_392_1 = icmp slt i13 %p_p2_i423_i_1, %rows_cast

ST_4: rev5 [1/1] 1.37ns
:35  %rev5 = xor i1 %tmp_69, true

ST_4: or_cond_i422_i_2 [1/1] 1.37ns
:37  %or_cond_i422_i_2 = and i1 %tmp_382_2, %rev5

ST_4: tmp_392_2 [1/1] 2.18ns
:41  %tmp_392_2 = icmp slt i13 %p_p2_i423_i_2, %rows_cast

ST_4: brmerge2 [1/1] 1.37ns
:44  %brmerge2 = or i1 %or_cond_i422_i, %tmp_44

ST_4: tmp_74 [1/1] 1.37ns
:46  %tmp_74 = select i1 %or_cond_i422_i, i2 %tmp_73, i2 0

ST_4: tmp_77 [1/1] 1.37ns
:49  %tmp_77 = select i1 %tmp_62, i2 %tmp_75, i2 %tmp_76

ST_4: brmerge3 [1/1] 1.37ns
:52  %brmerge3 = or i1 %or_cond_i422_i_1, %tmp_44

ST_4: tmp_82 [1/1] 1.37ns
:54  %tmp_82 = select i1 %or_cond_i422_i_1, i2 %tmp_79, i2 0

ST_4: tmp_87 [1/1] 1.37ns
:57  %tmp_87 = select i1 %tmp_392_1, i2 %tmp_83, i2 %tmp_85

ST_4: brmerge4 [1/1] 1.37ns
:60  %brmerge4 = or i1 %or_cond_i422_i_2, %tmp_44

ST_4: tmp_94 [1/1] 1.37ns
:62  %tmp_94 = select i1 %or_cond_i422_i_2, i2 %tmp_93, i2 0

ST_4: tmp_98 [1/1] 1.37ns
:65  %tmp_98 = select i1 %tmp_392_2, i2 %tmp_95, i2 %tmp_96


 <State 5>: 2.17ns
ST_5: stg_131 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_5: tmp_53 [1/1] 0.00ns
:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_5: rev [1/1] 1.37ns
:4  %rev = xor i1 %ult, true

ST_5: tmp_78 [1/1] 1.37ns
:50  %tmp_78 = select i1 %brmerge2, i2 %tmp_74, i2 %tmp_77

ST_5: row_assign_s [1/1] 0.80ns
:51  %row_assign_s = sub i2 %p_neg391_i_cast, %tmp_78

ST_5: tmp_88 [1/1] 1.37ns
:58  %tmp_88 = select i1 %brmerge3, i2 %tmp_82, i2 %tmp_87

ST_5: row_assign_13_1_t [1/1] 0.80ns
:59  %row_assign_13_1_t = sub i2 %p_neg391_i_cast, %tmp_88

ST_5: tmp_99 [1/1] 1.37ns
:66  %tmp_99 = select i1 %brmerge4, i2 %tmp_94, i2 %tmp_98

ST_5: row_assign_13_2_t [1/1] 0.80ns
:67  %row_assign_13_2_t = sub i2 %p_neg391_i_cast, %tmp_99

ST_5: stg_140 [1/1] 1.57ns
:68  br label %2


 <State 6>: 4.02ns
ST_6: p_027_0_i [1/1] 0.00ns
:0  %p_027_0_i = phi i12 [ 0, %1 ], [ %j_V, %._crit_edge411.i ]

ST_6: tmp_98_cast [1/1] 0.00ns
:2  %tmp_98_cast = zext i12 %p_027_0_i to i13

ST_6: tmp_80 [1/1] 2.18ns
:3  %tmp_80 = icmp ult i13 %tmp_98_cast, %widthloop

ST_6: j_V [1/1] 1.84ns
:5  %j_V = add i12 %p_027_0_i, 1

ST_6: stg_145 [1/1] 0.00ns
:6  br i1 %tmp_80, label %.critedge.i_ifconv, label %5

ST_6: tmp_100 [1/1] 0.00ns
.critedge.i_ifconv:8  %tmp_100 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_027_0_i, i32 1, i32 11)

ST_6: icmp3 [1/1] 2.11ns
.critedge.i_ifconv:9  %icmp3 = icmp ne i11 %tmp_100, 0

ST_6: ImagLoc_x [1/1] 1.84ns
.critedge.i_ifconv:11  %ImagLoc_x = add i13 -1, %tmp_98_cast

ST_6: tmp_101 [1/1] 0.00ns
.critedge.i_ifconv:12  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_6: rev6 [1/1] 1.37ns
.critedge.i_ifconv:13  %rev6 = xor i1 %tmp_101, true

ST_6: tmp_84 [1/1] 2.18ns
.critedge.i_ifconv:14  %tmp_84 = icmp slt i13 %ImagLoc_x, %cols_cast

ST_6: tmp_103 [1/1] 0.00ns
.critedge.i_ifconv:19  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_6: p_assign_3 [1/1] 1.84ns
.critedge.i_ifconv:20  %p_assign_3 = sub i13 1, %tmp_98_cast

ST_6: p_p2_i_i [1/1] 1.37ns
.critedge.i_ifconv:21  %p_p2_i_i = select i1 %tmp_103, i13 %p_assign_3, i13 %ImagLoc_x

ST_6: or_cond_i [1/1] 1.37ns
._crit_edge404.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp3

ST_6: stg_156 [1/1] 0.00ns
._crit_edge404.i_ifconv:7  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge411.i


 <State 7>: 4.11ns
ST_7: or_cond_i_i [1/1] 1.37ns
.critedge.i_ifconv:15  %or_cond_i_i = and i1 %tmp_84, %rev6

ST_7: brmerge1 [1/1] 1.37ns
.critedge.i_ifconv:16  %brmerge1 = or i1 %or_cond_i_i, %tmp_47

ST_7: ImagLoc_x_cast_mux [1/1] 1.37ns
.critedge.i_ifconv:17  %ImagLoc_x_cast_mux = select i1 %or_cond_i_i, i13 %ImagLoc_x, i13 0

ST_7: ImagLoc_x_cast_mux_cast [1/1] 0.00ns
.critedge.i_ifconv:18  %ImagLoc_x_cast_mux_cast = zext i13 %ImagLoc_x_cast_mux to i14

ST_7: p_p2_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:22  %p_p2_i_i_cast = sext i13 %p_p2_i_i to i14

ST_7: tmp_86 [1/1] 2.18ns
.critedge.i_ifconv:23  %tmp_86 = icmp slt i13 %p_p2_i_i, %cols_cast

ST_7: p_assign_4 [1/1] 1.96ns
.critedge.i_ifconv:24  %p_assign_4 = sub i14 %tmp_50, %p_p2_i_i_cast

ST_7: sel_tmp [1/1] 1.37ns
.critedge.i_ifconv:25  %sel_tmp = select i1 %brmerge1, i14 %ImagLoc_x_cast_mux_cast, i14 %p_assign_4

ST_7: sel_tmp9 [1/1] 1.37ns
.critedge.i_ifconv:26  %sel_tmp9 = xor i1 %brmerge1, true

ST_7: brmerge [1/1] 1.37ns
.critedge.i_ifconv:31  %brmerge = or i1 %rev, %tmp_84

ST_7: stg_167 [1/1] 0.00ns
.critedge.i_ifconv:46  br i1 %or_cond_i_i, label %3, label %._crit_edge404.i_ifconv

ST_7: stg_168 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit421.i.0

ST_7: stg_169 [1/1] 0.00ns
borderInterpolate.exit421.i.0:1  br i1 %tmp_56, label %"operator().exit464.i.0", label %._crit_edge406.i.0

ST_7: stg_170 [1/1] 0.00ns
._crit_edge406.i.0:0  br i1 %tmp_356_1, label %"operator().exit464.i.1", label %._crit_edge406.i.1

ST_7: stg_171 [1/1] 0.00ns
._crit_edge406.i.1:0  br i1 %tmp_356_2, label %"operator().exit464.i.2", label %._crit_edge406.i.2

ST_7: stg_172 [1/1] 0.00ns
._crit_edge406.i.2:0  br label %._crit_edge404.i_ifconv

ST_7: stg_173 [1/1] 0.00ns
:0  br i1 %tmp_54, label %.preheader388.i.preheader.0, label %._crit_edge404.i_ifconv


 <State 8>: 3.54ns
ST_8: sel_tmp1 [1/1] 1.37ns
.critedge.i_ifconv:27  %sel_tmp1 = and i1 %tmp_86, %sel_tmp9

ST_8: x [1/1] 1.37ns
.critedge.i_ifconv:28  %x = select i1 %sel_tmp1, i14 %p_p2_i_i_cast, i14 %sel_tmp

ST_8: tmp_104 [1/1] 0.00ns
.critedge.i_ifconv:30  %tmp_104 = trunc i14 %x to i2

ST_8: col_assign_6_t [1/1] 0.80ns
.critedge.i_ifconv:35  %col_assign_6_t = sub i2 %tmp_51, %tmp_104


 <State 9>: 2.71ns
ST_9: col_assign_cast [1/1] 0.00ns
.critedge.i_ifconv:29  %col_assign_cast = sext i14 %x to i32

ST_9: tmp_89 [1/1] 0.00ns
.critedge.i_ifconv:32  %tmp_89 = zext i32 %col_assign_cast to i64

ST_9: k_buf_0_val_3_addr [1/1] 0.00ns
.critedge.i_ifconv:33  %k_buf_0_val_3_addr = getelementptr [1024 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_89

ST_9: k_buf_0_val_3_load [2/2] 2.71ns
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_9: k_buf_0_val_4_addr [1/1] 0.00ns
.critedge.i_ifconv:38  %k_buf_0_val_4_addr = getelementptr [1024 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_89

ST_9: k_buf_0_val_4_load [2/2] 2.71ns
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_9: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i_ifconv:42  %k_buf_0_val_5_addr = getelementptr [1024 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_89

ST_9: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1


 <State 10>: 4.08ns
ST_10: right_border_buf_0_val_2_1_2 [1/1] 0.00ns
:1  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

ST_10: stg_187 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1026, i64 0)

ST_10: right_border_buf_0_val_0_1_s [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

ST_10: right_border_buf_0_val_0_1_1_74 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_74 = load i8* %right_border_buf_0_val_0_1_1

ST_10: right_border_buf_0_val_2_1_s [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

ST_10: right_border_buf_0_val_1_1_s [1/1] 0.00ns
.critedge.i_ifconv:3  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

ST_10: right_border_buf_0_val_1_1_1_75 [1/1] 0.00ns
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_1_75 = load i8* %right_border_buf_0_val_1_1_1

ST_10: stg_193 [1/1] 0.00ns
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_10: tmp_81 [1/1] 0.00ns
.critedge.i_ifconv:6  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_10: stg_195 [1/1] 0.00ns
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_10: stg_196 [1/1] 0.00ns
.critedge.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1836) nounwind

ST_10: k_buf_0_val_3_load [1/2] 2.71ns
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_10: tmp_90 [1/1] 1.57ns
.critedge.i_ifconv:36  %tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_74, i8 undef, i2 %col_assign_6_t)

ST_10: col_buf_0_val_0_0 [1/1] 1.37ns
.critedge.i_ifconv:37  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_90

ST_10: k_buf_0_val_4_load [1/2] 2.71ns
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_10: tmp_91 [1/1] 1.57ns
.critedge.i_ifconv:40  %tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_75, i8 undef, i2 %col_assign_6_t)

ST_10: col_buf_0_val_1_0 [1/1] 1.37ns
.critedge.i_ifconv:41  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_91

ST_10: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_10: tmp_92 [1/1] 1.57ns
.critedge.i_ifconv:44  %tmp_92 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i2 %col_assign_6_t)

ST_10: col_buf_0_val_2_0 [1/1] 1.37ns
.critedge.i_ifconv:45  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_92

ST_10: tmp_112 [1/1] 1.00ns
borderInterpolate.exit421.i.0:0  %tmp_112 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_10: stg_207 [1/1] 2.71ns
operator().exit464.i.2:0  store i8 %tmp_112, i8* %k_buf_0_val_3_addr, align 1

ST_10: stg_208 [1/1] 0.00ns
operator().exit464.i.2:1  br label %._crit_edge406.i.2

ST_10: right_border_buf_0_val_0_1_2 [1/1] 0.00ns
.preheader388.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

ST_10: right_border_buf_0_val_1_1_2 [1/1] 0.00ns
.preheader388.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

ST_10: tmp_107 [1/1] 1.00ns
.preheader388.i.preheader.0:4  %tmp_107 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_10: stg_212 [1/1] 2.71ns
.preheader388.i.preheader.0:5  store i8 %tmp_107, i8* %k_buf_0_val_3_addr, align 1

ST_10: stg_213 [1/1] 0.00ns
.preheader388.i.preheader.0:6  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

ST_10: stg_214 [1/1] 0.00ns
.preheader388.i.preheader.0:7  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

ST_10: stg_215 [1/1] 0.00ns
.preheader388.i.preheader.0:8  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

ST_10: stg_216 [1/1] 0.00ns
.preheader388.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

ST_10: stg_217 [1/1] 0.00ns
.preheader388.i.preheader.0:10  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

ST_10: stg_218 [1/1] 0.00ns
.preheader388.i.preheader.0:11  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1


 <State 11>: 3.99ns
ST_11: stg_219 [1/1] 2.71ns
operator().exit464.i.0:0  store i8 %tmp_112, i8* %k_buf_0_val_5_addr, align 1

ST_11: stg_220 [1/1] 0.00ns
operator().exit464.i.0:1  br label %._crit_edge406.i.0

ST_11: stg_221 [1/1] 2.71ns
operator().exit464.i.1:0  store i8 %tmp_112, i8* %k_buf_0_val_4_addr, align 1

ST_11: stg_222 [1/1] 0.00ns
operator().exit464.i.1:1  br label %._crit_edge406.i.1

ST_11: stg_223 [1/1] 2.71ns
.preheader388.i.preheader.0:2  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

ST_11: stg_224 [1/1] 2.71ns
.preheader388.i.preheader.0:3  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

ST_11: stg_225 [1/1] 0.00ns
.preheader388.i.preheader.0:12  br label %._crit_edge404.i_ifconv

ST_11: tmp_97 [1/1] 1.57ns
._crit_edge404.i_ifconv:0  %tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)

ST_11: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_57, i8 %tmp_97, i8 %col_buf_0_val_0_0

ST_11: tmp_102 [1/1] 1.57ns
._crit_edge404.i_ifconv:2  %tmp_102 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_1_t)

ST_11: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_57, i8 %tmp_102, i8 %col_buf_0_val_1_0

ST_11: tmp_105 [1/1] 1.57ns
._crit_edge404.i_ifconv:4  %tmp_105 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_2_t)

ST_11: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_57, i8 %tmp_105, i8 %col_buf_0_val_2_0

ST_11: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
.preheader_ifconv:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

ST_11: src_kernel_win_0_val_1_1_1_s [1/1] 0.00ns
.preheader_ifconv:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

ST_11: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
.preheader_ifconv:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_11: src_kernel_win_0_val_2_1_1_s [1/1] 0.00ns
.preheader_ifconv:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

ST_11: OP1_V_0_cast [1/1] 0.00ns
.preheader_ifconv:6  %OP1_V_0_cast = zext i8 %src_kernel_win_0_val_2_1_1_s to i20

ST_11: p_Val2_s [3/3] 1.05ns
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

ST_11: OP1_V_0_1_cast [1/1] 0.00ns
.preheader_ifconv:8  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i20

ST_11: p_Val2_14_0_1 [3/3] 1.05ns
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

ST_11: OP1_V_0_2_cast [1/1] 0.00ns
.preheader_ifconv:12  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_val_2_0 to i20

ST_11: p_Val2_14_0_2 [3/3] 1.05ns
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

ST_11: OP1_V_1_cast [1/1] 0.00ns
.preheader_ifconv:14  %OP1_V_1_cast = zext i8 %src_kernel_win_0_val_1_1_1_s to i20

ST_11: p_Val2_14_1 [3/3] 1.05ns
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953

ST_11: src_kernel_win_0_val_1_1_lo_1 [1/1] 0.00ns
._crit_edge411.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

ST_11: src_kernel_win_0_val_2_1_lo_1 [1/1] 0.00ns
._crit_edge411.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

ST_11: stg_246 [1/1] 0.00ns
._crit_edge411.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

ST_11: stg_247 [1/1] 0.00ns
._crit_edge411.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

ST_11: stg_248 [1/1] 0.00ns
._crit_edge411.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

ST_11: stg_249 [1/1] 0.00ns
._crit_edge411.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1


 <State 12>: 1.05ns
ST_12: p_Val2_s [2/3] 1.05ns
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

ST_12: p_Val2_14_0_1 [2/3] 1.05ns
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

ST_12: p_Val2_14_0_2 [2/3] 1.05ns
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

ST_12: p_Val2_14_1 [2/3] 1.05ns
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953


 <State 13>: 3.02ns
ST_13: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
.preheader_ifconv:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

ST_13: src_kernel_win_0_val_0_1_1_s [1/1] 0.00ns
.preheader_ifconv:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

ST_13: p_Val2_s [1/3] 0.00ns
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

ST_13: p_Val2_14_0_1 [1/3] 0.00ns
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

ST_13: p_Val2_17_0_1 [1/1] 3.02ns
.preheader_ifconv:10  %p_Val2_17_0_1 = add i20 %p_Val2_s, %p_Val2_14_0_1

ST_13: p_Val2_14_0_2 [1/3] 0.00ns
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

ST_13: p_Val2_14_1 [1/3] 0.00ns
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953

ST_13: tmp28 [1/1] 3.02ns
.preheader_ifconv:16  %tmp28 = add i20 %p_Val2_14_0_2, %p_Val2_14_1

ST_13: OP1_V_1_2_cast [1/1] 0.00ns
.preheader_ifconv:23  %OP1_V_1_2_cast = zext i8 %src_kernel_win_0_val_1_0 to i20

ST_13: p_Val2_14_1_2 [3/3] 1.05ns
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

ST_13: OP1_V_2_cast [1/1] 0.00ns
.preheader_ifconv:25  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_0_1_1_s to i20

ST_13: p_Val2_14_2 [3/3] 1.05ns
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

ST_13: OP1_V_2_2_cast [1/1] 0.00ns
.preheader_ifconv:31  %OP1_V_2_2_cast = zext i8 %src_kernel_win_0_val_0_0 to i20

ST_13: p_Val2_14_2_2 [3/3] 1.05ns
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513

ST_13: src_kernel_win_0_val_0_1_lo_1 [1/1] 0.00ns
._crit_edge411.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

ST_13: empty [1/1] 0.00ns
._crit_edge411.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_81)

ST_13: stg_270 [1/1] 0.00ns
._crit_edge411.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

ST_13: stg_271 [1/1] 0.00ns
._crit_edge411.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

ST_13: stg_272 [1/1] 0.00ns
._crit_edge411.i:10  br label %2


 <State 14>: 2.08ns
ST_14: p_Val2_17_0_1_cast [1/1] 0.00ns
.preheader_ifconv:11  %p_Val2_17_0_1_cast = zext i20 %p_Val2_17_0_1 to i21

ST_14: tmp28_cast [1/1] 0.00ns
.preheader_ifconv:17  %tmp28_cast = zext i20 %tmp28 to i21

ST_14: p_Val2_17_1 [1/1] 2.08ns
.preheader_ifconv:18  %p_Val2_17_1 = add i21 %tmp28_cast, %p_Val2_17_0_1_cast

ST_14: OP1_V_1_1_cast [1/1] 0.00ns
.preheader_ifconv:20  %OP1_V_1_1_cast = zext i8 %src_kernel_win_0_val_1_1_lo to i21

ST_14: p_Val2_14_1_1 [3/3] 1.05ns
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

ST_14: p_Val2_14_1_2 [2/3] 1.05ns
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

ST_14: p_Val2_14_2 [2/3] 1.05ns
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

ST_14: OP1_V_2_1_cast [1/1] 0.00ns
.preheader_ifconv:28  %OP1_V_2_1_cast = zext i8 %src_kernel_win_0_val_0_1_lo to i20

ST_14: p_Val2_14_2_1 [3/3] 1.05ns
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

ST_14: p_Val2_14_2_2 [2/3] 1.05ns
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513


 <State 15>: 3.02ns
ST_15: p_Val2_17_1_cast [1/1] 0.00ns
.preheader_ifconv:19  %p_Val2_17_1_cast = zext i21 %p_Val2_17_1 to i22

ST_15: p_Val2_14_1_1 [2/3] 1.05ns
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

ST_15: p_Val2_14_1_2 [1/3] 0.00ns
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

ST_15: p_Val2_14_2 [1/3] 0.00ns
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

ST_15: tmp_400_2_cast [1/1] 0.00ns
.preheader_ifconv:27  %tmp_400_2_cast = zext i20 %p_Val2_14_2 to i22

ST_15: p_Val2_14_2_1 [2/3] 1.05ns
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

ST_15: p_Val2_14_2_2 [1/3] 0.00ns
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513

ST_15: tmp33 [1/1] 3.02ns
.preheader_ifconv:33  %tmp33 = add i22 %p_Val2_17_1_cast, %tmp_400_2_cast

ST_15: tmp35 [1/1] 3.02ns
.preheader_ifconv:35  %tmp35 = add i20 %p_Val2_14_1_2, %p_Val2_14_2_2


 <State 16>: 3.02ns
ST_16: p_Val2_14_1_1 [1/3] 0.00ns
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

ST_16: tmp_400_1_1_cast [1/1] 0.00ns
.preheader_ifconv:22  %tmp_400_1_1_cast = zext i21 %p_Val2_14_1_1 to i22

ST_16: p_Val2_14_2_1 [1/3] 0.00ns
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

ST_16: tmp_400_2_1_cast_cast [1/1] 0.00ns
.preheader_ifconv:30  %tmp_400_2_1_cast_cast = zext i20 %p_Val2_14_2_1 to i21

ST_16: tmp32 [1/1] 3.02ns
.preheader_ifconv:34  %tmp32 = add i22 %tmp33, %tmp_400_1_1_cast

ST_16: tmp35_cast [1/1] 0.00ns
.preheader_ifconv:36  %tmp35_cast = zext i20 %tmp35 to i21

ST_16: tmp34 [1/1] 3.02ns
.preheader_ifconv:37  %tmp34 = add i21 %tmp35_cast, %tmp_400_2_1_cast_cast


 <State 17>: 3.92ns
ST_17: tmp34_cast [1/1] 0.00ns
.preheader_ifconv:38  %tmp34_cast = zext i21 %tmp34 to i22

ST_17: p_Val2_1 [1/1] 2.20ns
.preheader_ifconv:39  %p_Val2_1 = add i22 %tmp34_cast, %tmp32

ST_17: p_Val2_2 [1/1] 0.00ns
.preheader_ifconv:40  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %p_Val2_1, i32 14, i32 21)

ST_17: tmp_108 [1/1] 0.00ns
.preheader_ifconv:41  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_1, i32 13)

ST_17: tmp_34_i_i [1/1] 0.00ns
.preheader_ifconv:42  %tmp_34_i_i = zext i1 %tmp_108 to i8

ST_17: tmp_109 [1/1] 0.00ns
.preheader_ifconv:43  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_1, i32 21)

ST_17: p_Val2_3 [1/1] 1.72ns
.preheader_ifconv:44  %p_Val2_3 = add i8 %p_Val2_2, %tmp_34_i_i

ST_17: tmp_110 [1/1] 0.00ns
.preheader_ifconv:45  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

ST_17: p_Result_2_i_i_not [1/1] 1.37ns
.preheader_ifconv:46  %p_Result_2_i_i_not = xor i1 %tmp_109, true


 <State 18>: 3.74ns
ST_18: not_carry [1/1] 1.37ns
.preheader_ifconv:47  %not_carry = or i1 %tmp_110, %p_Result_2_i_i_not

ST_18: p_Val2_s_76 [1/1] 1.37ns
.preheader_ifconv:48  %p_Val2_s_76 = select i1 %not_carry, i8 %p_Val2_3, i8 -1

ST_18: stg_310 [1/1] 1.00ns
.preheader_ifconv:49  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_76)

ST_18: stg_311 [1/1] 0.00ns
.preheader_ifconv:50  br label %._crit_edge411.i


 <State 19>: 0.00ns
ST_19: empty_77 [1/1] 0.00ns
:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_53)

ST_19: stg_313 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757250; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xccd87576d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xccd87569e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_20                          (specinterface    ) [ 00000000000000000000]
stg_21                          (specinterface    ) [ 00000000000000000000]
p_src_cols_V_read_1             (read             ) [ 00100000000000000000]
p_src_rows_V_read_1             (read             ) [ 00111111111111111111]
k_buf_0_val_3                   (alloca           ) [ 00111111111111111111]
k_buf_0_val_4                   (alloca           ) [ 00111111111111111111]
k_buf_0_val_5                   (alloca           ) [ 00111111111111111111]
rows_cast                       (zext             ) [ 00111111111111111111]
cols_cast                       (zext             ) [ 00111111111111111111]
stg_29                          (br               ) [ 01100000000000000000]
tmp_s                           (phi              ) [ 00100000000000000000]
tmp_43                          (xor              ) [ 01100000000000000000]
rbegin_i_i                      (specregionbegin  ) [ 00000000000000000000]
rend_i_i                        (specregionend    ) [ 00000000000000000000]
stg_34                          (speclooptripcount) [ 00000000000000000000]
stg_35                          (br               ) [ 01100000000000000000]
src_kernel_win_0_val_0_1        (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_0_1_1      (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_1_1        (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_1_1_1      (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_2_1        (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_2_1_1      (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_0_1      (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_0_1_1    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_2_1      (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_1_1      (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_1_1_1    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_2_1_1    (alloca           ) [ 00011111111111111111]
heightloop                      (add              ) [ 00011111111111111111]
widthloop                       (add              ) [ 00011111111111111111]
tmp                             (trunc            ) [ 00000000000000000000]
p_neg391_i_cast                 (add              ) [ 00011111111111111111]
tmp_48                          (trunc            ) [ 00000000000000000000]
not_tmp_s                       (icmp             ) [ 00000000000000000000]
p_anchor_4_1_cast               (zext             ) [ 00011111111111111111]
tmp_44                          (icmp             ) [ 00011111111111111111]
tmp_45                          (bitconcatenate   ) [ 00000000000000000000]
tmp_394_cast                    (zext             ) [ 00000000000000000000]
tmp_46                          (add              ) [ 00011111111111111111]
tmp_47                          (icmp             ) [ 00011111111111111111]
tmp_49                          (bitconcatenate   ) [ 00000000000000000000]
tmp_108_cast                    (zext             ) [ 00000000000000000000]
tmp_50                          (add              ) [ 00011111111111111111]
tmp_51                          (add              ) [ 00011111111111111111]
stg_64                          (br               ) [ 00111111111111111111]
p_014_0_i                       (phi              ) [ 00010000000000000000]
tmp_94_cast                     (zext             ) [ 00000000000000000000]
tmp_52                          (icmp             ) [ 00011111111111111111]
stg_68                          (speclooptripcount) [ 00000000000000000000]
i_V                             (add              ) [ 00111111111111111111]
stg_70                          (br               ) [ 00000000000000000000]
tmp_54                          (icmp             ) [ 00001111111111111110]
ult                             (icmp             ) [ 00001100000000000000]
tmp_55                          (partselect       ) [ 00000000000000000000]
icmp                            (icmp             ) [ 00001111111111111110]
tmp_56                          (icmp             ) [ 00001111111111111110]
tmp_356_1                       (icmp             ) [ 00001111111111111110]
tmp_356_2                       (icmp             ) [ 00001111111111111110]
tmp_57                          (icmp             ) [ 00001111111111111110]
tmp_58                          (add              ) [ 00000000000000000000]
tmp_59                          (bitselect        ) [ 00001000000000000000]
tmp_60                          (icmp             ) [ 00001000000000000000]
tmp_61                          (bitselect        ) [ 00000000000000000000]
p_assign_s                      (sub              ) [ 00000000000000000000]
p_p2_i423_i                     (select           ) [ 00001000000000000000]
tmp_63                          (trunc            ) [ 00000000000000000000]
tmp_64                          (trunc            ) [ 00000000000000000000]
p_assign_14_1                   (add              ) [ 00000000000000000000]
tmp_65                          (bitselect        ) [ 00001000000000000000]
tmp_382_1                       (icmp             ) [ 00001000000000000000]
tmp_66                          (bitselect        ) [ 00000000000000000000]
p_assign_15_1                   (sub              ) [ 00000000000000000000]
p_p2_i423_i_1                   (select           ) [ 00001000000000000000]
tmp_67                          (trunc            ) [ 00000000000000000000]
tmp_68                          (trunc            ) [ 00000000000000000000]
p_assign_14_2                   (add              ) [ 00000000000000000000]
tmp_69                          (bitselect        ) [ 00001000000000000000]
tmp_382_2                       (icmp             ) [ 00001000000000000000]
tmp_70                          (bitselect        ) [ 00000000000000000000]
p_assign_15_2                   (sub              ) [ 00000000000000000000]
p_p2_i423_i_2                   (select           ) [ 00001000000000000000]
tmp_71                          (trunc            ) [ 00000000000000000000]
tmp_72                          (trunc            ) [ 00000000000000000000]
tmp_73                          (trunc            ) [ 00001000000000000000]
tmp_75                          (trunc            ) [ 00001000000000000000]
tmp_76                          (sub              ) [ 00001000000000000000]
tmp_79                          (trunc            ) [ 00001000000000000000]
tmp_83                          (trunc            ) [ 00001000000000000000]
tmp_85                          (sub              ) [ 00001000000000000000]
tmp_93                          (trunc            ) [ 00001000000000000000]
tmp_95                          (trunc            ) [ 00001000000000000000]
tmp_96                          (sub              ) [ 00001000000000000000]
stg_112                         (ret              ) [ 00000000000000000000]
rev3                            (xor              ) [ 00000000000000000000]
or_cond_i422_i                  (and              ) [ 00000000000000000000]
tmp_62                          (icmp             ) [ 00000000000000000000]
rev4                            (xor              ) [ 00000000000000000000]
or_cond_i422_i_1                (and              ) [ 00000000000000000000]
tmp_392_1                       (icmp             ) [ 00000000000000000000]
rev5                            (xor              ) [ 00000000000000000000]
or_cond_i422_i_2                (and              ) [ 00000000000000000000]
tmp_392_2                       (icmp             ) [ 00000000000000000000]
brmerge2                        (or               ) [ 00000100000000000000]
tmp_74                          (select           ) [ 00000100000000000000]
tmp_77                          (select           ) [ 00000100000000000000]
brmerge3                        (or               ) [ 00000100000000000000]
tmp_82                          (select           ) [ 00000100000000000000]
tmp_87                          (select           ) [ 00000100000000000000]
brmerge4                        (or               ) [ 00000100000000000000]
tmp_94                          (select           ) [ 00000100000000000000]
tmp_98                          (select           ) [ 00000100000000000000]
stg_131                         (specloopname     ) [ 00000000000000000000]
tmp_53                          (specregionbegin  ) [ 00000011111111111111]
rev                             (xor              ) [ 00000011111111111110]
tmp_78                          (select           ) [ 00000000000000000000]
row_assign_s                    (sub              ) [ 00000011111111111110]
tmp_88                          (select           ) [ 00000000000000000000]
row_assign_13_1_t               (sub              ) [ 00000011111111111110]
tmp_99                          (select           ) [ 00000000000000000000]
row_assign_13_2_t               (sub              ) [ 00000011111111111110]
stg_140                         (br               ) [ 00011111111111111111]
p_027_0_i                       (phi              ) [ 00000010000000111110]
tmp_98_cast                     (zext             ) [ 00000000000000000000]
tmp_80                          (icmp             ) [ 00011111111111111111]
j_V                             (add              ) [ 00011111111111111111]
stg_145                         (br               ) [ 00000000000000000000]
tmp_100                         (partselect       ) [ 00000000000000000000]
icmp3                           (icmp             ) [ 00000000000000000000]
ImagLoc_x                       (add              ) [ 00000011000000000000]
tmp_101                         (bitselect        ) [ 00000000000000000000]
rev6                            (xor              ) [ 00000011000000000000]
tmp_84                          (icmp             ) [ 00000011000000000000]
tmp_103                         (bitselect        ) [ 00000000000000000000]
p_assign_3                      (sub              ) [ 00000000000000000000]
p_p2_i_i                        (select           ) [ 00000011000000000000]
or_cond_i                       (and              ) [ 00000011111111111110]
stg_156                         (br               ) [ 00000000000000000000]
or_cond_i_i                     (and              ) [ 00011111111111111111]
brmerge1                        (or               ) [ 00000000000000000000]
ImagLoc_x_cast_mux              (select           ) [ 00000000000000000000]
ImagLoc_x_cast_mux_cast         (zext             ) [ 00000000000000000000]
p_p2_i_i_cast                   (sext             ) [ 00000010100000000000]
tmp_86                          (icmp             ) [ 00000010100000000000]
p_assign_4                      (sub              ) [ 00000000000000000000]
sel_tmp                         (select           ) [ 00000010100000000000]
sel_tmp9                        (xor              ) [ 00000010100000000000]
brmerge                         (or               ) [ 00000010111000000000]
stg_167                         (br               ) [ 00000000000000000000]
stg_168                         (br               ) [ 00000000000000000000]
stg_169                         (br               ) [ 00000000000000000000]
stg_170                         (br               ) [ 00000000000000000000]
stg_171                         (br               ) [ 00000000000000000000]
stg_172                         (br               ) [ 00000000000000000000]
stg_173                         (br               ) [ 00000000000000000000]
sel_tmp1                        (and              ) [ 00000000000000000000]
x                               (select           ) [ 00000010010000000000]
tmp_104                         (trunc            ) [ 00000000000000000000]
col_assign_6_t                  (sub              ) [ 00000010011000000000]
col_assign_cast                 (sext             ) [ 00000000000000000000]
tmp_89                          (zext             ) [ 00000000000000000000]
k_buf_0_val_3_addr              (getelementptr    ) [ 00000010001000000000]
k_buf_0_val_4_addr              (getelementptr    ) [ 00000010001100000000]
k_buf_0_val_5_addr              (getelementptr    ) [ 00000010001100000000]
right_border_buf_0_val_2_1_2    (load             ) [ 00000000000000000000]
stg_187                         (speclooptripcount) [ 00000000000000000000]
right_border_buf_0_val_0_1_s    (load             ) [ 00000000000000000000]
right_border_buf_0_val_0_1_1_74 (load             ) [ 00000000000000000000]
right_border_buf_0_val_2_1_s    (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_s    (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_1_75 (load             ) [ 00000000000000000000]
stg_193                         (specloopname     ) [ 00000000000000000000]
tmp_81                          (specregionbegin  ) [ 00000010000111000000]
stg_195                         (specpipeline     ) [ 00000000000000000000]
stg_196                         (specloopname     ) [ 00000000000000000000]
k_buf_0_val_3_load              (load             ) [ 00000010000100000000]
tmp_90                          (mux              ) [ 00000000000000000000]
col_buf_0_val_0_0               (select           ) [ 00000010000100000000]
k_buf_0_val_4_load              (load             ) [ 00000010000100000000]
tmp_91                          (mux              ) [ 00000000000000000000]
col_buf_0_val_1_0               (select           ) [ 00000010000100000000]
k_buf_0_val_5_load              (load             ) [ 00000000000000000000]
tmp_92                          (mux              ) [ 00000000000000000000]
col_buf_0_val_2_0               (select           ) [ 00000010000100000000]
tmp_112                         (read             ) [ 00000010000100000000]
stg_207                         (store            ) [ 00000000000000000000]
stg_208                         (br               ) [ 00000000000000000000]
right_border_buf_0_val_0_1_2    (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_2    (load             ) [ 00000000000000000000]
tmp_107                         (read             ) [ 00000000000000000000]
stg_212                         (store            ) [ 00000000000000000000]
stg_213                         (store            ) [ 00000000000000000000]
stg_214                         (store            ) [ 00000000000000000000]
stg_215                         (store            ) [ 00000000000000000000]
stg_216                         (store            ) [ 00000000000000000000]
stg_217                         (store            ) [ 00000000000000000000]
stg_218                         (store            ) [ 00000000000000000000]
stg_219                         (store            ) [ 00000000000000000000]
stg_220                         (br               ) [ 00000000000000000000]
stg_221                         (store            ) [ 00000000000000000000]
stg_222                         (br               ) [ 00000000000000000000]
stg_223                         (store            ) [ 00000000000000000000]
stg_224                         (store            ) [ 00000000000000000000]
stg_225                         (br               ) [ 00000000000000000000]
tmp_97                          (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_0_0        (select           ) [ 00000010000011000000]
tmp_102                         (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_1_0        (select           ) [ 00000010000011000000]
tmp_105                         (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_2_0        (select           ) [ 00000000000000000000]
src_kernel_win_0_val_1_1_lo     (load             ) [ 00000010000011100000]
src_kernel_win_0_val_1_1_1_s    (load             ) [ 00000000000000000000]
src_kernel_win_0_val_2_1_lo     (load             ) [ 00000000000000000000]
src_kernel_win_0_val_2_1_1_s    (load             ) [ 00000000000000000000]
OP1_V_0_cast                    (zext             ) [ 00000010000011000000]
OP1_V_0_1_cast                  (zext             ) [ 00000010000011000000]
OP1_V_0_2_cast                  (zext             ) [ 00000010000011000000]
OP1_V_1_cast                    (zext             ) [ 00000010000011000000]
src_kernel_win_0_val_1_1_lo_1   (load             ) [ 00000000000000000000]
src_kernel_win_0_val_2_1_lo_1   (load             ) [ 00000000000000000000]
stg_246                         (store            ) [ 00000000000000000000]
stg_247                         (store            ) [ 00000000000000000000]
stg_248                         (store            ) [ 00000000000000000000]
stg_249                         (store            ) [ 00000000000000000000]
src_kernel_win_0_val_0_1_lo     (load             ) [ 00000010000000100000]
src_kernel_win_0_val_0_1_1_s    (load             ) [ 00000000000000000000]
p_Val2_s                        (mul              ) [ 00000000000000000000]
p_Val2_14_0_1                   (mul              ) [ 00000000000000000000]
p_Val2_17_0_1                   (add              ) [ 00000010000000100000]
p_Val2_14_0_2                   (mul              ) [ 00000000000000000000]
p_Val2_14_1                     (mul              ) [ 00000000000000000000]
tmp28                           (add              ) [ 00000010000000100000]
OP1_V_1_2_cast                  (zext             ) [ 00000010000000110000]
OP1_V_2_cast                    (zext             ) [ 00000010000000110000]
OP1_V_2_2_cast                  (zext             ) [ 00000010000000110000]
src_kernel_win_0_val_0_1_lo_1   (load             ) [ 00000000000000000000]
empty                           (specregionend    ) [ 00000000000000000000]
stg_270                         (store            ) [ 00000000000000000000]
stg_271                         (store            ) [ 00000000000000000000]
stg_272                         (br               ) [ 00011111111111111111]
p_Val2_17_0_1_cast              (zext             ) [ 00000000000000000000]
tmp28_cast                      (zext             ) [ 00000000000000000000]
p_Val2_17_1                     (add              ) [ 00000010000000010000]
OP1_V_1_1_cast                  (zext             ) [ 00000010000000011000]
OP1_V_2_1_cast                  (zext             ) [ 00000010000000011000]
p_Val2_17_1_cast                (zext             ) [ 00000000000000000000]
p_Val2_14_1_2                   (mul              ) [ 00000000000000000000]
p_Val2_14_2                     (mul              ) [ 00000000000000000000]
tmp_400_2_cast                  (zext             ) [ 00000000000000000000]
p_Val2_14_2_2                   (mul              ) [ 00000000000000000000]
tmp33                           (add              ) [ 00000010000000001000]
tmp35                           (add              ) [ 00000010000000001000]
p_Val2_14_1_1                   (mul              ) [ 00000000000000000000]
tmp_400_1_1_cast                (zext             ) [ 00000000000000000000]
p_Val2_14_2_1                   (mul              ) [ 00000000000000000000]
tmp_400_2_1_cast_cast           (zext             ) [ 00000000000000000000]
tmp32                           (add              ) [ 00000010000000000100]
tmp35_cast                      (zext             ) [ 00000000000000000000]
tmp34                           (add              ) [ 00000010000000000100]
tmp34_cast                      (zext             ) [ 00000000000000000000]
p_Val2_1                        (add              ) [ 00000000000000000000]
p_Val2_2                        (partselect       ) [ 00000000000000000000]
tmp_108                         (bitselect        ) [ 00000000000000000000]
tmp_34_i_i                      (zext             ) [ 00000000000000000000]
tmp_109                         (bitselect        ) [ 00000000000000000000]
p_Val2_3                        (add              ) [ 00000010000000000010]
tmp_110                         (bitselect        ) [ 00000010000000000010]
p_Result_2_i_i_not              (xor              ) [ 00000010000000000010]
not_carry                       (or               ) [ 00000000000000000000]
p_Val2_s_76                     (select           ) [ 00000000000000000000]
stg_310                         (write            ) [ 00000000000000000000]
stg_311                         (br               ) [ 00000000000000000000]
empty_77                        (specregionend    ) [ 00000000000000000000]
stg_313                         (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_6_MC_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1836"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="k_buf_0_val_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_buf_0_val_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_buf_0_val_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_val_0_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_val_0_1_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_val_1_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_val_1_1_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src_kernel_win_0_val_2_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src_kernel_win_0_val_2_1_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_border_buf_0_val_0_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_0_val_0_1_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_val_2_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_val_1_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="right_border_buf_0_val_1_1_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="right_border_buf_0_val_2_1_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_src_cols_V_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_src_rows_V_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_112/10 tmp_107/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="stg_310_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_310/18 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_buf_0_val_3_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="3" bw="10" slack="1"/>
<pin id="243" dir="0" index="4" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/9 stg_207/10 stg_212/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_buf_0_val_4_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="10" slack="2"/>
<pin id="250" dir="0" index="4" bw="8" slack="1"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/9 stg_221/11 stg_224/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_buf_0_val_5_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="3" bw="10" slack="2"/>
<pin id="247" dir="0" index="4" bw="8" slack="1"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/9 stg_219/11 stg_223/11 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_s_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="p_014_0_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="1"/>
<pin id="265" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_014_0_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="12" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_027_0_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_027_0_i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_027_0_i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="12" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_027_0_i/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="rows_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rows_cast/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="cols_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_43_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="heightloop_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="1"/>
<pin id="302" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="widthloop_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="12" slack="1"/>
<pin id="307" dir="1" index="2" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="1"/>
<pin id="311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_neg391_i_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg391_i_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_48_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="not_tmp_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="0" index="1" bw="12" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_s/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_anchor_4_1_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_anchor_4_1_cast/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_44_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="0" index="1" bw="12" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_45_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="1"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_394_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="0"/>
<pin id="344" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_394_cast/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_46_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_47_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="1"/>
<pin id="354" dir="0" index="1" bw="12" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_49_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="1"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_108_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_50_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="13" slack="0"/>
<pin id="371" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_51_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_94_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_52_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_54_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="2"/>
<pin id="398" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ult_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="2"/>
<pin id="403" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_55_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="0" index="3" bw="5" slack="0"/>
<pin id="410" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_56_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="0" index="1" bw="12" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_356_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_356_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_356_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_356_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_57_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_58_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_59_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="13" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_60_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="13" slack="0"/>
<pin id="459" dir="0" index="1" bw="13" slack="2"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_61_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="13" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_assign_s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_s/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_p2_i423_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="13" slack="0"/>
<pin id="479" dir="0" index="2" bw="13" slack="0"/>
<pin id="480" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i423_i/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_63_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="1"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_64_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_assign_14_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="12" slack="0"/>
<pin id="494" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_65_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_382_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="13" slack="2"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_382_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_66_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="13" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_assign_15_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="0"/>
<pin id="521" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_15_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_p2_i423_i_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="13" slack="0"/>
<pin id="527" dir="0" index="2" bw="13" slack="0"/>
<pin id="528" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i423_i_1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_67_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="1"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_68_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_assign_14_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_69_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_382_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="0"/>
<pin id="555" dir="0" index="1" bw="13" slack="2"/>
<pin id="556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_382_2/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_70_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_assign_15_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_15_2/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_p2_i423_i_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="13" slack="0"/>
<pin id="575" dir="0" index="2" bw="13" slack="0"/>
<pin id="576" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i423_i_2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_71_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="1"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_72_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_73_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="13" slack="0"/>
<pin id="589" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_75_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_76_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_79_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_83_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_85_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_93_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="0"/>
<pin id="617" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_95_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="13" slack="0"/>
<pin id="621" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_96_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="rev3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_cond_i422_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i422_i/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_62_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="1"/>
<pin id="641" dir="0" index="1" bw="13" slack="3"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="rev4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_cond_i422_i_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i422_i_1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_392_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="1"/>
<pin id="655" dir="0" index="1" bw="13" slack="3"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_392_1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="rev5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_cond_i422_i_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i422_i_2/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_392_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="0" index="1" bw="13" slack="3"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_392_2/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="brmerge2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="2"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_74_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="2" slack="1"/>
<pin id="679" dir="0" index="2" bw="2" slack="0"/>
<pin id="680" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_77_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="2" slack="1"/>
<pin id="686" dir="0" index="2" bw="2" slack="1"/>
<pin id="687" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="brmerge3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="2"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge3/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_82_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="1"/>
<pin id="697" dir="0" index="2" bw="2" slack="0"/>
<pin id="698" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_82/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_87_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="1"/>
<pin id="704" dir="0" index="2" bw="2" slack="1"/>
<pin id="705" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="brmerge4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="2"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge4/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_94_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="2" slack="1"/>
<pin id="715" dir="0" index="2" bw="2" slack="0"/>
<pin id="716" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_98_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="1"/>
<pin id="722" dir="0" index="2" bw="2" slack="1"/>
<pin id="723" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="rev_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_78_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="2" slack="1"/>
<pin id="733" dir="0" index="2" bw="2" slack="1"/>
<pin id="734" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="row_assign_s_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="3"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="1" index="2" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_s/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_88_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="2" slack="1"/>
<pin id="743" dir="0" index="2" bw="2" slack="1"/>
<pin id="744" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="row_assign_13_1_t_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="3"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_13_1_t/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_99_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="2" slack="1"/>
<pin id="753" dir="0" index="2" bw="2" slack="1"/>
<pin id="754" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_99/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="row_assign_13_2_t_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="3"/>
<pin id="757" dir="0" index="1" bw="2" slack="0"/>
<pin id="758" dir="1" index="2" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_13_2_t/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_98_cast_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="0"/>
<pin id="762" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98_cast/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_80_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="0" index="1" bw="13" slack="4"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="j_V_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_100_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="0" index="3" bw="5" slack="0"/>
<pin id="780" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="0"/>
<pin id="787" dir="0" index="1" bw="11" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="ImagLoc_x_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_101_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="13" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="rev6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_84_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="13" slack="0"/>
<pin id="813" dir="0" index="1" bw="13" slack="5"/>
<pin id="814" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_103_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="13" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_assign_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="12" slack="0"/>
<pin id="827" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_p2_i_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="13" slack="0"/>
<pin id="833" dir="0" index="2" bw="13" slack="0"/>
<pin id="834" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_cond_i_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="3"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="or_cond_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="0" index="1" bw="1" slack="1"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="brmerge1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="5"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="ImagLoc_x_cast_mux_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="13" slack="1"/>
<pin id="855" dir="0" index="2" bw="13" slack="0"/>
<pin id="856" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ImagLoc_x_cast_mux/7 "/>
</bind>
</comp>

<comp id="859" class="1004" name="ImagLoc_x_cast_mux_cast_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="13" slack="0"/>
<pin id="861" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ImagLoc_x_cast_mux_cast/7 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_p2_i_i_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="13" slack="1"/>
<pin id="865" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_86_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="13" slack="1"/>
<pin id="868" dir="0" index="1" bw="13" slack="6"/>
<pin id="869" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="p_assign_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="14" slack="5"/>
<pin id="872" dir="0" index="1" bw="13" slack="0"/>
<pin id="873" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sel_tmp_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="14" slack="0"/>
<pin id="878" dir="0" index="2" bw="14" slack="0"/>
<pin id="879" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sel_tmp9_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="brmerge_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="2"/>
<pin id="891" dir="0" index="1" bw="1" slack="1"/>
<pin id="892" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sel_tmp1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="1" slack="1"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="897" class="1004" name="x_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="14" slack="1"/>
<pin id="900" dir="0" index="2" bw="14" slack="1"/>
<pin id="901" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/8 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_104_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="0"/>
<pin id="905" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_104/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="col_assign_6_t_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="6"/>
<pin id="909" dir="0" index="1" bw="2" slack="0"/>
<pin id="910" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_6_t/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="col_assign_cast_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="14" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/9 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_89_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="14" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89/9 "/>
</bind>
</comp>

<comp id="922" class="1004" name="right_border_buf_0_val_2_1_2_load_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="8"/>
<pin id="924" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_2/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="right_border_buf_0_val_0_1_s_load_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="8"/>
<pin id="927" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_s/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="right_border_buf_0_val_0_1_1_74_load_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="8"/>
<pin id="930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_1_74/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="right_border_buf_0_val_2_1_s_load_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="8"/>
<pin id="933" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_s/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="right_border_buf_0_val_1_1_s_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="8"/>
<pin id="936" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_s/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="right_border_buf_0_val_1_1_1_75_load_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="8"/>
<pin id="939" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_1_75/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_90_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="0" index="2" bw="8" slack="0"/>
<pin id="944" dir="0" index="3" bw="1" slack="0"/>
<pin id="945" dir="0" index="4" bw="2" slack="2"/>
<pin id="946" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_90/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="col_buf_0_val_0_0_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="3"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="8" slack="0"/>
<pin id="955" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_91_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="8" slack="0"/>
<pin id="962" dir="0" index="3" bw="1" slack="0"/>
<pin id="963" dir="0" index="4" bw="2" slack="2"/>
<pin id="964" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_91/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="col_buf_0_val_1_0_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="3"/>
<pin id="971" dir="0" index="1" bw="8" slack="0"/>
<pin id="972" dir="0" index="2" bw="8" slack="0"/>
<pin id="973" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_92_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="8" slack="0"/>
<pin id="980" dir="0" index="3" bw="1" slack="0"/>
<pin id="981" dir="0" index="4" bw="2" slack="2"/>
<pin id="982" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_92/10 "/>
</bind>
</comp>

<comp id="987" class="1004" name="col_buf_0_val_2_0_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="3"/>
<pin id="989" dir="0" index="1" bw="8" slack="0"/>
<pin id="990" dir="0" index="2" bw="8" slack="0"/>
<pin id="991" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/10 "/>
</bind>
</comp>

<comp id="994" class="1004" name="right_border_buf_0_val_0_1_2_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="8"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_2/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="right_border_buf_0_val_1_1_2_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="8"/>
<pin id="999" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_2/10 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="stg_213_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="8"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_213/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="stg_214_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="8" slack="8"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_214/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="stg_215_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="8"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="stg_216_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="8"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_216/10 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="stg_217_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="8"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_217/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="stg_218_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="8" slack="8"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_218/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_97_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="0" index="1" bw="8" slack="1"/>
<pin id="1033" dir="0" index="2" bw="8" slack="1"/>
<pin id="1034" dir="0" index="3" bw="8" slack="1"/>
<pin id="1035" dir="0" index="4" bw="2" slack="6"/>
<pin id="1036" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_97/11 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="src_kernel_win_0_val_0_0_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="8"/>
<pin id="1040" dir="0" index="1" bw="8" slack="0"/>
<pin id="1041" dir="0" index="2" bw="8" slack="1"/>
<pin id="1042" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_102_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="1"/>
<pin id="1047" dir="0" index="2" bw="8" slack="1"/>
<pin id="1048" dir="0" index="3" bw="8" slack="1"/>
<pin id="1049" dir="0" index="4" bw="2" slack="6"/>
<pin id="1050" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_102/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="src_kernel_win_0_val_1_0_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="8"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="0" index="2" bw="8" slack="1"/>
<pin id="1056" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_105_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="0" index="1" bw="8" slack="1"/>
<pin id="1061" dir="0" index="2" bw="8" slack="1"/>
<pin id="1062" dir="0" index="3" bw="8" slack="1"/>
<pin id="1063" dir="0" index="4" bw="2" slack="6"/>
<pin id="1064" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_105/11 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="src_kernel_win_0_val_2_0_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="8"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="0" index="2" bw="8" slack="1"/>
<pin id="1070" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_2_0/11 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="9"/>
<pin id="1074" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/11 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="src_kernel_win_0_val_1_1_1_s_load_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="9"/>
<pin id="1077" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_1_s/11 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="9"/>
<pin id="1080" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/11 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="src_kernel_win_0_val_2_1_1_s_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="9"/>
<pin id="1083" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_1_s/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="OP1_V_0_cast_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/11 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="OP1_V_0_1_cast_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/11 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="OP1_V_0_2_cast_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="OP1_V_1_cast_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="0"/>
<pin id="1098" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/11 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="src_kernel_win_0_val_1_1_lo_1_load_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="9"/>
<pin id="1102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo_1/11 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="src_kernel_win_0_val_2_1_lo_1_load_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="9"/>
<pin id="1105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo_1/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="stg_246_store_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="0"/>
<pin id="1108" dir="0" index="1" bw="8" slack="9"/>
<pin id="1109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_246/11 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="stg_247_store_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="0" index="1" bw="8" slack="9"/>
<pin id="1114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_247/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="stg_248_store_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="0"/>
<pin id="1118" dir="0" index="1" bw="8" slack="9"/>
<pin id="1119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_248/11 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="stg_249_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="8" slack="9"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/11 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="11"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/13 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="src_kernel_win_0_val_0_1_1_s_load_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="11"/>
<pin id="1131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_1_s/13 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="OP1_V_1_2_cast_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="2"/>
<pin id="1134" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/13 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="OP1_V_2_cast_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/13 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="OP1_V_2_2_cast_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="2"/>
<pin id="1141" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="src_kernel_win_0_val_0_1_lo_1_load_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="11"/>
<pin id="1144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo_1/13 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="stg_270_store_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="0"/>
<pin id="1147" dir="0" index="1" bw="8" slack="11"/>
<pin id="1148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_270/13 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="stg_271_store_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="2"/>
<pin id="1152" dir="0" index="1" bw="8" slack="11"/>
<pin id="1153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_271/13 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="p_Val2_17_0_1_cast_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="20" slack="1"/>
<pin id="1156" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_17_0_1_cast/14 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp28_cast_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="20" slack="1"/>
<pin id="1159" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp28_cast/14 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="p_Val2_17_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="20" slack="0"/>
<pin id="1162" dir="0" index="1" bw="20" slack="0"/>
<pin id="1163" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17_1/14 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="OP1_V_1_1_cast_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="3"/>
<pin id="1168" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1_cast/14 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="OP1_V_2_1_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/14 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="p_Val2_17_1_cast_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="21" slack="1"/>
<pin id="1174" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_17_1_cast/15 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp35_cast_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="20" slack="1"/>
<pin id="1177" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp35_cast/16 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp34_cast_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="21" slack="1"/>
<pin id="1180" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp34_cast/17 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_Val2_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="21" slack="0"/>
<pin id="1183" dir="0" index="1" bw="22" slack="1"/>
<pin id="1184" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/17 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="p_Val2_2_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="0" index="1" bw="22" slack="0"/>
<pin id="1189" dir="0" index="2" bw="5" slack="0"/>
<pin id="1190" dir="0" index="3" bw="6" slack="0"/>
<pin id="1191" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/17 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_108_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="22" slack="0"/>
<pin id="1199" dir="0" index="2" bw="5" slack="0"/>
<pin id="1200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/17 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_34_i_i_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i_i/17 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_109_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="22" slack="0"/>
<pin id="1211" dir="0" index="2" bw="6" slack="0"/>
<pin id="1212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/17 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="p_Val2_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/17 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_110_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="0"/>
<pin id="1224" dir="0" index="1" bw="8" slack="0"/>
<pin id="1225" dir="0" index="2" bw="4" slack="0"/>
<pin id="1226" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/17 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="p_Result_2_i_i_not_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2_i_i_not/17 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="not_carry_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="0" index="1" bw="1" slack="1"/>
<pin id="1239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/18 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="p_Val2_s_76_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="8" slack="1"/>
<pin id="1243" dir="0" index="2" bw="8" slack="0"/>
<pin id="1244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_76/18 "/>
</bind>
</comp>

<comp id="1248" class="1007" name="grp_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="0"/>
<pin id="1250" dir="0" index="1" bw="13" slack="0"/>
<pin id="1251" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1252" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_1_1/14 tmp_400_1_1_cast/16 tmp32/16 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="grp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="0"/>
<pin id="1257" dir="0" index="1" bw="12" slack="0"/>
<pin id="1258" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="1259" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_1/11 tmp28/13 "/>
</bind>
</comp>

<comp id="1262" class="1007" name="grp_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="0" index="1" bw="12" slack="0"/>
<pin id="1265" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="1266" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_2_2/13 tmp35/15 "/>
</bind>
</comp>

<comp id="1269" class="1007" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="0"/>
<pin id="1271" dir="0" index="1" bw="12" slack="0"/>
<pin id="1272" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="1275" class="1007" name="grp_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="12" slack="0"/>
<pin id="1278" dir="0" index="2" bw="21" slack="0"/>
<pin id="1279" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_2/13 tmp_400_2_cast/15 tmp33/15 "/>
</bind>
</comp>

<comp id="1283" class="1007" name="grp_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="0"/>
<pin id="1285" dir="0" index="1" bw="12" slack="0"/>
<pin id="1286" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_14_0_2/11 "/>
</bind>
</comp>

<comp id="1290" class="1007" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="0" index="1" bw="12" slack="0"/>
<pin id="1293" dir="0" index="2" bw="20" slack="0"/>
<pin id="1294" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_2_1/14 tmp_400_2_1_cast_cast/16 tmp34/16 "/>
</bind>
</comp>

<comp id="1298" class="1007" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="12" slack="0"/>
<pin id="1301" dir="0" index="2" bw="20" slack="0"/>
<pin id="1302" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_0_1/11 p_Val2_17_0_1/13 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="0" index="1" bw="12" slack="0"/>
<pin id="1309" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_14_1_2/13 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="p_src_cols_V_read_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="12" slack="1"/>
<pin id="1315" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="p_src_rows_V_read_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="12" slack="1"/>
<pin id="1322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="rows_cast_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="13" slack="1"/>
<pin id="1333" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="rows_cast "/>
</bind>
</comp>

<comp id="1342" class="1005" name="cols_cast_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="13" slack="1"/>
<pin id="1344" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cols_cast "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_43_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="src_kernel_win_0_val_0_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="11"/>
<pin id="1356" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="src_kernel_win_0_val_0_1_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="11"/>
<pin id="1363" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="src_kernel_win_0_val_1_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="9"/>
<pin id="1369" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="src_kernel_win_0_val_1_1_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="9"/>
<pin id="1376" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="src_kernel_win_0_val_2_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="8" slack="9"/>
<pin id="1382" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="src_kernel_win_0_val_2_1_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="9"/>
<pin id="1389" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_1 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="right_border_buf_0_val_0_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="8"/>
<pin id="1395" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="right_border_buf_0_val_0_1_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="8"/>
<pin id="1402" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="right_border_buf_0_val_2_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="8"/>
<pin id="1408" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="right_border_buf_0_val_1_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="8"/>
<pin id="1414" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="right_border_buf_0_val_1_1_1_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="8"/>
<pin id="1421" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="right_border_buf_0_val_2_1_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="8"/>
<pin id="1427" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="heightloop_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="1"/>
<pin id="1433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="1436" class="1005" name="widthloop_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="13" slack="4"/>
<pin id="1438" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_neg391_i_cast_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="2" slack="3"/>
<pin id="1443" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_neg391_i_cast "/>
</bind>
</comp>

<comp id="1448" class="1005" name="p_anchor_4_1_cast_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="13" slack="1"/>
<pin id="1450" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_anchor_4_1_cast "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_44_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="2"/>
<pin id="1455" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="tmp_46_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="14" slack="1"/>
<pin id="1462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="tmp_47_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="5"/>
<pin id="1469" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="tmp_50_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="14" slack="5"/>
<pin id="1474" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="tmp_51_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="2" slack="6"/>
<pin id="1479" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="i_V_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="12" slack="0"/>
<pin id="1487" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_54_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="4"/>
<pin id="1492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="ult_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="2"/>
<pin id="1496" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="1499" class="1005" name="icmp_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="3"/>
<pin id="1501" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_56_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="4"/>
<pin id="1506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="tmp_356_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="4"/>
<pin id="1510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_356_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_356_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="4"/>
<pin id="1514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_356_2 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_57_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="1"/>
<pin id="1518" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_59_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp_60_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="p_p2_i423_i_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="13" slack="1"/>
<pin id="1535" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i423_i "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_65_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp_382_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="1"/>
<pin id="1545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_382_1 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="p_p2_i423_i_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="13" slack="1"/>
<pin id="1550" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i423_i_1 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_69_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="1"/>
<pin id="1555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_382_2_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_382_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="p_p2_i423_i_2_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="13" slack="1"/>
<pin id="1565" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i423_i_2 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_73_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="2" slack="1"/>
<pin id="1570" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="tmp_75_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="2" slack="1"/>
<pin id="1575" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_76_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="2" slack="1"/>
<pin id="1580" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_79_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="2" slack="1"/>
<pin id="1585" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_83_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="2" slack="1"/>
<pin id="1590" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_85_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="2" slack="1"/>
<pin id="1595" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="tmp_93_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="2" slack="1"/>
<pin id="1600" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="tmp_95_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="2" slack="1"/>
<pin id="1605" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="tmp_96_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="2" slack="1"/>
<pin id="1610" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="brmerge2_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="1"/>
<pin id="1615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge2 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="tmp_74_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="2" slack="1"/>
<pin id="1620" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="tmp_77_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="2" slack="1"/>
<pin id="1625" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="brmerge3_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="1"/>
<pin id="1630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge3 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="tmp_82_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="2" slack="1"/>
<pin id="1635" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="tmp_87_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="2" slack="1"/>
<pin id="1640" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="brmerge4_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="1"/>
<pin id="1645" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge4 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="tmp_94_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="2" slack="1"/>
<pin id="1650" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_98_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="2" slack="1"/>
<pin id="1655" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="rev_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="2"/>
<pin id="1660" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1663" class="1005" name="row_assign_s_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="2" slack="6"/>
<pin id="1665" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="row_assign_s "/>
</bind>
</comp>

<comp id="1668" class="1005" name="row_assign_13_1_t_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="2" slack="6"/>
<pin id="1670" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="row_assign_13_1_t "/>
</bind>
</comp>

<comp id="1673" class="1005" name="row_assign_13_2_t_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="2" slack="6"/>
<pin id="1675" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="row_assign_13_2_t "/>
</bind>
</comp>

<comp id="1678" class="1005" name="tmp_80_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="1" slack="1"/>
<pin id="1680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="j_V_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="12" slack="0"/>
<pin id="1684" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1687" class="1005" name="ImagLoc_x_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="13" slack="1"/>
<pin id="1689" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ImagLoc_x "/>
</bind>
</comp>

<comp id="1692" class="1005" name="rev6_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="1"/>
<pin id="1694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev6 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_84_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="1"/>
<pin id="1699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="p_p2_i_i_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="13" slack="1"/>
<pin id="1705" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i_i "/>
</bind>
</comp>

<comp id="1709" class="1005" name="or_cond_i_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="5"/>
<pin id="1711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1713" class="1005" name="or_cond_i_i_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="3"/>
<pin id="1715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1717" class="1005" name="p_p2_i_i_cast_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="14" slack="1"/>
<pin id="1719" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i_i_cast "/>
</bind>
</comp>

<comp id="1722" class="1005" name="tmp_86_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="1" slack="1"/>
<pin id="1724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="sel_tmp_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="14" slack="1"/>
<pin id="1729" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1732" class="1005" name="sel_tmp9_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="1"/>
<pin id="1734" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="brmerge_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="2"/>
<pin id="1739" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1744" class="1005" name="x_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="14" slack="1"/>
<pin id="1746" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1749" class="1005" name="col_assign_6_t_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="2" slack="2"/>
<pin id="1751" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_assign_6_t "/>
</bind>
</comp>

<comp id="1756" class="1005" name="k_buf_0_val_3_addr_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="10" slack="1"/>
<pin id="1758" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1762" class="1005" name="k_buf_0_val_4_addr_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="10" slack="1"/>
<pin id="1764" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1768" class="1005" name="k_buf_0_val_5_addr_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="10" slack="1"/>
<pin id="1770" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1774" class="1005" name="k_buf_0_val_3_load_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="8" slack="1"/>
<pin id="1776" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_load "/>
</bind>
</comp>

<comp id="1779" class="1005" name="col_buf_0_val_0_0_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="8" slack="1"/>
<pin id="1781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="k_buf_0_val_4_load_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="8" slack="1"/>
<pin id="1789" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_load "/>
</bind>
</comp>

<comp id="1792" class="1005" name="col_buf_0_val_1_0_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="8" slack="1"/>
<pin id="1794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="col_buf_0_val_2_0_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="8" slack="1"/>
<pin id="1802" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="tmp_112_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="8" slack="1"/>
<pin id="1810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="src_kernel_win_0_val_0_0_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="8" slack="2"/>
<pin id="1816" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_0 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="src_kernel_win_0_val_1_0_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="2"/>
<pin id="1822" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_0 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="src_kernel_win_0_val_1_1_lo_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="3"/>
<pin id="1827" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_lo "/>
</bind>
</comp>

<comp id="1830" class="1005" name="OP1_V_0_cast_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="20" slack="1"/>
<pin id="1832" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_0_cast "/>
</bind>
</comp>

<comp id="1835" class="1005" name="OP1_V_0_1_cast_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="20" slack="1"/>
<pin id="1837" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_0_1_cast "/>
</bind>
</comp>

<comp id="1840" class="1005" name="OP1_V_0_2_cast_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="20" slack="1"/>
<pin id="1842" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_0_2_cast "/>
</bind>
</comp>

<comp id="1845" class="1005" name="OP1_V_1_cast_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="20" slack="1"/>
<pin id="1847" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="1850" class="1005" name="src_kernel_win_0_val_0_1_lo_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="1"/>
<pin id="1852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_lo "/>
</bind>
</comp>

<comp id="1855" class="1005" name="p_Val2_17_0_1_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="20" slack="1"/>
<pin id="1857" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17_0_1 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="tmp28_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="20" slack="1"/>
<pin id="1862" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp28 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="OP1_V_1_2_cast_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="20" slack="1"/>
<pin id="1867" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_2_cast "/>
</bind>
</comp>

<comp id="1870" class="1005" name="OP1_V_2_cast_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="20" slack="1"/>
<pin id="1872" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

<comp id="1875" class="1005" name="OP1_V_2_2_cast_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="20" slack="1"/>
<pin id="1877" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_2_cast "/>
</bind>
</comp>

<comp id="1880" class="1005" name="p_Val2_17_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="21" slack="1"/>
<pin id="1882" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17_1 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="OP1_V_1_1_cast_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="21" slack="1"/>
<pin id="1887" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_1_cast "/>
</bind>
</comp>

<comp id="1890" class="1005" name="OP1_V_2_1_cast_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="20" slack="1"/>
<pin id="1892" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_1_cast "/>
</bind>
</comp>

<comp id="1895" class="1005" name="tmp33_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="22" slack="1"/>
<pin id="1897" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp33 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="tmp35_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="20" slack="1"/>
<pin id="1902" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp35 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="tmp32_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="22" slack="1"/>
<pin id="1907" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp32 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="tmp34_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="21" slack="1"/>
<pin id="1912" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp34 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="p_Val2_3_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="8" slack="1"/>
<pin id="1917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="tmp_110_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="1" slack="1"/>
<pin id="1922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="p_Result_2_i_i_not_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="1" slack="1"/>
<pin id="1927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i_i_not "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="98" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="122" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="196" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="190" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="184" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="256" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="318" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="267" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="267" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="267" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="267" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="267" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="405" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="380" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="267" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="267" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="267" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="380" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="443" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="443" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="380" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="443" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="490"><net_src comp="476" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="380" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="491" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="491" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="380" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="510" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="491" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="380" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="539" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="539" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="380" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="558" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="539" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="586"><net_src comp="572" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="443" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="476" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="484" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="487" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="491" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="524" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="532" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="535" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="539" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="572" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="580" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="583" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="22" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="647"><net_src comp="22" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="661"><net_src comp="22" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="675"><net_src comp="634" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="634" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="74" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="639" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="648" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="648" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="74" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="653" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="662" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="662" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="74" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="667" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="22" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="739"><net_src comp="730" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="749"><net_src comp="740" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="759"><net_src comp="750" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="278" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="278" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="38" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="54" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="278" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="32" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="56" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="789"><net_src comp="775" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="58" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="60" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="760" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="62" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="64" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="797" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="22" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="791" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="62" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="791" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="64" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="66" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="760" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="816" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="791" pin="2"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="785" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="843" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="857"><net_src comp="843" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="80" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="862"><net_src comp="852" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="874"><net_src comp="863" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="847" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="859" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="870" pin="2"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="847" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="22" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="902"><net_src comp="893" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="897" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="947"><net_src comp="94" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="925" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="928" pin="1"/><net_sink comp="940" pin=2"/></net>

<net id="950"><net_src comp="96" pin="0"/><net_sink comp="940" pin=3"/></net>

<net id="956"><net_src comp="215" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="940" pin="5"/><net_sink comp="951" pin=2"/></net>

<net id="965"><net_src comp="94" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="934" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="937" pin="1"/><net_sink comp="958" pin=2"/></net>

<net id="968"><net_src comp="96" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="974"><net_src comp="226" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="975"><net_src comp="958" pin="5"/><net_sink comp="969" pin=2"/></net>

<net id="983"><net_src comp="94" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="922" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="931" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="986"><net_src comp="96" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="992"><net_src comp="237" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="993"><net_src comp="976" pin="5"/><net_sink comp="987" pin=2"/></net>

<net id="1004"><net_src comp="987" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="997" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="969" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="922" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="994" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="951" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1037"><net_src comp="94" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1043"><net_src comp="1030" pin="5"/><net_sink comp="1038" pin=1"/></net>

<net id="1051"><net_src comp="94" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1057"><net_src comp="1044" pin="5"/><net_sink comp="1052" pin=1"/></net>

<net id="1065"><net_src comp="94" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1071"><net_src comp="1058" pin="5"/><net_sink comp="1066" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1078" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1066" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="1075" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1110"><net_src comp="1103" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1115"><net_src comp="1066" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="1100" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="1052" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1138"><net_src comp="1129" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1154" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1185"><net_src comp="1178" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1192"><net_src comp="106" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="1181" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="108" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1195"><net_src comp="110" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1201"><net_src comp="112" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1181" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="114" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1207"><net_src comp="1196" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1213"><net_src comp="112" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="1181" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1215"><net_src comp="110" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1220"><net_src comp="1186" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1204" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1227"><net_src comp="116" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1228"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1229"><net_src comp="118" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1234"><net_src comp="1208" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="22" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1245"><net_src comp="1236" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="120" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1247"><net_src comp="1240" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="1253"><net_src comp="1166" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="104" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1260"><net_src comp="1096" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="102" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1267"><net_src comp="1139" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="100" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="1084" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="100" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1280"><net_src comp="1135" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="100" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1282"><net_src comp="1172" pin="1"/><net_sink comp="1275" pin=2"/></net>

<net id="1287"><net_src comp="1092" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="100" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1289"><net_src comp="1283" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1295"><net_src comp="1169" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="102" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1175" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="1303"><net_src comp="1088" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="102" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="1269" pin="2"/><net_sink comp="1298" pin=2"/></net>

<net id="1310"><net_src comp="1132" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="102" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1312"><net_src comp="1306" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1316"><net_src comp="184" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1319"><net_src comp="1313" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1323"><net_src comp="190" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1329"><net_src comp="1320" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1330"><net_src comp="1320" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1334"><net_src comp="285" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1337"><net_src comp="1331" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1338"><net_src comp="1331" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1339"><net_src comp="1331" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1340"><net_src comp="1331" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1341"><net_src comp="1331" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1345"><net_src comp="289" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1352"><net_src comp="293" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1357"><net_src comp="136" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1364"><net_src comp="140" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1370"><net_src comp="144" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1377"><net_src comp="148" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1383"><net_src comp="152" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1390"><net_src comp="156" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1396"><net_src comp="160" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1399"><net_src comp="1393" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1403"><net_src comp="164" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1409"><net_src comp="168" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1415"><net_src comp="172" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1418"><net_src comp="1412" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1422"><net_src comp="176" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1428"><net_src comp="180" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1434"><net_src comp="299" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1439"><net_src comp="304" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1444"><net_src comp="312" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1451"><net_src comp="326" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1456"><net_src comp="330" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1459"><net_src comp="1453" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1463"><net_src comp="346" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1470"><net_src comp="352" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1475"><net_src comp="368" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1480"><net_src comp="374" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1488"><net_src comp="389" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1493"><net_src comp="395" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1497"><net_src comp="400" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1502"><net_src comp="415" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1507"><net_src comp="421" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="426" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1515"><net_src comp="432" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="438" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1522"><net_src comp="1516" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1526"><net_src comp="449" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1531"><net_src comp="457" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1536"><net_src comp="476" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1541"><net_src comp="497" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1546"><net_src comp="505" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1551"><net_src comp="524" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1556"><net_src comp="545" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1561"><net_src comp="553" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1566"><net_src comp="572" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1571"><net_src comp="587" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1576"><net_src comp="591" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1581"><net_src comp="595" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="1586"><net_src comp="601" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1591"><net_src comp="605" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1596"><net_src comp="609" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1601"><net_src comp="615" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1606"><net_src comp="619" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1611"><net_src comp="623" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="1616"><net_src comp="671" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1621"><net_src comp="676" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1626"><net_src comp="683" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="1631"><net_src comp="689" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1636"><net_src comp="694" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1641"><net_src comp="701" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="1646"><net_src comp="707" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1651"><net_src comp="712" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1656"><net_src comp="719" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1661"><net_src comp="725" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1666"><net_src comp="735" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1030" pin=4"/></net>

<net id="1671"><net_src comp="745" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1044" pin=4"/></net>

<net id="1676"><net_src comp="755" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1058" pin=4"/></net>

<net id="1681"><net_src comp="764" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1685"><net_src comp="769" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1690"><net_src comp="791" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1695"><net_src comp="805" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1700"><net_src comp="811" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1706"><net_src comp="830" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1712"><net_src comp="838" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1716"><net_src comp="843" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1720"><net_src comp="863" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1725"><net_src comp="866" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1730"><net_src comp="875" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="897" pin=2"/></net>

<net id="1735"><net_src comp="883" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1740"><net_src comp="889" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1743"><net_src comp="1737" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1747"><net_src comp="897" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1752"><net_src comp="907" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="940" pin=4"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="958" pin=4"/></net>

<net id="1755"><net_src comp="1749" pin="1"/><net_sink comp="976" pin=4"/></net>

<net id="1759"><net_src comp="209" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1761"><net_src comp="1756" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="1765"><net_src comp="220" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1767"><net_src comp="1762" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="1771"><net_src comp="231" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1773"><net_src comp="1768" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="1777"><net_src comp="215" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="1782"><net_src comp="951" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1784"><net_src comp="1779" pin="1"/><net_sink comp="1038" pin=2"/></net>

<net id="1785"><net_src comp="1779" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1786"><net_src comp="1779" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1790"><net_src comp="226" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="1795"><net_src comp="969" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1030" pin=2"/></net>

<net id="1797"><net_src comp="1792" pin="1"/><net_sink comp="1044" pin=2"/></net>

<net id="1798"><net_src comp="1792" pin="1"/><net_sink comp="1052" pin=2"/></net>

<net id="1799"><net_src comp="1792" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="1803"><net_src comp="987" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1030" pin=3"/></net>

<net id="1805"><net_src comp="1800" pin="1"/><net_sink comp="1044" pin=3"/></net>

<net id="1806"><net_src comp="1800" pin="1"/><net_sink comp="1058" pin=3"/></net>

<net id="1807"><net_src comp="1800" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1811"><net_src comp="196" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="1817"><net_src comp="1038" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1823"><net_src comp="1052" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1828"><net_src comp="1072" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1833"><net_src comp="1084" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1838"><net_src comp="1088" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1843"><net_src comp="1092" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1848"><net_src comp="1096" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1853"><net_src comp="1126" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1858"><net_src comp="1298" pin="3"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1863"><net_src comp="1255" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1868"><net_src comp="1132" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1873"><net_src comp="1135" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1878"><net_src comp="1139" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1883"><net_src comp="1160" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1888"><net_src comp="1166" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1893"><net_src comp="1169" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1898"><net_src comp="1275" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1903"><net_src comp="1262" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1908"><net_src comp="1248" pin="3"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1913"><net_src comp="1290" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1918"><net_src comp="1216" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1923"><net_src comp="1222" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1928"><net_src comp="1230" pin="2"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {18 }
  - Chain level:
	State 1
	State 2
		tmp_43 : 1
		rend_i_i : 1
		stg_35 : 1
		p_neg391_i_cast : 1
		p_anchor_4_1_cast : 1
		tmp_394_cast : 1
		tmp_46 : 2
		tmp_108_cast : 1
		tmp_50 : 2
		tmp_51 : 1
	State 3
		tmp_94_cast : 1
		tmp_52 : 2
		i_V : 1
		stg_70 : 3
		tmp_54 : 1
		ult : 1
		tmp_55 : 1
		icmp : 2
		tmp_56 : 2
		tmp_356_1 : 1
		tmp_356_2 : 1
		tmp_57 : 1
		tmp_58 : 2
		tmp_59 : 3
		tmp_60 : 3
		tmp_61 : 3
		p_assign_s : 2
		p_p2_i423_i : 4
		tmp_64 : 5
		p_assign_14_1 : 2
		tmp_65 : 3
		tmp_382_1 : 3
		tmp_66 : 3
		p_assign_15_1 : 2
		p_p2_i423_i_1 : 4
		tmp_68 : 5
		p_assign_14_2 : 2
		tmp_69 : 3
		tmp_382_2 : 3
		tmp_70 : 3
		p_assign_15_2 : 2
		p_p2_i423_i_2 : 4
		tmp_72 : 5
		tmp_73 : 3
		tmp_75 : 5
		tmp_76 : 6
		tmp_79 : 3
		tmp_83 : 5
		tmp_85 : 6
		tmp_93 : 3
		tmp_95 : 5
		tmp_96 : 6
	State 4
		tmp_77 : 1
		tmp_87 : 1
		tmp_98 : 1
	State 5
		row_assign_s : 1
		row_assign_13_1_t : 1
		row_assign_13_2_t : 1
	State 6
		tmp_98_cast : 1
		tmp_80 : 2
		j_V : 1
		stg_145 : 3
		tmp_100 : 1
		icmp3 : 2
		ImagLoc_x : 2
		tmp_101 : 3
		rev6 : 4
		tmp_84 : 3
		tmp_103 : 3
		p_assign_3 : 2
		p_p2_i_i : 4
		or_cond_i : 3
		stg_156 : 3
	State 7
		ImagLoc_x_cast_mux_cast : 1
		p_assign_4 : 1
		sel_tmp : 2
	State 8
		tmp_104 : 1
		col_assign_6_t : 2
	State 9
		tmp_89 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 10
		tmp_90 : 1
		col_buf_0_val_0_0 : 2
		tmp_91 : 1
		col_buf_0_val_1_0 : 2
		tmp_92 : 1
		col_buf_0_val_2_0 : 2
		stg_213 : 3
		stg_214 : 1
		stg_215 : 3
		stg_216 : 1
		stg_217 : 1
		stg_218 : 3
	State 11
		src_kernel_win_0_val_0_0 : 1
		src_kernel_win_0_val_1_0 : 1
		src_kernel_win_0_val_2_0 : 1
		OP1_V_0_cast : 1
		p_Val2_s : 2
		OP1_V_0_1_cast : 1
		p_Val2_14_0_1 : 2
		OP1_V_0_2_cast : 2
		p_Val2_14_0_2 : 3
		OP1_V_1_cast : 1
		p_Val2_14_1 : 2
		stg_246 : 1
		stg_247 : 2
		stg_248 : 1
		stg_249 : 2
	State 12
	State 13
		p_Val2_17_0_1 : 1
		tmp28 : 1
		p_Val2_14_1_2 : 1
		OP1_V_2_cast : 1
		p_Val2_14_2 : 2
		p_Val2_14_2_2 : 1
		stg_270 : 1
	State 14
		p_Val2_17_1 : 1
		p_Val2_14_1_1 : 1
		p_Val2_14_2_1 : 1
	State 15
		tmp_400_2_cast : 1
		tmp33 : 2
		tmp35 : 1
	State 16
		tmp_400_1_1_cast : 1
		tmp_400_2_1_cast_cast : 1
		tmp32 : 2
		tmp34 : 2
	State 17
		p_Val2_1 : 1
		p_Val2_2 : 2
		tmp_108 : 2
		tmp_34_i_i : 3
		tmp_109 : 2
		p_Val2_3 : 4
		tmp_110 : 5
		p_Result_2_i_i_not : 3
	State 18
		stg_310 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         heightloop_fu_299        |    0    |    0    |    12   |
|          |         widthloop_fu_304         |    0    |    0    |    12   |
|          |      p_neg391_i_cast_fu_312      |    0    |    0    |    2    |
|          |           tmp_46_fu_346          |    0    |    0    |    13   |
|          |           tmp_50_fu_368          |    0    |    0    |    13   |
|          |           tmp_51_fu_374          |    0    |    0    |    2    |
|          |            i_V_fu_389            |    0    |    0    |    12   |
|    add   |           tmp_58_fu_443          |    0    |    0    |    12   |
|          |       p_assign_14_1_fu_491       |    0    |    0    |    12   |
|          |       p_assign_14_2_fu_539       |    0    |    0    |    12   |
|          |            j_V_fu_769            |    0    |    0    |    12   |
|          |         ImagLoc_x_fu_791         |    0    |    0    |    12   |
|          |        p_Val2_17_1_fu_1160       |    0    |    0    |    20   |
|          |         p_Val2_1_fu_1181         |    0    |    0    |    22   |
|          |         p_Val2_3_fu_1216         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i423_i_fu_476        |    0    |    0    |    13   |
|          |       p_p2_i423_i_1_fu_524       |    0    |    0    |    13   |
|          |       p_p2_i423_i_2_fu_572       |    0    |    0    |    13   |
|          |           tmp_74_fu_676          |    0    |    0    |    2    |
|          |           tmp_77_fu_683          |    0    |    0    |    2    |
|          |           tmp_82_fu_694          |    0    |    0    |    2    |
|          |           tmp_87_fu_701          |    0    |    0    |    2    |
|          |           tmp_94_fu_712          |    0    |    0    |    2    |
|          |           tmp_98_fu_719          |    0    |    0    |    2    |
|          |           tmp_78_fu_730          |    0    |    0    |    2    |
|          |           tmp_88_fu_740          |    0    |    0    |    2    |
|  select  |           tmp_99_fu_750          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_830         |    0    |    0    |    13   |
|          |     ImagLoc_x_cast_mux_fu_852    |    0    |    0    |    13   |
|          |          sel_tmp_fu_875          |    0    |    0    |    14   |
|          |             x_fu_897             |    0    |    0    |    14   |
|          |     col_buf_0_val_0_0_fu_951     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_969     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_987     |    0    |    0    |    8    |
|          | src_kernel_win_0_val_0_0_fu_1038 |    0    |    0    |    8    |
|          | src_kernel_win_0_val_1_0_fu_1052 |    0    |    0    |    8    |
|          | src_kernel_win_0_val_2_0_fu_1066 |    0    |    0    |    8    |
|          |        p_Val2_s_76_fu_1240       |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         not_tmp_s_fu_321         |    0    |    0    |    5    |
|          |           tmp_44_fu_330          |    0    |    0    |    5    |
|          |           tmp_47_fu_352          |    0    |    0    |    5    |
|          |           tmp_52_fu_384          |    0    |    0    |    5    |
|          |           tmp_54_fu_395          |    0    |    0    |    5    |
|          |            ult_fu_400            |    0    |    0    |    5    |
|          |            icmp_fu_415           |    0    |    0    |    4    |
|          |           tmp_56_fu_421          |    0    |    0    |    5    |
|          |         tmp_356_1_fu_426         |    0    |    0    |    5    |
|          |         tmp_356_2_fu_432         |    0    |    0    |    5    |
|   icmp   |           tmp_57_fu_438          |    0    |    0    |    5    |
|          |           tmp_60_fu_457          |    0    |    0    |    5    |
|          |         tmp_382_1_fu_505         |    0    |    0    |    5    |
|          |         tmp_382_2_fu_553         |    0    |    0    |    5    |
|          |           tmp_62_fu_639          |    0    |    0    |    5    |
|          |         tmp_392_1_fu_653         |    0    |    0    |    5    |
|          |         tmp_392_2_fu_667         |    0    |    0    |    5    |
|          |           tmp_80_fu_764          |    0    |    0    |    5    |
|          |           icmp3_fu_785           |    0    |    0    |    4    |
|          |           tmp_84_fu_811          |    0    |    0    |    5    |
|          |           tmp_86_fu_866          |    0    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_s_fu_470        |    0    |    0    |    12   |
|          |       p_assign_15_1_fu_518       |    0    |    0    |    12   |
|          |       p_assign_15_2_fu_566       |    0    |    0    |    12   |
|          |           tmp_76_fu_595          |    0    |    0    |    2    |
|          |           tmp_85_fu_609          |    0    |    0    |    2    |
|    sub   |           tmp_96_fu_623          |    0    |    0    |    2    |
|          |        row_assign_s_fu_735       |    0    |    0    |    2    |
|          |     row_assign_13_1_t_fu_745     |    0    |    0    |    2    |
|          |     row_assign_13_2_t_fu_755     |    0    |    0    |    2    |
|          |         p_assign_3_fu_824        |    0    |    0    |    12   |
|          |         p_assign_4_fu_870        |    0    |    0    |    14   |
|          |       col_assign_6_t_fu_907      |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_90_fu_940          |    0    |    0    |    8    |
|          |           tmp_91_fu_958          |    0    |    0    |    8    |
|    mux   |           tmp_92_fu_976          |    0    |    0    |    8    |
|          |          tmp_97_fu_1030          |    0    |    0    |    8    |
|          |          tmp_102_fu_1044         |    0    |    0    |    8    |
|          |          tmp_105_fu_1058         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_43_fu_293          |    0    |    0    |    1    |
|          |            rev3_fu_629           |    0    |    0    |    1    |
|          |            rev4_fu_643           |    0    |    0    |    1    |
|    xor   |            rev5_fu_657           |    0    |    0    |    1    |
|          |            rev_fu_725            |    0    |    0    |    1    |
|          |            rev6_fu_805           |    0    |    0    |    1    |
|          |          sel_tmp9_fu_883         |    0    |    0    |    1    |
|          |    p_Result_2_i_i_not_fu_1230    |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i422_i_fu_634      |    0    |    0    |    1    |
|          |      or_cond_i422_i_1_fu_648     |    0    |    0    |    1    |
|    and   |      or_cond_i422_i_2_fu_662     |    0    |    0    |    1    |
|          |         or_cond_i_fu_838         |    0    |    0    |    1    |
|          |        or_cond_i_i_fu_843        |    0    |    0    |    1    |
|          |          sel_tmp1_fu_893         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |          brmerge2_fu_671         |    0    |    0    |    1    |
|          |          brmerge3_fu_689         |    0    |    0    |    1    |
|    or    |          brmerge4_fu_707         |    0    |    0    |    1    |
|          |          brmerge1_fu_847         |    0    |    0    |    1    |
|          |          brmerge_fu_889          |    0    |    0    |    1    |
|          |         not_carry_fu_1236        |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1248           |    1    |    0    |    0    |
|          |            grp_fu_1255           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1262           |    1    |    0    |    0    |
|          |            grp_fu_1275           |    1    |    0    |    0    |
|          |            grp_fu_1290           |    1    |    0    |    0    |
|          |            grp_fu_1298           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1269           |    1    |    0    |    0    |
|    mul   |            grp_fu_1283           |    1    |    0    |    0    |
|          |            grp_fu_1306           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |  p_src_cols_V_read_1_read_fu_184 |    0    |    0    |    0    |
|   read   |  p_src_rows_V_read_1_read_fu_190 |    0    |    0    |    0    |
|          |          grp_read_fu_196         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       stg_310_write_fu_202       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         rows_cast_fu_285         |    0    |    0    |    0    |
|          |         cols_cast_fu_289         |    0    |    0    |    0    |
|          |     p_anchor_4_1_cast_fu_326     |    0    |    0    |    0    |
|          |        tmp_394_cast_fu_342       |    0    |    0    |    0    |
|          |        tmp_108_cast_fu_364       |    0    |    0    |    0    |
|          |        tmp_94_cast_fu_380        |    0    |    0    |    0    |
|          |        tmp_98_cast_fu_760        |    0    |    0    |    0    |
|          |  ImagLoc_x_cast_mux_cast_fu_859  |    0    |    0    |    0    |
|          |           tmp_89_fu_915          |    0    |    0    |    0    |
|          |       OP1_V_0_cast_fu_1084       |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1088      |    0    |    0    |    0    |
|   zext   |      OP1_V_0_2_cast_fu_1092      |    0    |    0    |    0    |
|          |       OP1_V_1_cast_fu_1096       |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1132      |    0    |    0    |    0    |
|          |       OP1_V_2_cast_fu_1135       |    0    |    0    |    0    |
|          |      OP1_V_2_2_cast_fu_1139      |    0    |    0    |    0    |
|          |    p_Val2_17_0_1_cast_fu_1154    |    0    |    0    |    0    |
|          |        tmp28_cast_fu_1157        |    0    |    0    |    0    |
|          |      OP1_V_1_1_cast_fu_1166      |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1169      |    0    |    0    |    0    |
|          |     p_Val2_17_1_cast_fu_1172     |    0    |    0    |    0    |
|          |        tmp35_cast_fu_1175        |    0    |    0    |    0    |
|          |        tmp34_cast_fu_1178        |    0    |    0    |    0    |
|          |        tmp_34_i_i_fu_1204        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_309            |    0    |    0    |    0    |
|          |           tmp_48_fu_318          |    0    |    0    |    0    |
|          |           tmp_63_fu_484          |    0    |    0    |    0    |
|          |           tmp_64_fu_487          |    0    |    0    |    0    |
|          |           tmp_67_fu_532          |    0    |    0    |    0    |
|          |           tmp_68_fu_535          |    0    |    0    |    0    |
|          |           tmp_71_fu_580          |    0    |    0    |    0    |
|   trunc  |           tmp_72_fu_583          |    0    |    0    |    0    |
|          |           tmp_73_fu_587          |    0    |    0    |    0    |
|          |           tmp_75_fu_591          |    0    |    0    |    0    |
|          |           tmp_79_fu_601          |    0    |    0    |    0    |
|          |           tmp_83_fu_605          |    0    |    0    |    0    |
|          |           tmp_93_fu_615          |    0    |    0    |    0    |
|          |           tmp_95_fu_619          |    0    |    0    |    0    |
|          |          tmp_104_fu_903          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_45_fu_335          |    0    |    0    |    0    |
|          |           tmp_49_fu_357          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_55_fu_405          |    0    |    0    |    0    |
|partselect|          tmp_100_fu_775          |    0    |    0    |    0    |
|          |         p_Val2_2_fu_1186         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_59_fu_449          |    0    |    0    |    0    |
|          |           tmp_61_fu_462          |    0    |    0    |    0    |
|          |           tmp_65_fu_497          |    0    |    0    |    0    |
|          |           tmp_66_fu_510          |    0    |    0    |    0    |
|          |           tmp_69_fu_545          |    0    |    0    |    0    |
| bitselect|           tmp_70_fu_558          |    0    |    0    |    0    |
|          |          tmp_101_fu_797          |    0    |    0    |    0    |
|          |          tmp_103_fu_816          |    0    |    0    |    0    |
|          |          tmp_108_fu_1196         |    0    |    0    |    0    |
|          |          tmp_109_fu_1208         |    0    |    0    |    0    |
|          |          tmp_110_fu_1222         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |       p_p2_i_i_cast_fu_863       |    0    |    0    |    0    |
|          |      col_assign_cast_fu_912      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    9    |    0    |   590   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          ImagLoc_x_reg_1687         |   13   |
|       OP1_V_0_1_cast_reg_1835       |   20   |
|       OP1_V_0_2_cast_reg_1840       |   20   |
|        OP1_V_0_cast_reg_1830        |   20   |
|       OP1_V_1_1_cast_reg_1885       |   21   |
|       OP1_V_1_2_cast_reg_1865       |   20   |
|        OP1_V_1_cast_reg_1845        |   20   |
|       OP1_V_2_1_cast_reg_1890       |   20   |
|       OP1_V_2_2_cast_reg_1875       |   20   |
|        OP1_V_2_cast_reg_1870        |   20   |
|          brmerge2_reg_1613          |    1   |
|          brmerge3_reg_1628          |    1   |
|          brmerge4_reg_1643          |    1   |
|           brmerge_reg_1737          |    1   |
|       col_assign_6_t_reg_1749       |    2   |
|      col_buf_0_val_0_0_reg_1779     |    8   |
|      col_buf_0_val_1_0_reg_1792     |    8   |
|      col_buf_0_val_2_0_reg_1800     |    8   |
|          cols_cast_reg_1342         |   13   |
|         heightloop_reg_1431         |   13   |
|             i_V_reg_1485            |   12   |
|            icmp_reg_1499            |    1   |
|             j_V_reg_1682            |   12   |
|     k_buf_0_val_3_addr_reg_1756     |   10   |
|     k_buf_0_val_3_load_reg_1774     |    8   |
|     k_buf_0_val_4_addr_reg_1762     |   10   |
|     k_buf_0_val_4_load_reg_1787     |    8   |
|     k_buf_0_val_5_addr_reg_1768     |   10   |
|         or_cond_i_i_reg_1713        |    1   |
|          or_cond_i_reg_1709         |    1   |
|          p_014_0_i_reg_263          |   12   |
|          p_027_0_i_reg_274          |   12   |
|     p_Result_2_i_i_not_reg_1925     |    1   |
|        p_Val2_17_0_1_reg_1855       |   20   |
|         p_Val2_17_1_reg_1880        |   21   |
|          p_Val2_3_reg_1915          |    8   |
|      p_anchor_4_1_cast_reg_1448     |   13   |
|       p_neg391_i_cast_reg_1441      |    2   |
|        p_p2_i423_i_1_reg_1548       |   13   |
|        p_p2_i423_i_2_reg_1563       |   13   |
|         p_p2_i423_i_reg_1533        |   13   |
|        p_p2_i_i_cast_reg_1717       |   14   |
|          p_p2_i_i_reg_1703          |   13   |
|     p_src_cols_V_read_1_reg_1313    |   12   |
|     p_src_rows_V_read_1_reg_1320    |   12   |
|            rev6_reg_1692            |    1   |
|             rev_reg_1658            |    1   |
|right_border_buf_0_val_0_1_1_reg_1400|    8   |
| right_border_buf_0_val_0_1_reg_1393 |    8   |
|right_border_buf_0_val_1_1_1_reg_1419|    8   |
| right_border_buf_0_val_1_1_reg_1412 |    8   |
|right_border_buf_0_val_2_1_1_reg_1425|    8   |
| right_border_buf_0_val_2_1_reg_1406 |    8   |
|      row_assign_13_1_t_reg_1668     |    2   |
|      row_assign_13_2_t_reg_1673     |    2   |
|        row_assign_s_reg_1663        |    2   |
|          rows_cast_reg_1331         |   13   |
|          sel_tmp9_reg_1732          |    1   |
|           sel_tmp_reg_1727          |   14   |
|  src_kernel_win_0_val_0_0_reg_1814  |    8   |
| src_kernel_win_0_val_0_1_1_reg_1361 |    8   |
| src_kernel_win_0_val_0_1_lo_reg_1850|    8   |
|  src_kernel_win_0_val_0_1_reg_1354  |    8   |
|  src_kernel_win_0_val_1_0_reg_1820  |    8   |
| src_kernel_win_0_val_1_1_1_reg_1374 |    8   |
| src_kernel_win_0_val_1_1_lo_reg_1825|    8   |
|  src_kernel_win_0_val_1_1_reg_1367  |    8   |
| src_kernel_win_0_val_2_1_1_reg_1387 |    8   |
|  src_kernel_win_0_val_2_1_reg_1380  |    8   |
|            tmp28_reg_1860           |   20   |
|            tmp32_reg_1905           |   22   |
|            tmp33_reg_1895           |   22   |
|            tmp34_reg_1910           |   21   |
|            tmp35_reg_1900           |   20   |
|           tmp_110_reg_1920          |    1   |
|           tmp_112_reg_1808          |    8   |
|          tmp_356_1_reg_1508         |    1   |
|          tmp_356_2_reg_1512         |    1   |
|          tmp_382_1_reg_1543         |    1   |
|          tmp_382_2_reg_1558         |    1   |
|           tmp_43_reg_1349           |    1   |
|           tmp_44_reg_1453           |    1   |
|           tmp_46_reg_1460           |   14   |
|           tmp_47_reg_1467           |    1   |
|           tmp_50_reg_1472           |   14   |
|           tmp_51_reg_1477           |    2   |
|           tmp_54_reg_1490           |    1   |
|           tmp_56_reg_1504           |    1   |
|           tmp_57_reg_1516           |    1   |
|           tmp_59_reg_1523           |    1   |
|           tmp_60_reg_1528           |    1   |
|           tmp_65_reg_1538           |    1   |
|           tmp_69_reg_1553           |    1   |
|           tmp_73_reg_1568           |    2   |
|           tmp_74_reg_1618           |    2   |
|           tmp_75_reg_1573           |    2   |
|           tmp_76_reg_1578           |    2   |
|           tmp_77_reg_1623           |    2   |
|           tmp_79_reg_1583           |    2   |
|           tmp_80_reg_1678           |    1   |
|           tmp_82_reg_1633           |    2   |
|           tmp_83_reg_1588           |    2   |
|           tmp_84_reg_1697           |    1   |
|           tmp_85_reg_1593           |    2   |
|           tmp_86_reg_1722           |    1   |
|           tmp_87_reg_1638           |    2   |
|           tmp_93_reg_1598           |    2   |
|           tmp_94_reg_1648           |    2   |
|           tmp_95_reg_1603           |    2   |
|           tmp_96_reg_1608           |    2   |
|           tmp_98_reg_1653           |    2   |
|            tmp_s_reg_252            |    1   |
|             ult_reg_1494            |    1   |
|          widthloop_reg_1436         |   13   |
|              x_reg_1744             |   14   |
+-------------------------------------+--------+
|                Total                |   886  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_226 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_226 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_237 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_237 |  p4  |   2  |   8  |   16   ||    8    |
|    grp_fu_1248    |  p0  |   3  |   8  |   24   ||    8    |
|    grp_fu_1255    |  p0  |   3  |   8  |   24   ||    8    |
|    grp_fu_1262    |  p0  |   3  |   8  |   24   ||    8    |
|    grp_fu_1269    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1275    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1283    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1290    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1298    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1306    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   260  ||  21.994 ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   590  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   118  |
|  Register |    -   |    -   |    -   |   886  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   21   |   886  |   708  |
+-----------+--------+--------+--------+--------+--------+
