Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:27:59 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.361        0.000                      0                 9563        0.018        0.000                      0                 9563        0.264        0.000                       0                  3785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.650        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.361        0.000                      0                 9542        0.018        0.000                      0                 9542        3.750        0.000                       0                  3682  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.373%)  route 0.798ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.456     5.835 r  FDCE_2/Q
                         net (fo=1, routed)           0.798     6.633    soc_builder_basesoc_reset2
    SLICE_X47Y49         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.396    15.379    
                         clock uncertainty           -0.035    15.344    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)       -0.061    15.283    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518     5.897 r  FDCE/Q
                         net (fo=1, routed)           0.626     6.523    soc_builder_basesoc_reset0
    SLICE_X47Y49         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.374    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)       -0.067    15.255    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.126%)  route 0.605ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518     5.897 r  FDCE_6/Q
                         net (fo=1, routed)           0.605     6.502    soc_builder_basesoc_reset6
    SLICE_X46Y49         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.396    15.379    
                         clock uncertainty           -0.035    15.344    
    SLICE_X46Y49         FDCE (Setup_fdce_C_D)       -0.028    15.316    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.456     5.835 r  FDCE_3/Q
                         net (fo=1, routed)           0.610     6.445    soc_builder_basesoc_reset3
    SLICE_X47Y49         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.396    15.379    
                         clock uncertainty           -0.035    15.344    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)       -0.058    15.286    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.478     5.857 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     6.239    soc_builder_basesoc_reset5
    SLICE_X46Y49         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.396    15.379    
                         clock uncertainty           -0.035    15.344    
    SLICE_X46Y49         FDCE (Setup_fdce_C_D)       -0.216    15.128    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.456     5.835 r  FDCE_1/Q
                         net (fo=1, routed)           0.520     6.355    soc_builder_basesoc_reset1
    SLICE_X47Y49         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.396    15.379    
                         clock uncertainty           -0.035    15.344    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)       -0.081    15.263    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           0.618     5.379    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.456     5.835 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     6.167    soc_builder_basesoc_reset4
    SLICE_X46Y49         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           0.546    14.983    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.374    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X46Y49         FDCE (Setup_fdce_C_D)       -0.016    15.306    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     2.086 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.198    soc_builder_basesoc_reset4
    SLICE_X46Y49         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.399     1.958    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.060     2.018    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     2.086 r  FDCE_1/Q
                         net (fo=1, routed)           0.170     2.256    soc_builder_basesoc_reset1
    SLICE_X47Y49         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.412     1.945    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.066     2.011    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.148     2.093 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.212    soc_builder_basesoc_reset5
    SLICE_X46Y49         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.412     1.945    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)        -0.001     1.944    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     2.086 r  FDCE_3/Q
                         net (fo=1, routed)           0.201     2.287    soc_builder_basesoc_reset3
    SLICE_X47Y49         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.412     1.945    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.072     2.017    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164     2.109 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.310    soc_builder_basesoc_reset6
    SLICE_X46Y49         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.412     1.945    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.063     2.008    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X46Y49         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164     2.109 r  FDCE/Q
                         net (fo=1, routed)           0.224     2.333    soc_builder_basesoc_reset0
    SLICE_X47Y49         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.399     1.958    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.070     2.028    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.823%)  route 0.385ns (73.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.304     1.945    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     2.086 r  FDCE_2/Q
                         net (fo=1, routed)           0.385     2.471    soc_builder_basesoc_reset2
    SLICE_X47Y49         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.338     2.357    soc_crg_clkin
    SLICE_X47Y49         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.412     1.945    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.070     2.015    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y49    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y49    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y49    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y49    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y49    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y49    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y49    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y49    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y49    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y49    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 4.137ns (45.984%)  route 4.860ns (54.015%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.909ns = ( 18.909 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.522    17.084    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.208 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44/O
                         net (fo=13, routed)          0.706    17.913    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.124    18.037 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           0.576    18.613    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.491    18.909    VexRiscv/ways_0_tags_reg
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.688    19.597    
                         clock uncertainty           -0.057    19.540    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.974    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -18.613    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.137ns (44.928%)  route 5.071ns (55.072%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.863ns = ( 18.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.553    18.825    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.445    18.863    VexRiscv/ways_0_tags_reg
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/C
                         clock pessimism              0.674    19.537    
                         clock uncertainty           -0.057    19.480    
    SLICE_X53Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.275    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.137ns (44.928%)  route 5.071ns (55.072%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.863ns = ( 18.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.553    18.825    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.445    18.863    VexRiscv/ways_0_tags_reg
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/C
                         clock pessimism              0.674    19.537    
                         clock uncertainty           -0.057    19.480    
    SLICE_X53Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.275    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.137ns (44.928%)  route 5.071ns (55.072%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.863ns = ( 18.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.553    18.825    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.445    18.863    VexRiscv/ways_0_tags_reg
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[6]/C
                         clock pessimism              0.674    19.537    
                         clock uncertainty           -0.057    19.480    
    SLICE_X53Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.275    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[6]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.137ns (44.928%)  route 5.071ns (55.072%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.863ns = ( 18.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.553    18.825    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.445    18.863    VexRiscv/ways_0_tags_reg
    SLICE_X53Y33         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/C
                         clock pessimism              0.674    19.537    
                         clock uncertainty           -0.057    19.480    
    SLICE_X53Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.275    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 4.137ns (44.920%)  route 5.073ns (55.080%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.865ns = ( 18.865 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.554    18.826    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X55Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.447    18.865    VexRiscv/ways_0_tags_reg
    SLICE_X55Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/C
                         clock pessimism              0.674    19.539    
                         clock uncertainty           -0.057    19.482    
    SLICE_X55Y35         FDRE (Setup_fdre_C_CE)      -0.205    19.277    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.277    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 4.137ns (46.461%)  route 4.767ns (53.539%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.909ns = ( 18.909 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.522    17.084    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.208 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44/O
                         net (fo=13, routed)          0.599    17.806    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.124    17.930 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.590    18.521    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X1Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.491    18.909    VexRiscv/ways_0_tags_reg
    RAMB18_X1Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.688    19.597    
                         clock uncertainty           -0.057    19.540    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.974    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 4.137ns (46.507%)  route 4.758ns (53.493%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.909ns = ( 18.909 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.522    17.084    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.208 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44/O
                         net (fo=13, routed)          0.499    17.707    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_44_n_0
    SLICE_X46Y36         LUT3 (Prop_lut3_I1_O)        0.124    17.831 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           0.681    18.512    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.491    18.909    VexRiscv/ways_0_tags_reg
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.688    19.597    
                         clock uncertainty           -0.057    19.540    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.974    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 4.137ns (44.801%)  route 5.097ns (55.199%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.865ns = ( 18.865 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.579    18.851    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X52Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.447    18.865    VexRiscv/ways_0_tags_reg
    SLICE_X52Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/C
                         clock pessimism              0.674    19.539    
                         clock uncertainty           -0.057    19.482    
    SLICE_X52Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.313    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.313    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 4.137ns (44.801%)  route 5.097ns (55.199%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.865ns = ( 18.865 - 10.000 ) 
    Source Clock Delay      (SCD):    9.617ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG/O
                         net (fo=3680, routed)        1.605     9.617    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.071 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.349    13.420    VexRiscv/IBusCachedPlugin_cache/DOADO[6]
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.544 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000    13.544    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.942 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.942    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.170 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=7, routed)           0.583    14.753    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.313    15.066 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4/O
                         net (fo=1, routed)           0.287    15.353    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.477 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_inv_i_2/O
                         net (fo=2, routed)           0.275    15.752    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rValid_reg_inv_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.876 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_5/O
                         net (fo=263, routed)         0.562    16.438    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isStuck
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC1_CTRL[1]_i_1/O
                         net (fo=184, routed)         0.919    17.481    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.605 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=71, routed)          0.543    18.148    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.124    18.272 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.579    18.851    VexRiscv/IBusCachedPlugin_cache_n_421
    SLICE_X52Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570    14.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100    14.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    15.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.751 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.327    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.418 r  BUFG/O
                         net (fo=3680, routed)        1.447    18.865    VexRiscv/ways_0_tags_reg
    SLICE_X52Y35         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.674    19.539    
                         clock uncertainty           -0.057    19.482    
    SLICE_X52Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.313    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.313    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.560     3.464    VexRiscv/ways_0_tags_reg
    SLICE_X35Y38         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     3.605 r  VexRiscv/execute_to_memory_PC_reg[31]/Q
                         net (fo=1, routed)           0.218     3.823    VexRiscv/execute_to_memory_PC[31]
    SLICE_X39Y38         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.830     4.245    VexRiscv/ways_0_tags_reg
    SLICE_X39Y38         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[31]/C
                         clock pessimism             -0.516     3.729    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.076     3.805    VexRiscv/memory_to_writeBack_PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.553     3.457    sys_clk
    SLICE_X53Y25         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.804    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y25         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.821     4.236    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y25         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.766     3.470    
    SLICE_X52Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.780    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.087%)  route 0.229ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG/O
                         net (fo=3680, routed)        0.563     3.467    VexRiscv/ways_0_tags_reg
    SLICE_X40Y43         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     3.608 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/Q
                         net (fo=1, routed)           0.229     3.837    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21]
    SLICE_X35Y42         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG/O
                         net (fo=3680, routed)        0.830     4.245    VexRiscv/ways_0_tags_reg
    SLICE_X35Y42         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/C
                         clock pessimism             -0.516     3.729    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.070     3.799    VexRiscv/CsrPlugin_mtval_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.799    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7     data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9     data_mem_grain8_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23    storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23    storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y12    storage_3_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12    storage_3_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12    storage_3_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y4     OSERDESE2_8/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y9     OSERDESE2_9/CLK
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.923ns
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.633    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.456    10.089 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.279    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y22         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     6.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     6.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230     7.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.418 r  BUFG_4/O
                         net (fo=8, routed)           1.505    10.923    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.710    11.633    
                         clock uncertainty           -0.053    11.580    
    SLICE_X65Y22         FDPE (Setup_fdpe_C_D)       -0.047    11.533    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.641%)  route 1.518ns (72.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.860    10.946    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.070 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659    11.728    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.372    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.641%)  route 1.518ns (72.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.860    10.946    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.070 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659    11.728    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.372    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.641%)  route 1.518ns (72.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.860    10.946    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.070 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659    11.728    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.372    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.641%)  route 1.518ns (72.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.860    10.946    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.070 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659    11.728    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.372    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.580ns (32.645%)  route 1.197ns (67.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.197    11.283    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124    11.407 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.407    soc_crg_reset_counter0[0]
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.029    14.606    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.195    11.281    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.405 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.405    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.031    14.608    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.606ns (33.616%)  route 1.197ns (66.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.197    11.283    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.150    11.433 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.433    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    14.652    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.606ns (33.653%)  route 1.195ns (66.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.630    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456    10.086 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.195    11.281    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.150    11.431 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.431    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.710    14.630    
                         clock uncertainty           -0.053    14.577    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    14.652    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.303%)  route 0.675ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 13.920 - 5.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.720     4.637    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  clk100_inst/O
                         net (fo=9, routed)           1.411     6.172    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.260 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.916    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.012 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.633    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.419    10.052 r  FDPE_9/Q
                         net (fo=5, routed)           0.675    10.727    idelay_rst
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.570     9.337    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.100     9.437 r  clk100_inst/O
                         net (fo=9, routed)           1.230    10.668    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.751 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.327    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.418 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.920    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.688    14.608    
                         clock uncertainty           -0.053    14.555    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    13.951    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.489    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.141     3.630 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.686    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y22         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.268    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.779     3.489    
    SLICE_X65Y22         FDPE (Hold_fdpe_C_D)         0.075     3.564    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.227ns (62.305%)  route 0.137ns (37.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.486    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     3.614 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.137     3.751    soc_crg_reset_counter[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.099     3.850 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.850    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.266    idelay_clk
    SLICE_X65Y23         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.766     3.500    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.091     3.591    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.231ns (55.097%)  route 0.188ns (44.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.486    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     3.614 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.802    soc_crg_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.103     3.905 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.905    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.779     3.486    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     3.593    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.664%)  route 0.188ns (45.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.486    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     3.614 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.802    soc_crg_reset_counter[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.099     3.901 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.901    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.779     3.486    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.092     3.578    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.604%)  route 0.253ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.489    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.128     3.617 r  FDPE_9/Q
                         net (fo=5, routed)           0.253     3.870    idelay_rst
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.766     3.499    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     3.427    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.604%)  route 0.253ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.489    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.128     3.617 r  FDPE_9/Q
                         net (fo=5, routed)           0.253     3.870    idelay_rst
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.766     3.499    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     3.427    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.604%)  route 0.253ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.489    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.128     3.617 r  FDPE_9/Q
                         net (fo=5, routed)           0.253     3.870    idelay_rst
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.766     3.499    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     3.427    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.604%)  route 0.253ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.489    idelay_clk
    SLICE_X65Y22         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.128     3.617 r  FDPE_9/Q
                         net (fo=5, routed)           0.253     3.870    idelay_rst
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.766     3.499    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     3.427    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.071%)  route 0.324ns (58.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.486    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     3.614 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.324     3.938    soc_crg_reset_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.098     4.036 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.036    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.779     3.486    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     3.593    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.619     1.596    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.641 r  clk100_inst/O
                         net (fo=9, routed)           0.686     2.327    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.377 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.878    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.904 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.486    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     3.627 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.537     4.163    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     4.208 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.208    soc_crg_reset_counter0[0]
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     1.963    clk100_IBUF_BUFG
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.056     2.019 r  clk100_inst/O
                         net (fo=9, routed)           0.768     2.787    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.386    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.415 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.265    idelay_clk
    SLICE_X65Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.779     3.486    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.091     3.577    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y22     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y22     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y23     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |     0.088 (r) | FAST    |     1.490 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.807 (r) | FAST    |     6.387 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.843 (r) | FAST    |     8.278 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.771 (f) | FAST    |     8.278 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.840 (r) | FAST    |     8.275 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.768 (f) | FAST    |     8.275 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.853 (r) | FAST    |     8.288 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.781 (f) | FAST    |     8.288 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.853 (r) | FAST    |     8.287 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.781 (f) | FAST    |     8.287 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.842 (r) | FAST    |     8.276 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.770 (f) | FAST    |     8.276 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     8.304 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     8.304 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     8.304 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     8.304 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.843 (r) | FAST    |     8.278 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.771 (f) | FAST    |     8.278 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.849 (r) | FAST    |     8.276 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.777 (f) | FAST    |     8.276 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.844 (r) | FAST    |     8.271 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.772 (f) | FAST    |     8.271 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.846 (r) | FAST    |     8.277 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.774 (f) | FAST    |     8.277 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.846 (r) | FAST    |     8.273 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.774 (f) | FAST    |     8.273 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.831 (r) | FAST    |     8.264 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.759 (f) | FAST    |     8.264 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.830 (r) | FAST    |     8.258 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.758 (f) | FAST    |     8.258 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.847 (r) | FAST    |     8.279 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.775 (f) | FAST    |     8.279 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.836 (r) | FAST    |     8.264 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.764 (f) | FAST    |     8.264 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.221 (r) | SLOW    |      5.639 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.371 (r) | SLOW    |      5.707 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.511 (r) | SLOW    |      5.750 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.329 (r) | SLOW    |      5.243 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.928 (r) | SLOW    |      5.515 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.479 (r) | SLOW    |      5.291 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.629 (r) | SLOW    |      5.356 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.778 (r) | SLOW    |      5.448 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.293 (r) | SLOW    |      4.798 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     14.839 (r) | SLOW    |      4.600 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.736 (r) | SLOW    |      4.994 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.442 (r) | SLOW    |      4.866 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.036 (r) | SLOW    |      5.138 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.292 (r) | SLOW    |      4.806 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.886 (r) | SLOW    |      5.057 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.143 (r) | SLOW    |      4.744 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.296 (r) | SLOW    |      4.783 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.907 (r) | SLOW    |      4.626 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.297 (r) | SLOW    |      4.785 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.908 (r) | SLOW    |      4.629 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.286 (r) | SLOW    |      5.982 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.265 (r) | SLOW    |      6.448 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     19.107 (r) | SLOW    |      6.426 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.900 (r) | SLOW    |      6.471 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.797 (r) | SLOW    |      6.317 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.812 (r) | SLOW    |      4.055 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.823 (r) | SLOW    |      4.061 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.824 (r) | SLOW    |      4.063 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.829 (r) | SLOW    |      4.068 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.818 (r) | SLOW    |      4.056 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.817 (r) | SLOW    |      4.053 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.831 (r) | SLOW    |      4.068 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.800 (r) | SLOW    |      4.036 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.814 (r) | SLOW    |      4.050 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.836 (r) | SLOW    |      4.073 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.809 (r) | SLOW    |      4.045 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.800 (r) | SLOW    |      4.036 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.815 (r) | SLOW    |      4.051 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.817 (r) | SLOW    |      4.052 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.833 (r) | SLOW    |      4.071 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.813 (r) | SLOW    |      4.055 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.817 (r) | SLOW    |      4.060 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.824 (r) | SLOW    |      4.063 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.801 (r) | SLOW    |      4.044 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.881 (r) | SLOW    |      4.038 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.887 (r) | SLOW    |      4.044 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.801 (r) | SLOW    |      4.044 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.822 (r) | SLOW    |      4.058 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.833 (r) | SLOW    |      4.070 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.728 (r) | SLOW    |      3.750 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.728 (r) | SLOW    |      3.752 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.729 (r) | SLOW    |      3.742 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.726 (r) | SLOW    |      3.737 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.727 (r) | SLOW    |      3.749 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.726 (r) | SLOW    |      3.721 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.726 (r) | SLOW    |      3.720 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.727 (r) | SLOW    |      3.748 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.715 (r) | SLOW    |      3.732 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.712 (r) | SLOW    |      3.732 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.722 (r) | SLOW    |      3.741 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.715 (r) | SLOW    |      3.735 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.723 (r) | SLOW    |      3.755 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.714 (r) | SLOW    |      3.748 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.722 (r) | SLOW    |      3.740 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.714 (r) | SLOW    |      3.742 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.805 (r) | SLOW    |      4.042 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.810 (r) | SLOW    |      4.052 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.802 (r) | SLOW    |      4.038 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.794 (r) | SLOW    |      4.030 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.351 (r) | SLOW    |      4.363 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.344 (r) | SLOW    |      4.367 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.352 (r) | SLOW    |      4.365 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.345 (r) | SLOW    |      4.370 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.639 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.545 ns
Ideal Clock Offset to Actual Clock: 5.531 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.843 (r) | FAST    |   8.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.771 (f) | FAST    |   8.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.840 (r) | FAST    |   8.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.768 (f) | FAST    |   8.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.853 (r) | FAST    |   8.288 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.781 (f) | FAST    |   8.288 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.853 (r) | FAST    |   8.287 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.781 (f) | FAST    |   8.287 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.842 (r) | FAST    |   8.276 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.770 (f) | FAST    |   8.276 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.870 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.798 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.870 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.798 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.843 (r) | FAST    |   8.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.771 (f) | FAST    |   8.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.849 (r) | FAST    |   8.276 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.777 (f) | FAST    |   8.276 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.844 (r) | FAST    |   8.271 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.772 (f) | FAST    |   8.271 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.846 (r) | FAST    |   8.277 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.774 (f) | FAST    |   8.277 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.846 (r) | FAST    |   8.273 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.774 (f) | FAST    |   8.273 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.831 (r) | FAST    |   8.264 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.759 (f) | FAST    |   8.264 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.830 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.758 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.847 (r) | FAST    |   8.279 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.775 (f) | FAST    |   8.279 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.836 (r) | FAST    |   8.264 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.764 (f) | FAST    |   8.264 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.758 (f) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.812 (r) | SLOW    |   4.055 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.823 (r) | SLOW    |   4.061 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.824 (r) | SLOW    |   4.063 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.829 (r) | SLOW    |   4.068 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.818 (r) | SLOW    |   4.056 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.817 (r) | SLOW    |   4.053 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.831 (r) | SLOW    |   4.068 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.800 (r) | SLOW    |   4.036 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.814 (r) | SLOW    |   4.050 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.836 (r) | SLOW    |   4.073 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.809 (r) | SLOW    |   4.045 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.800 (r) | SLOW    |   4.036 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.815 (r) | SLOW    |   4.051 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.817 (r) | SLOW    |   4.052 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.836 (r) | SLOW    |   4.036 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.833 (r) | SLOW    |   4.071 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.813 (r) | SLOW    |   4.055 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.817 (r) | SLOW    |   4.060 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.833 (r) | SLOW    |   4.055 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.822 (r) | SLOW    |   4.058 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.833 (r) | SLOW    |   4.070 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.833 (r) | SLOW    |   4.058 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.672 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.221 (r) | SLOW    |   3.750 (r) | FAST    |    2.382 |
ddram_dq[1]        |   17.371 (r) | SLOW    |   3.752 (r) | FAST    |    2.532 |
ddram_dq[2]        |   17.511 (r) | SLOW    |   3.742 (r) | FAST    |    2.672 |
ddram_dq[3]        |   16.329 (r) | SLOW    |   3.737 (r) | FAST    |    1.489 |
ddram_dq[4]        |   16.928 (r) | SLOW    |   3.749 (r) | FAST    |    2.089 |
ddram_dq[5]        |   16.479 (r) | SLOW    |   3.721 (r) | FAST    |    1.639 |
ddram_dq[6]        |   16.629 (r) | SLOW    |   3.720 (r) | FAST    |    1.789 |
ddram_dq[7]        |   16.778 (r) | SLOW    |   3.748 (r) | FAST    |    1.939 |
ddram_dq[8]        |   15.293 (r) | SLOW    |   3.732 (r) | FAST    |    0.453 |
ddram_dq[9]        |   14.839 (r) | SLOW    |   3.732 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.736 (r) | SLOW    |   3.741 (r) | FAST    |    0.896 |
ddram_dq[11]       |   15.442 (r) | SLOW    |   3.735 (r) | FAST    |    0.603 |
ddram_dq[12]       |   16.036 (r) | SLOW    |   3.755 (r) | FAST    |    1.196 |
ddram_dq[13]       |   15.292 (r) | SLOW    |   3.748 (r) | FAST    |    0.452 |
ddram_dq[14]       |   15.886 (r) | SLOW    |   3.740 (r) | FAST    |    1.046 |
ddram_dq[15]       |   15.143 (r) | SLOW    |   3.742 (r) | FAST    |    0.303 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.511 (r) | SLOW    |   3.720 (r) | FAST    |    2.672 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.390 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.296 (r) | SLOW    |   4.363 (r) | FAST    |    0.389 |
ddram_dqs_n[1]     |   14.907 (r) | SLOW    |   4.367 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.297 (r) | SLOW    |   4.365 (r) | FAST    |    0.390 |
ddram_dqs_p[1]     |   14.908 (r) | SLOW    |   4.370 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.297 (r) | SLOW    |   4.363 (r) | FAST    |    0.390 |
-------------------+--------------+---------+-------------+---------+----------+




