{
  "module_name": "ti-serdes.h",
  "hash_id": "6bef7564828f199905099fec1812426a878a29a843b8608b68feabe733a65709",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/mux/ti-serdes.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MUX_TI_SERDES\n#define _DT_BINDINGS_MUX_TI_SERDES\n\n \n#warning \"These bindings are deprecated. Instead, use the header in the DTS source directory.\"\n\n \n\n#define J721E_SERDES0_LANE0_QSGMII_LANE1\t0x0\n#define J721E_SERDES0_LANE0_PCIE0_LANE0\t\t0x1\n#define J721E_SERDES0_LANE0_USB3_0_SWAP\t\t0x2\n#define J721E_SERDES0_LANE0_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES0_LANE1_QSGMII_LANE2\t0x0\n#define J721E_SERDES0_LANE1_PCIE0_LANE1\t\t0x1\n#define J721E_SERDES0_LANE1_USB3_0\t\t0x2\n#define J721E_SERDES0_LANE1_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES1_LANE0_QSGMII_LANE3\t0x0\n#define J721E_SERDES1_LANE0_PCIE1_LANE0\t\t0x1\n#define J721E_SERDES1_LANE0_USB3_1_SWAP\t\t0x2\n#define J721E_SERDES1_LANE0_SGMII_LANE0\t\t0x3\n\n#define J721E_SERDES1_LANE1_QSGMII_LANE4\t0x0\n#define J721E_SERDES1_LANE1_PCIE1_LANE1\t\t0x1\n#define J721E_SERDES1_LANE1_USB3_1\t\t0x2\n#define J721E_SERDES1_LANE1_SGMII_LANE1\t\t0x3\n\n#define J721E_SERDES2_LANE0_IP1_UNUSED\t\t0x0\n#define J721E_SERDES2_LANE0_PCIE2_LANE0\t\t0x1\n#define J721E_SERDES2_LANE0_USB3_1_SWAP\t\t0x2\n#define J721E_SERDES2_LANE0_SGMII_LANE0\t\t0x3\n\n#define J721E_SERDES2_LANE1_IP1_UNUSED\t\t0x0\n#define J721E_SERDES2_LANE1_PCIE2_LANE1\t\t0x1\n#define J721E_SERDES2_LANE1_USB3_1\t\t0x2\n#define J721E_SERDES2_LANE1_SGMII_LANE1\t\t0x3\n\n#define J721E_SERDES3_LANE0_IP1_UNUSED\t\t0x0\n#define J721E_SERDES3_LANE0_PCIE3_LANE0\t\t0x1\n#define J721E_SERDES3_LANE0_USB3_0_SWAP\t\t0x2\n#define J721E_SERDES3_LANE0_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES3_LANE1_IP1_UNUSED\t\t0x0\n#define J721E_SERDES3_LANE1_PCIE3_LANE1\t\t0x1\n#define J721E_SERDES3_LANE1_USB3_0\t\t0x2\n#define J721E_SERDES3_LANE1_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES4_LANE0_EDP_LANE0\t\t0x0\n#define J721E_SERDES4_LANE0_IP2_UNUSED\t\t0x1\n#define J721E_SERDES4_LANE0_QSGMII_LANE5\t0x2\n#define J721E_SERDES4_LANE0_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES4_LANE1_EDP_LANE1\t\t0x0\n#define J721E_SERDES4_LANE1_IP2_UNUSED\t\t0x1\n#define J721E_SERDES4_LANE1_QSGMII_LANE6\t0x2\n#define J721E_SERDES4_LANE1_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES4_LANE2_EDP_LANE2\t\t0x0\n#define J721E_SERDES4_LANE2_IP2_UNUSED\t\t0x1\n#define J721E_SERDES4_LANE2_QSGMII_LANE7\t0x2\n#define J721E_SERDES4_LANE2_IP4_UNUSED\t\t0x3\n\n#define J721E_SERDES4_LANE3_EDP_LANE3\t\t0x0\n#define J721E_SERDES4_LANE3_IP2_UNUSED\t\t0x1\n#define J721E_SERDES4_LANE3_QSGMII_LANE8\t0x2\n#define J721E_SERDES4_LANE3_IP4_UNUSED\t\t0x3\n\n \n\n#define J7200_SERDES0_LANE0_QSGMII_LANE3\t0x0\n#define J7200_SERDES0_LANE0_PCIE1_LANE0\t\t0x1\n#define J7200_SERDES0_LANE0_IP3_UNUSED\t\t0x2\n#define J7200_SERDES0_LANE0_IP4_UNUSED\t\t0x3\n\n#define J7200_SERDES0_LANE1_QSGMII_LANE4\t0x0\n#define J7200_SERDES0_LANE1_PCIE1_LANE1\t\t0x1\n#define J7200_SERDES0_LANE1_IP3_UNUSED\t\t0x2\n#define J7200_SERDES0_LANE1_IP4_UNUSED\t\t0x3\n\n#define J7200_SERDES0_LANE2_QSGMII_LANE1\t0x0\n#define J7200_SERDES0_LANE2_PCIE1_LANE2\t\t0x1\n#define J7200_SERDES0_LANE2_IP3_UNUSED\t\t0x2\n#define J7200_SERDES0_LANE2_IP4_UNUSED\t\t0x3\n\n#define J7200_SERDES0_LANE3_QSGMII_LANE2\t0x0\n#define J7200_SERDES0_LANE3_PCIE1_LANE3\t\t0x1\n#define J7200_SERDES0_LANE3_USB\t\t\t0x2\n#define J7200_SERDES0_LANE3_IP4_UNUSED\t\t0x3\n\n \n\n#define AM64_SERDES0_LANE0_PCIE0\t\t0x0\n#define AM64_SERDES0_LANE0_USB\t\t\t0x1\n\n \n\n#define J721S2_SERDES0_LANE0_EDP_LANE0\t\t0x0\n#define J721S2_SERDES0_LANE0_PCIE1_LANE0\t0x1\n#define J721S2_SERDES0_LANE0_IP3_UNUSED\t\t0x2\n#define J721S2_SERDES0_LANE0_IP4_UNUSED\t\t0x3\n\n#define J721S2_SERDES0_LANE1_EDP_LANE1\t\t0x0\n#define J721S2_SERDES0_LANE1_PCIE1_LANE1\t0x1\n#define J721S2_SERDES0_LANE1_USB\t\t0x2\n#define J721S2_SERDES0_LANE1_IP4_UNUSED\t\t0x3\n\n#define J721S2_SERDES0_LANE2_EDP_LANE2\t\t0x0\n#define J721S2_SERDES0_LANE2_PCIE1_LANE2\t0x1\n#define J721S2_SERDES0_LANE2_IP3_UNUSED\t\t0x2\n#define J721S2_SERDES0_LANE2_IP4_UNUSED\t\t0x3\n\n#define J721S2_SERDES0_LANE3_EDP_LANE3\t\t0x0\n#define J721S2_SERDES0_LANE3_PCIE1_LANE3\t0x1\n#define J721S2_SERDES0_LANE3_USB\t\t0x2\n#define J721S2_SERDES0_LANE3_IP4_UNUSED\t\t0x3\n\n \n\n#define J784S4_SERDES0_LANE0_IP1_UNUSED\t\t0x0\n#define J784S4_SERDES0_LANE0_PCIE1_LANE0\t0x1\n#define J784S4_SERDES0_LANE0_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES0_LANE0_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES0_LANE1_IP1_UNUSED\t\t0x0\n#define J784S4_SERDES0_LANE1_PCIE1_LANE1\t0x1\n#define J784S4_SERDES0_LANE1_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES0_LANE1_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES0_LANE2_PCIE3_LANE0\t0x0\n#define J784S4_SERDES0_LANE2_PCIE1_LANE2\t0x1\n#define J784S4_SERDES0_LANE2_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES0_LANE2_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES0_LANE3_PCIE3_LANE1\t0x0\n#define J784S4_SERDES0_LANE3_PCIE1_LANE3\t0x1\n#define J784S4_SERDES0_LANE3_USB\t\t0x2\n#define J784S4_SERDES0_LANE3_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES1_LANE0_QSGMII_LANE3\t0x0\n#define J784S4_SERDES1_LANE0_PCIE0_LANE0\t0x1\n#define J784S4_SERDES1_LANE0_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES1_LANE0_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES1_LANE1_QSGMII_LANE4\t0x0\n#define J784S4_SERDES1_LANE1_PCIE0_LANE1\t0x1\n#define J784S4_SERDES1_LANE1_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES1_LANE1_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES1_LANE2_QSGMII_LANE1\t0x0\n#define J784S4_SERDES1_LANE2_PCIE0_LANE2\t0x1\n#define J784S4_SERDES1_LANE2_PCIE2_LANE0\t0x2\n#define J784S4_SERDES1_LANE2_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES1_LANE3_QSGMII_LANE2\t0x0\n#define J784S4_SERDES1_LANE3_PCIE0_LANE3\t0x1\n#define J784S4_SERDES1_LANE3_PCIE2_LANE1\t0x2\n#define J784S4_SERDES1_LANE3_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES2_LANE0_QSGMII_LANE5\t0x0\n#define J784S4_SERDES2_LANE0_IP2_UNUSED\t\t0x1\n#define J784S4_SERDES2_LANE0_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES2_LANE0_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES2_LANE1_QSGMII_LANE6\t0x0\n#define J784S4_SERDES2_LANE1_IP2_UNUSED\t\t0x1\n#define J784S4_SERDES2_LANE1_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES2_LANE1_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES2_LANE2_QSGMII_LANE7\t0x0\n#define J784S4_SERDES2_LANE2_QSGMII_LANE1\t0x1\n#define J784S4_SERDES2_LANE2_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES2_LANE2_IP4_UNUSED\t\t0x3\n\n#define J784S4_SERDES2_LANE3_QSGMII_LANE8\t0x0\n#define J784S4_SERDES2_LANE3_QSGMII_LANE2\t0x1\n#define J784S4_SERDES2_LANE3_IP3_UNUSED\t\t0x2\n#define J784S4_SERDES2_LANE3_IP4_UNUSED\t\t0x3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}