---
layout: default
title: Main Program
---

<style>
table.blueTable {
  border: 1px solid #1C6EA4;
  background-color: #EEEEEE;
  width: 100%;
  text-align: left;
  border-collapse: collapse;
}
table.blueTable td {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable th {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
  text-align: center;
}


table.blueTable .tdb, table.blueTable thd {
  text-align: center;
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable .tdk, table.blueTable thk {
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}


table.blueTable tbody td {
  font-size: 13px;
}
table.blueTable tr:nth-child(even) {
  background: #D0E4F5;
}
table.blueTable thead {
  background: #1C6EA4;
  background: -moz-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: -webkit-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: linear-gradient(to bottom, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  border-bottom: 2px solid #444444;
}
table.blueTable thead th {
  font-size: 15px;
  font-weight: bold;
  color: #FFFFFF;
  border-left: 2px solid #D0E4F5;
}
table.blueTable thead th:first-child {
  border-left: none;
}

table.blueTable tfoot {
  font-size: 14px;
  font-weight: bold;
  color: #FFFFFF;
  background: #D0E4F5;
  background: -moz-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: -webkit-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: linear-gradient(to bottom, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  border-top: 2px solid #444444;
}
table.blueTable tfoot td {
  font-size: 14px;
}
table.blueTable tfoot .links {
  text-align: right;
}
table.blueTable tfoot .links a{
  display: inline-block;
  background: #1C6EA4;
  color: #FFFFFF;
  padding: 2px 8px;
  border-radius: 5px;
}
</style>



<table class="blueTable" border="2"><colgroup> <col style="width:5%;"> <col style="width:40%;"> <col style="width:40%;"> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Sunday Oct 21, 2018 </th>
</tr>
</thead>
<tr>
<td>6:00pm</td>
<td colspan="2" align="center" class = "tdb"><strong>Welcome Reception </strong><br /><strong>Room: The Grand Ball Room (3rd floor of Grand Hyatt Fukuoka)
 </strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Monday Oct 22, 2018 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:40</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose (2nd floor of Grand Hyatt Fukuoka)
</strong></td>
</tr>
<tr>
<td>8:40</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Opening Remarks&nbsp;&nbsp;</strong><br /><strong>Room: The Grand Ball Room</strong></td>
</tr>
<tr>
<td>9:00</td>
<td colspan="2" class="tdk" ><p align="center"><strong>Keynote 1<br> Title TBA</strong> <br></p> 
  <p> abst. TBA </p>
  <p> <strong>Bio: </strong>
    TBA
  </p>
   </td>
</tr>
<!-- <tr>
<td>9:20</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session I (1.5 min/paper)</strong></p>
</td>
</tr>
<tr> -->
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area (3rd floor of Grand Hyatt Fukuoka)</strong></td>
</tr>
<tr>
<td>10:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-A Accelerators</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-B Microarchitecture</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Improving the Locality of Graph Processing through Hardware-Accelerated Traversal Scheduling
</strong><br>
Anurag Mukkara:MIT CSAIL ;Nathan Beckmann:CMU SCS ;Maleen Abeydeera:MIT CSAIL ;Xiaosong Ma:QCRI, HBKU ;Daniel Sanchez:MIT CSAIL
</td>
<td>
<strong>
Composable Building Blocks to Open up Processor Design
</strong><br>
Sizhuo Zhang:MIT ;Andrew Wright:MIT ;Thomas Bourgeat:MIT ;Arvind:MIT
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Addressing Irregularity in Sparse Neural Networks:A Cooperative Software/Hardware Approach
</strong><br>
Xuda Zhou:USTC ;Zidong Du:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;QI Guo:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Chengsi Liu:MSU ;Chao Wang:USTC ;Xuehai Zhou:USTC ;Ling Li:Institute of Computing Technology, Chinese Academy of Sciences ;Tianshi Chen :Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Yunji Chen:Institute of Computing Technology, Chinese Academy of Sciences
</td>
<td>
<strong>
Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices
</strong><br>
Hideki Ando:Nagoya University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CSE: Convergence Set Based Enumerative FSM
</strong><br>
Youwei Zhuo:University of Southern California ;Jinglei Cheng:Tsinghua University ;Qinyi Luo:University of Southern California ;Jidong Zhai:Tsinghua University ;Yanzhi Wang:Syracuse University ;Zhongzhi Luan:Beihang University ;Xuehai Qian:University of Southern California   
</td>
<td>
<strong>
The Superfluous Load Queue
</strong><br>
Alberto Ros:University of Murcia ;Stefanos Kaxiras:Uppsala University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Inter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays
</strong><br>
Dani Voitsechov:Technion ;Oron Port:Technion ;Yoav Etsion:Technion
</td>
<td>
<strong>
Architectural Support for Probabilistic Branches
</strong><br>
Almutaz Adileh:Ghent University ;David Lilja:University of Minnesota ;Lieven Eeckhout:Ghent University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware
</strong><br>
Tao Chen:Cornell University ;Shreesha Srinath:Cornell University ;Christopher Batten:Cornell University ;G. Edward Suh:Cornell University
</td>
<td>
<strong>
STRAIGHT: Hazardless Processor Architecture Without Register Renaming
</strong><br>
Hidetsugu Irie:the University of Tokyo ;Toru Koizumi:the University of Tokyo ;Akifumi Fukuda:the University of Tokyo ;Seiya Akaki:the University of Tokyo ;Satoshi Nakae:the University of Tokyo ;Yutaro Bessho:the University of Tokyo ;Ryota Shioya:Nagoya University ;Takahiro Notsu:FUJITSU LABORATORIES LTD. ;Katsuhiro Yoda:FUJITSU LABORATORIES LTD. ;Teruo Ishihara:FUJITSU LABORATORIES LTD. ;Shuichi Sakai:the University of Tokyo  
</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Lunch &nbsp;&nbsp; Room: Savoy & Red Rose </strong><br>
  <strong>&nbsp;Poster-SRC &nbsp;&nbsp; Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>13:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-A ML accelerators</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-B Compilers and Programming Languages</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Diffy: a Deja vu-Free Differential Deep Neural Network Accelerator
</strong><br>
Mostafa Mahmoud:University of Toronto ;Kevin Siu:University of Toronto ;Andreas Moshovos:University of Toronto
</td>
<td>
<strong>
Rethinking the Memory Hierarchy for Modern Languages
</strong><br>
Po-An Tsai:MIT ;Yee Ling Gan:MIT ;Daniel Sanchez:MIT
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Beyond the Memory Wall: A Case for Memory-centric HPC System for Deep Learning
</strong><br>
Youngeun Kwon:POSTECH/KAIST ;Minsoo Rhu:POSTECH/KAIST
</td>
<td>
<strong>
Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism
</strong><br>
Mark C. Jeffrey:Massachusetts Institute of Technology ;Victor A. Ying:Massachusetts Institute of Technology ;Suvinay Subramanian:Massachusetts Institute of Technology ;Hyun Ryong Lee:Massachusetts Institute of Technology ;Joel Emer:NVIDIA, MIT ;Daniel Sanchez:Massachusetts Institute
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs
</strong><br>
Xingyao Zhang:University of Houston ;Chenhao Xie:University of Houston ;Jing Wang:Capital Normal University ;Weigong Zhang:Capital Normal University ;Xin Fu:University of Houston 
</td>
<td>
<strong>
Sampler: PMU-based Sampling to Detect Memory Errors Latent in Production Software
</strong><br>
Sam Silvestro:University of Texas at San Antonio ;Hongyu Liu:University of Texas at San Antonio ;Tong Zhang:Virginia Tech ;Changhee Jung:Virginia Tech ;Dongyoon Lee :Virginia Tech ;Tongping Liu:University of Texas at San Antonio
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks
</strong><br>
Youjie Li:University of Illinois, Urbana-Champaign ;Jongse Park:Georgia Institute of Technology ;Mohammad Alian:University of Illinois, Urbana-Champaign ;Yifan Yuan:University of Illinois, Urbana-Champaign ;Qu Zheng:Tsinghua University ;Petian Pan:Shanghai Jiao Tong University ;Ren Wang:Intel Corporation ;Alexander Gerhard Schwing:University of Illinois, Urbana-Champaign ;Hadi Esmaeilzadeh:University of California, San Diego ;Nam Sung Kim:University of Illinois, Urbana-Champaign   
</td>
<td>
<strong>
TAPAS: Generating Parallel Accelerators from Parallel Programs
</strong><br>
Steven Margerm:Simon Fraser University ;Amirali Sharifian:Simon Fraser University ;Apala Guha:Simon Fraser University ;Gilles Pokam:Intel Corporation ;Arrvindh Shriraman:Simon Fraser University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PermDNN: Efficient Compressed Deep Neural Network Architecture with Permuted Diagonal Matrices
</strong><br>
Chunhua Deng:City University of New York ;Siyu Liao:City University of New York ;Yi Xie:City University of New York ;Keshab K. Parhi:University of Minnesota ;Xuehai Qian University of Southern California ;Bo Yuan:City University of New York ;Bo Yuan:Rutgers University 
</td>
<td>
<strong>
iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory
</strong><br>
Qingrui Liu:Virginia Tech ;Joseph Izraelevitz:University of Rochester ;Sekwon Lee:UNIST ;Michael L. Scott:University of Rochester ;Sam H. Noh:UNIST ;Changhee Jung :Virginia Tech 
</td>
</tr>
<td>14:30</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>14:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-A Memory Systems - I</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-B GPGPU/GPU</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects
</strong><br>
Srikant Bharadwaj:Georgia Tech ;Guilherme Cox:Rutgers University ;Tushar Krishna:Georgia Tech ;Abhishek Bhattacharjee:Rutgers University
</td>
<td>
<strong>
Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems
</strong><br>
Vinson Young:Georgia Institute of Technology ;Aamer Jaleel:NVIDIA ;Evgeny Bolotin:NVIDIA ;Eiman Ebrahimi:NVIDIA ;David Nellans:NVIDIA ;Oreste Villa:NVIDIA  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts via Data Duplication
</strong><br>
Ben:Ching-Pei ;Lin:University of Texas at Austin ;Michael B Healy:IBM Research ;Rustam Miftakhutdinov:Intel Corporation ;Phil Emma ;Yale Patt:University of Texas at Austin  
</td>
<td>
<strong>
Neighborhood-aware address translation for irregular GPU applications
</strong><br>
Seunghee Shin:AMD Research/NC State University ;Michael LeBeane:AMD Research/UT Austin ;Yan Solihin:NC State University ;Arkaprava Basu:Indian Institute of Science  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CAL: Charge-Level Aware Look-ahead Partial Restoration for Fast DRAM Access
</strong><br>
Yaohua Wang:ETH Zurich, National University of Defense Technology ;Arash Tavakkol:ETH Zurich ;Lois Orosa:ETH Zurich, Univ. of Campinas ;Saugata Ghose:CMU ;Nika Mansouri Ghiasi:ETH Zurich ;Minesh Patel:ETH Zurich ;Jeremie Kim:ETH Zurich ;Hasan Hassan:ETH Zurich ;Onur Mutlu:ETH Zurich, CMU
</td>
<td>
<strong>
FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput
</strong><br>
Yunho Oh:Yonsei University ;Myung Kuk Yoon:Yonsei University ;William J. Song:Yonsei University ;Won Woo Ro:Yonsei University         
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CABLE: a CAche-Based Link Encoder for Bandwidth-starved Manycores
</strong><br>
Tri M. Nguyen:Princeton University ;Adi Fuchs:Princeton University ;David Wentzlaff:Princeton University  
</td>
<td>
<strong>
In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization
</strong><br>
Farzad Khorasani:Georgia Institute of Technology ;Hodjat Asghari Esfeden:University Of California Riverside ;Nael Abu-Ghazaleh:University of California Riverside ;Vivek Sarkar:Georgia Institute of Technology 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Attache: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads
</strong><br>
Seokin Hong:IBM Research ;Prashant Nair:IBM Research ;Bulent Abali:IBM Research ;Alper Buyuktosunoglu:IBM Research ;Kyu Hyoun Kim:IBM Research ;Michael Healy:IBM Research 
</td>
<td>
<strong>
Voltage-stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs
</strong><br>
An Zou:Washington University in St. Louis ;Jingwen Leng:Shanghai Jiao Tong University ;Xin He:Washington University in St. Louis ;Yazhou Zu:The University of Texas at Austin ;Christopher D. Gill:Washington University in St. Louis ;Vijay Janapa Reddi:The University of Texas at Austin ;Xuan Zhang:Washington University in St. Louis 
</td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Tuesday Oct 17, 2017 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Thomas Paine, Haym Salomon and Riverside Pavillion</strong></td>
</tr>
<tr>
<td>8:00</td>

<td colspan="2" class="tdk" ><p align="center"><strong>Keynote 2: Doug Burger
Distinguished Engineer (MSR NExT), Microsoft <br> Specialization and Accelerated AI at Hyperscale
 </strong> <br></p> 
  <p> We are in a new era of compute architecture, with specialization and heterogenity growing rapidly to meet computing requirements. The tension between scale, economics, and specialization is driving fierce debates and many experiments about the right path forward.  One of Microsoft's major efforts in this space has been to move to programmable hardware at global scale, to balance flexibility and efficiency as workloads--many of which need to be specialized--continue to evolve rapidly.  This has led to a new hyperscale architecture that we call a Configurable Cloud.  This talk will cover the reasons that Microsoft eventually chose this design, and will include the earlier failed attempts.  The talk will also show how this system can be used for accelerating large-scale services, in particular deep learning via the recently announced Project Brainwave platform.  The talk will conclude with some promising directions for both specialized architectures as a broad class and artificial intelligence workloads as an important specific class.  </p>
  <p> <strong>Bio: </strong>
    Doug Burger is a Distinguished Engineer at Microsoft, where he leads several research-to-production projects aimed at transforming the computing architecture of Microsoft's systems and devices.  With Derek Chiou, he co-leads the Catapult project, which is incorporating FPGA technology at large scale into Microsoft's cloud architecture.  His team also architected the Brainwave system, which is serving accelerated deep learning at large scale within Microsoft's cloud.  Before joining Microsoft in 2008, he spent ten years on the Computer Science faculty at the University of Texas at Austin, where he co-led the TRIPS project with Steve Keckler.  He is the recipient of the 2006 Maurice Wilkes Award, an IEEE Fellow, an ACM Fellow, an ex-athlete, and an avid father.
  </p>
   </td>
</tr>
<tr>
<td>9:00</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session II (1.5 min/paper)</strong></p>
</td>
</tr>
<tr>
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;</td>
</tr>
<tr>
<td>10:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-A In/Near Memory Computing. David Wood,  U. Wisconsin</em></strong> <br> Ballroom ABC  </td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-B Security. Chris Fletcher,  UIUC</em> <br> Ballroom D</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123985">
A Many-core Architecture for In-Memory Data Processing 
</a>
</strong><br>
Sandeep R Agrawal:Oracle Labs; Sam Idicula:Oracle Labs; Arun Raghavan:Oracle Labs; Evangelos Vlachos:Oracle Labs; Venkatraman Govindaraju:Oracle Labs; Venkatanathan Varadarajan:Oracle Labs; Cagri Balkesen:Oracle Labs; Georgios Giannikis:Oracle Labs; Charlie Roth:NXP; Nipun Agarwal:Oracle Labs; Eric Sedlar:Oracle Labs
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123972">
RHMD: Evasion-Resilient Hardware Malware Detectors 
</a>
</strong><br>
Khaled N. Khasawneh:University of California. Riverside; Nael Abu-Ghazaleh:University of California. Riverside; Dmitry Ponomarev:Binghamton University; Lei Yu:Binghamton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123986">
Cache Automaton 
</a>
</strong><br>
Arun Subramaniyan:University of Michigan; Jingcheng Wang:University of Michigan; Ezhil R. M. Balasubramanian:University of Michigan; David Blaauw:University of Michigan; Dennis Sylvester:University of Michigan; Reetuparna Das:University of Michigan
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123955">
Software-based Gate-level Information Flow Security for IoT Systems 
</a>
</strong><br>
Hari Cherupalli:University of Minnesota; Henry Duwe:University of Illinois; Weidong Ye:University of Illinois; Rakesh Kumar:University of Illinois; John Sartori:University of Minnesota
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124544">
Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology 
</a>
</strong><br>
Vivek Seshadri:Microsoft Research India; Donghyuk Lee:NVIDIA Research; Thomas Mullins:Intel; Hasan Hassan:ETH Zurich; Amirali Boroumand:CMU; Jeremie Kim:ETH Zurich; Michael A. Kozuch:Intel; Onur Mutlu:ETH Zurich; Phillip B. Gibbons:CMU; Todd C. Mowry:CMU
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124546">
How secure is your cache against side-channel attacks? 
</a>
</strong><br>
Zecheng He:Princeton University; Ruby B. Lee:Princeton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123977">
DRISA: A DRAM-based Reconfigurable In-Situ Accelerator 
</a>
</strong><br>
Shuangchen Li:University of California. Santa Barbara; Dimin Niu:Samsung; Krishna T. Malladi:Samsung; Hongzhong Zheng:Samsung; Bob Brennan:Samsung; Yuan Xie:University of California. Santa Barbara
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124538">
Constructing and Characterizing Covert Channels on GPGPUs 
</a>
</strong><br>
Hoda Naghibijouybari:University of California. Riverside; Khaled Khasawneh:University of California. Riverside; Nael Abu-Ghazaleh:University of California. Riverside
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124540">
PageForge: A Near-Memory Content-Aware Page-Merging Architecture 
</a>
</strong><br>
Dimitrios Skarlatos:University of Illinois at Urbana-Champaign; Nam Sung Kim:University of Illinois at Urbana-Champaign; Josep Torrellas:University of Illinois at Urbana-Champaign
</td>
<td>
<strong>
</strong><br>
</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Lunch <br> Thomas Paine and Riverside Pavillion  </strong></td>
</tr>
<tr>
<td>13:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Awards Presentations</strong></td>
</tr>
<tr>
<td>14:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Break/Room reconfiguration  </strong></td>
</tr>
<tr>
<td>14:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-A Deep Learning.  Vivienne Sze,  MIT</em> <br> Ballroom ABC </strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-B Prediction. Alaa Alameldeen, Intel</em> <br> Ballroom D </strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123979">
Scale-Out Acceleration for Machine Learning 
</a>
</strong><br>
Jongse Park:Georgia Institute of Technology; Hardik Sharma:Georgia Institute of Technology; Divya Mahajan:Georgia Institute of Technology; Joon Kyung Kim:Georgia Institute of Technology; Hadi Esmaeilzadeh:University of California, San Diego
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123943">
Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants 
</a>
</strong><br>
Abhishek Bhattacharjee:Rutgers University/Princeton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123982">
Bit-Pragmatic Deep Neural Network Computing 
</a>
</strong><br>
Jorge Albericio:NVIDIA; Patrick Judd:University of Toronto; Alberto Delmas:University of Toronto; Sayeh Sharify:University of Toronto; Gerard O'Leary:University of Toronto; Roman Genov:University of Toronto; Andreas Moshovos:University of Toronto
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123951">
Load Value Prediction via Path-based Address Prediction: Avoiding Mispredictions due to Conflicting Stores 
</a>
</strong><br>
Rami Sheikh:Qualcomm Technologies. Inc.; Harold W. Cain:Qualcomm Datacenter Technologies. Inc.; Raguram Damodaran:Qualcomm Technologies. Inc.
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124552">
CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-Circulant Weight Matrices 
</a>
</strong><br>
Caiwen Ding:Syracuse University; Siyu Liao:City University of New York. City College; Yanzhi Wang:Syracuse University;Zhe Li:Syracuse University; Ning Liu:Syracuse University; Youwei Zhuo:University of Southern California;  Chao Wang:University of Southern California;Xuehai Qian:University of Southern California; Yu Bai:California State University Fullerton; Geng Yuan:Syracuse University; Xiaolong Ma:Syracuse University; Yipeng Zhang:Syracuse University; Jian Tang:Syracuse University; Qinru Qiu:Syracuse University; Xue Lin:Northeastern University; Bo Yuan:City University of New York. City College
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123942">
Multiperspective Reuse Prediction 
</a>
</strong><br>
Daniel A. Jim≈Ωnez:Texas A&M; Elvira Teran:Texas A&M
</td>
</tr>
<tr>
  <td>15:30</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break&nbsp;</strong>
</td>
</tr>


<tr>
  <td>15:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-A Consistency/Coherency Translation. Abhishek Bhatacharjee,  Rutgers</em> <br> Ballroom ABC </strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-B Energy. Bobbie Manne,  Cavium</em></strong> <br> Ballroom D </td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124549">
CSALT: Context Switch Aware Large TLB 
</a>
</strong><br>
Yashwant Marathe:The University of Texas at Austin; Nagendra Gulur:Texas Instruments; Jee Ho Ryoo:The University of Texas at Austin; Shuang Song:The University of Texas at Austin; Lizy K. John:The University of Texas at Austin
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124537">
Harnessing Voltage Margins for Energy Efficiency in Multicore CPUs 
</a>
</strong><br>
George Papadimitriou:University of Athens; Manolis Kaliorakis:University of Athens; Athanasios Chatzidimitriou:University of Athens; Dimitris Gizopoulos:University of Athens; Peter Lawthers:AppliedMicro; Shidhartha Das:ARM
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124536">
RTLCheck: Verifying the Memory Consistency of RTL Designs 
</a>
</strong><br>
Yatin A. Manerkar:Princeton University; Daniel Lustig:NVIDIA; Margaret Martonosi:Princeton University; Michael Pellauer:NVIDIA
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123948">
Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds 
</a>
</strong><br>
Haibo Zhang:Penn State; Prasanna Venkatesh Rengasamy:Penn State; Shulin Zhao:Penn State; Nachiappan Chidambaram Nachiappan:Penn State; Anand Sivasubramaniam:Penn State; Mahmut Kandemir:Penn State; Ravi Iyer:Intel; Chita R. Das:Penn State
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123971">
Architecting Hierarchical Coherence Protocols for Push-button Parametric Verification 
</a>
</strong><br>
Opeoluwa Matthews:Duke University; Daniel J. Sorin:Duke University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123944">
BVF: Enabling Significant On-Chip Power Savings via Bit-Value-Favor for Throughput Processors 
</a>
</strong><br>
Ang Li:Pacific Northwest National Laboratory; Wenfeng Zhao:University of Minnesota; Shuaiwen Leon Song:Pacific Northwest National Laboratory
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123946">
PARSNIP: Performant Architecture for Race Safety with No Impact on Precision 
</a>
</strong><br>
Yuanfeng Peng:University of Pennsylvania; Benjamin P. Wood:Wellesley College; Joseph Devietti:University of Pennsylvania
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124547">
Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks 
</a>
</strong><br>
Aditya Agrawal:UIUC; Josep Torrellas:UIUC; Sachin Idgunji:Nvidia
</td>
</tr>
<tr>
<td>17:20</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break and Poster Session&nbsp;&nbsp;<br> Thomas Paine and Riverside Pavillion </strong></td>
</tr>
<tr>
<td>18:20</td>
<td class="tdb" colspan="2"><strong>&nbsp;Business Meeting&nbsp;&nbsp; Room: Ballroom: D 
<a href = "https://www.microarch.org/businessmtg/micro50/micro2017-business_meeting-final.pdf"> Charts: </a>
<a href="https://www.microarch.org/businessmtg/micro50/micro2017-business_meeting_notes.pdf"> Notes: </a>
</strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Wednesday Oct 18, 2017 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-A GPUs-II. Michael Pellauer, Nvidia</em> <br> Ballroom ABC </strong> </td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-B OS and System Design. Nathan Beckman,  CMU</em> <br> Ballroom D </strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124532">
Unleashing the Power of GPU for Physically Based Rendering via Dynamic Ray Shuffling 
</a>
</strong><br>
Yashuai Lv: Astronautical Engineering University; Libo Huang:National University of Defense Technology; Li Shen:National University of Defense Technology; Zhiying Wang:National University of Defense Technology
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123984">
SchedTask: A Hardware-Assisted Task Scheduler 
</a>
</strong><br>
Prathmesh Kallurkar:IIT Delhi; Smruti R. Sarangi:IIT Delhi
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123968">
GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution 
</a>
</strong><br>
Youngsok Kim:Seoul National University;Jae-Eon Jo:POSTECH;Hanhwi Jang:POSTECH;Minsoo Rhu:POSTECH;Hanjun Kim:POSTECH;Jangwoo Kim:Seoul National University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123956">
Exploiting Heterogeneity for Tail Latency and Energy Efficiency
</a> 
</strong><br>
Md E. Haque:Rutgers University; Yuxiong He:Microsoft Research; Sameh Elnikety:Microsoft Research; Thu D. Nguyen:Rutgers University; Ricardo Bianchini:Microsoft Research; Kathryn S. McKinley:Google
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123978">
VersaPipe: A Versatile Programming Framework for Pipelined Computing on GPU 
</a>
</strong><br>
Zhen Zheng:Tsinghua University; Chanyoung Oh:University of Seoul; Jidong Zhai:Tsinghua University; Xipeng Shen:North Carolina State University; Youngmin Yi:University of Seoul; Wenguang Chen:Tsinghua University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123947">
TMI: Thread Memory Isolation for False Sharing Repair
</a> 
</strong><br>
Christian DeLozier:University of Pennsylvania; Ariel Eizenberg:University of Pennsylvania; Shiliang Hu:Intel; Gilles Pokam:Intel; Joseph Devietti:University of Pennsylvania
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123976">
WIREFRAME: Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs 
</a>
</strong><br>
AmirAli Abdolrashidi:University of California Riverside; Devashree Tripathy:University of California Riverside; Mehmet Esat Belviranli:Oak Ridge National Laboratories; Daniel Wong:University of California Riverside; Laxmi Narayan Bhuyan:University of California Riverside
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124541">
Estimating and Understanding Architectural Risk 
</a>
</strong><br>
Weilong Cui:University of California. Santa Barbara; Timothy Sherwood:University of California. Santa Barbara
</td>
</tr>
<tr>
<td>9:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Break  </strong></td>
</tr>
<tr>
<td>9:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-A Unconventional Architectures. Hadi Esmailzadeh,  Georgia Tech</em> <br> Ballroom ABC </strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-B Compilers and Microarchitecture. Milos Prvulovic,  Georgia Tech</em> <br> Ballroom D </strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124550">
Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations 
</a>
</strong><br>
Yipeng Huang:Columbia University; Ning Guo:Columbia University; Mingoo Seok:Columbia University; Yannis Tsividis:Columbia University; Kyle Mandli:Columbia University; Simha Sethumadhavan:Columbia University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124554">
Improving the Effectiveness of Searching for Isomorphic Chains in Superword Level Parallelism 
</a>
</strong><br>
Joonmoo Huh:North Carolina State University; James Tuck:North Carolina State University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123940">
Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction 
</a>
</strong><br>
Swamit S. Tannu:Georgia Tech; Zachary A. Myers:Stanford; Prashant J. Nair:Georgia Tech; Douglas M. Carmean:Microsoft; Moinuddin K. Qureshi:Georgia Tech
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123954">
Data Movement Aware Computation Partitioning 
</a>
</strong><br>
Xulong Tang:Penn State; Orhan Kislal:Penn State; Mahmut Kandemir:Penn State; Mustafa Karakoy:TOBB University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123949">
Optimized Surface Code Communication in Superconducting Quantum Computers 
</a>
</strong><br>
Ali Javadi-Abhari:Princeton University; Pranav Gokhale:University of Chicago; Adam Holmes:University of Chicago; Diana Franklin:University of Chicago; Kenneth R. Brown:Georgia Institute of Technology; Margaret Martonosi:Princeton University; Frederic T. Chong:University of Chicago
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123969">
Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware 
</a>
</strong><br>
Shruti Padmanabha:University of Michigan; Andrew Lukefahr:University of Michigan; Reetuparna Das:University of Michigan; Scott Mahlke:University of Michigan
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123980">
Architectural Tradeoffs for Biodegradable Computing 
</a>
</strong><br>
Ting-Jung Chang:Princeton University; Zhuozhi Yao:Princeton University; Paul J. Jackson:Princeton University; Barry P. Rand:Princeton University; David Wentzlaff:Princeton University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3136952">
Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs
</a>
</strong><br>
Ji Kim:Cornell University; Shunning Jiang:Cornell University; Christopher Torng:Cornell University; Moyang Wang:Cornell University; Shreesha Srinath:Cornell University; Berkin Ilbeyi:Cornell University; Khalid Al-Hawaj:Cornell University; Christopher Batten:Cornell University
</td>
</tr>
<tr>
<td>10:50</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Break/Room reconfiguration </strong></td>
</tr>
<tr>
<td>11:10</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Nominees. Margaret Martonosi, Princeton <br> Ballroom </strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123973">
Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS)
</a>
</strong> Daphne I. Gorman:UC Santa Cruz; Jose Renau:UC Santa Cruz; Matthew Guthaus:UC Santa Cruz.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123970">
DeftNN: Addressing Bottlenecks for DNN Execution on GPUs via Synapse Vector Elimination and Near-compute Data Fission
</a>
</strong> Parker Hill:University of Michigan; Animesh Jain:University of Michigan; Mason Hill:University of Nevada, Las Vegas; Babak Zamirai:University of Michigan; Chang-Hong Hsu:University of Michigan; Michael Laurenzano:University of Michigan; Scott Mahlke:University of Michigan; Lingjia Tang:University of Michigan; Jason Mars:University of Michigan. </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123981">
Hardware Supported Persistent Object Address Translation
</a>
</strong> Tiancong Wang:NC State University; Sakthikumaran Sambasivam:NC State University; Yan Solihin:NC State University; James Tuck:NC State University.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123952">
An Experimental Microarchitecture for a Superconducting Quantum Processor
</a>
</strong> X. Fu: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; M. A. Rol: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. C. Bultink: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; H. van Someren: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; N. Khammassi: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; I. Ashraf: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; R. F. L. Vermeulen: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; J. C. de Sterke: Topic Embedded Systems / QuTech, Delft University of Technology; W. J. Vlothuizen: Netherlands Organisation for Applied Scienti c Research (TNO) / QuTech, Delft University of Technology; R. N. Schouten: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. G. Almudever: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; L. DiCarlo: QuTech, Delft University of Technology; Kavli Institute of Nanoscience, Delft University of Technology; K. Bertels: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology.  </td>
</tr>
<tr>
<td>12:30</td>
<td colspan="2" class="tbd"> Best Paper Announcement 
</td>
</tr>
<tr>
<td>12:45</td>
<td colspan="2" class="tbd"> Adjourn 
</td>
</tr>
</tbody>
</table>

