library ieee;
use ieee.std_logic_1164.all;

entity Saugat_mping is
port (
    clk      : in std_logic;
    reset    : in std_logic;
    enable   : in std_logic;
    data_in  : in std_logic_vector(7 downto 0);
    data_out : out std_logic_vector(7 downto 0)
);
end entity Saugat_mping;

architecture Behavioral of Saugat_mping is
signal reg_data : std_logic_vector(7 downto 0);
begin
process (clk, reset)
begin
    if reset = '1' then
        reg_data <= (others => '0');
    elsif rising_edge(clk) then
        if enable = '1' then
            reg_data <= data_in;
        end if;
    end if;
end process;

data_out <= reg_data;

end architecture Behavioral;

