Classic Timing Analyzer report for Lab_1
Mon Dec 02 01:07:57 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.374 ns                                       ; w     ; PS.S2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.041 ns                                       ; PS.S5 ; y     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.037 ns                                      ; w     ; PS.S5 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S1 ; PS.S0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S1 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S5 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S3 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S0 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S0 ; PS.S1 ; clk        ; clk      ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S4 ; PS.S5 ; clk        ; clk      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S4 ; PS.S2 ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S1 ; PS.S2 ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S3 ; PS.S4 ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S5 ; PS.S1 ; clk        ; clk      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S3 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S2 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 0.374 ns   ; w    ; PS.S2 ; clk      ;
; N/A   ; None         ; 0.276 ns   ; w    ; PS.S4 ; clk      ;
; N/A   ; None         ; 0.274 ns   ; w    ; PS.S1 ; clk      ;
; N/A   ; None         ; 0.272 ns   ; w    ; PS.S3 ; clk      ;
; N/A   ; None         ; 0.272 ns   ; w    ; PS.S0 ; clk      ;
; N/A   ; None         ; 0.267 ns   ; w    ; PS.S5 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.041 ns   ; PS.S5 ; y  ; clk        ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.037 ns ; w    ; PS.S5 ; clk      ;
; N/A           ; None        ; -0.042 ns ; w    ; PS.S3 ; clk      ;
; N/A           ; None        ; -0.042 ns ; w    ; PS.S0 ; clk      ;
; N/A           ; None        ; -0.044 ns ; w    ; PS.S1 ; clk      ;
; N/A           ; None        ; -0.046 ns ; w    ; PS.S4 ; clk      ;
; N/A           ; None        ; -0.144 ns ; w    ; PS.S2 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 01:07:56 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_1 -c Lab_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "PS.S1" and destination register "PS.S0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.436 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N25; Fanout = 2; REG Node = 'PS.S1'
            Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X64_Y27_N4; Fanout = 1; COMB Node = 'Selector0~0'
            Info: 3: + IC(0.428 ns) + CELL(0.150 ns) = 1.352 ns; Loc. = LCCOMB_X64_Y27_N2; Fanout = 1; COMB Node = 'Selector0~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.436 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 2; REG Node = 'PS.S0'
            Info: Total cell delay = 0.672 ns ( 46.80 % )
            Info: Total interconnect delay = 0.764 ns ( 53.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.079 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; CLK Node = 'clk'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 2; REG Node = 'PS.S0'
                Info: Total cell delay = 1.399 ns ( 67.29 % )
                Info: Total interconnect delay = 0.680 ns ( 32.71 % )
            Info: - Longest clock path from clock "clk" to source register is 2.079 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; CLK Node = 'clk'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N25; Fanout = 2; REG Node = 'PS.S1'
                Info: Total cell delay = 1.399 ns ( 67.29 % )
                Info: Total interconnect delay = 0.680 ns ( 32.71 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "PS.S2" (data pin = "w", clock pin = "clk") is 0.374 ns
    Info: + Longest pin to register delay is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'w'
        Info: 2: + IC(1.028 ns) + CELL(0.378 ns) = 2.405 ns; Loc. = LCCOMB_X64_Y27_N22; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.489 ns; Loc. = LCFF_X64_Y27_N23; Fanout = 2; REG Node = 'PS.S2'
        Info: Total cell delay = 1.461 ns ( 58.70 % )
        Info: Total interconnect delay = 1.028 ns ( 41.30 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N23; Fanout = 2; REG Node = 'PS.S2'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
Info: tco from clock "clk" to destination pin "y" through register "PS.S5" is 8.041 ns
    Info: + Longest clock path from clock "clk" to source register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 3; REG Node = 'PS.S5'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 3; REG Node = 'PS.S5'
        Info: 2: + IC(2.904 ns) + CELL(2.808 ns) = 5.712 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'y'
        Info: Total cell delay = 2.808 ns ( 49.16 % )
        Info: Total interconnect delay = 2.904 ns ( 50.84 % )
Info: th for register "PS.S5" (data pin = "w", clock pin = "clk") is -0.037 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 3; REG Node = 'PS.S5'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'w'
        Info: 2: + IC(1.028 ns) + CELL(0.271 ns) = 2.298 ns; Loc. = LCCOMB_X64_Y27_N8; Fanout = 1; COMB Node = 'Selector5~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.382 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 3; REG Node = 'PS.S5'
        Info: Total cell delay = 1.354 ns ( 56.84 % )
        Info: Total interconnect delay = 1.028 ns ( 43.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 02 01:07:57 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


