<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>W. Belluomini | Genetic Logic Lab</title><link>/author/w.-belluomini/</link><atom:link href="/author/w.-belluomini/index.xml" rel="self" type="application/rss+xml"/><description>W. Belluomini</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jan 2001 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>W. Belluomini</title><link>/author/w.-belluomini/</link></image><item><title>Timed Circuit Verification Using TEL Structures</title><link>/publication/timed-circuit-verification-belluomini-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-verification-belluomini-2001/</guid><description/></item><item><title>Timed State Space Exploration Using POSETs</title><link>/publication/timed-state-space-belluomini-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/timed-state-space-belluomini-2000/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Timed Circuit Synthesis Using Implicit Methods</title><link>/publication/timed-circuit-synthesis-thacker-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-synthesis-thacker-1999/</guid><description/></item><item><title>Efficient Timing Analysis Algorithms for Timed State Space Exploration</title><link>/publication/efficient-timing-analysis-belluomini-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/efficient-timing-analysis-belluomini-1997/</guid><description/></item></channel></rss>