# TACSCAN-AI ğŸ«ğŸ”¬  

**TACSCAN-AI** is a student project developed for the **Sistemi Digitali M** course at the University of Bologna.
It focuses on binary classification of chest X-ray images (ChestMNIST dataset) to identify cases of cardiomegaly and analyze computational performance between CPU and GPU implementations.


## ğŸ¯ Project Goals

- Implement a **simple classifier** based on weighted sum of pixels and a decision threshold.
- Develop:
  - a **sequential C version** (CPU baseline),
  - a **naÃ¯ve CUDA version** (basic parallelization),
  - an **optimized CUDA version** applying advanced techniques (shared memory, occupancy, coalesced memory access).
- Perform **performance profiling** using Nsight Compute.
- Analyze **scaling behavior** as input image size increases (28Ã—28, 56Ã—56, up to 224Ã—224).


This work is exploratory and educational in nature â€” not intended for clinical deployment.

## ğŸ› ï¸ Tools & Libraries

- Python  
- PyTorch  
- NumPy / Pandas  
- (Planned) SimpleITK or similar for image handling  
- Jupyter Notebooks  

## ğŸ“ Project Status

ğŸ§¾ Dataset exploration (in progress)  
ğŸ”¬ Preprocessing pipeline (planned)  
ğŸ§  Model design and training (coming next)  
ğŸ“Š Evaluation and reporting (to follow)

## ğŸ“ Repository Structure (planned)

```
- `/data` â†’ datasets and preprocessing scripts
- `/src`
  - `/sequential` â†’ sequential C implementation
  - `/cuda_naive` â†’ initial CUDA implementation
  - `/cuda_opt` â†’ optimized CUDA implementation
- `/results` â†’ profiling reports, performance plots
- `/report` â†’ slides, final report
```

## ğŸ“Š Dataset

This project uses the [ChestMNIST dataset](https://medmnist.com/), a collection of preprocessed medical images available in multiple 2D and 3D resolutions.

For simplicity, the focus is solely on the **inference phase** (no training), using approximately 512 images at varying resolutions.

## âš™ CUDA Techniques
The project will apply several CUDA-specific optimization techniques, including:
- Use of **shared memory** to reduce global memory access latency,
- Designing **coalesced memory accesses** to maximize throughput,
- Tuning **grid and block configurations** to optimize SM occupancy,
- Analyzing and minimizing **warp divergence** where necessary.

## ğŸ“œ License

This project is released under the MIT License.

## ğŸ‘¨â€ğŸ’» Author

**Enrico Strangio**  
MSc student in Computer Engineering, University of Bologna  
[linkedin.com/in/enrico-strangio](https://www.linkedin.com/in/enrico-strangio)

## ğŸ“¬ Contact

Feel free to reach out if you're working on similar topics or interested in collaboration!

