cocci_test_suite() {
	enum nv_clk_src cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 97 */;
	struct nv40_clk {
		struct nvkm_clk base;
		u32 ctrl;
		u32 npll_ctrl;
		u32 npll_coef;
		u32 spll;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 31 */;
	struct nv40_clk cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 24 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 221 */;
	struct nvkm_clk **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 221 */;
	const struct nvkm_clk_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 204 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 199 */;
	struct nv40_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 148 */;
	struct nvkm_cstate *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 146 */;
	struct nvkm_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 146 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 145 */;
	struct nvbios_pll cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 128 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 127 */;
	int *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 125 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c 124 */;
}
