// Seed: 1354065777
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = id_1 == 1 >> 1'b0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    assume (id_7 | id_5);
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6 = 1;
  module_0();
  wire  id_7;
  wire  id_8;
  tri0  id_9 = 1;
endmodule
