Verilog projects made for Digital Systems Design course
