// Seed: 2852232181
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    output wor id_4
    , id_12,
    output supply1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wor id_8
    , id_13,
    input tri0 id_9,
    output wire id_10
);
  logic [7:0] id_14;
  wire id_15;
  assign id_14[1'h0] = id_1;
  assign id_10 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    output wand id_5
    , id_10,
    input wire id_6 id_11,
    output wor id_7,
    output tri0 id_8
);
  always
    if (1) id_10 = 1;
    else assert (1'b0);
  module_0(
      id_11, id_6, id_11, id_6, id_8, id_11, id_7, id_7, id_2, id_0, id_8
  );
endmodule
