<html>
<head>
<title>TriCore TC1736 (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="P0_PDR_t"><b>P0_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 0 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P0_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P0_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PD1:3</td>
<td>4 - 6</td>
<td>P0_PDR_PD1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_PDR">P0_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P1_PDR_t"><b>P1_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 1 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P1_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P1_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PD1:3</td>
<td>4 - 6</td>
<td>P1_PDR_PD1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PD2:3</td>
<td>12 - 14</td>
<td>P1_PDR_PD2_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int PDSSC1B:3</td>
<td>16 - 18</td>
<td>P1_PDR_PDSSC1B_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PDBRKOUT0:3</td>
<td>20 - 22</td>
<td>P1_PDR_PDBRKOUT0_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p1.html#P1_PDR">P1_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p1.html">P1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P2_PDR_t"><b>P2_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 2 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P2_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P2_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PD1:3</td>
<td>4 - 6</td>
<td>P2_PDR_PD1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PDMLI0:3</td>
<td>16 - 18</td>
<td>P2_PDR_PDMLI0_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PDMSC0:3</td>
<td>20 - 22</td>
<td>P2_PDR_PDMSC0_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int PDSSC1:3</td>
<td>24 - 26</td>
<td>P2_PDR_PDSSC1_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p2.html#P2_PDR">P2_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p2.html">P2</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P3_PDR_t"><b>P3_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 3 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P3_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P3_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PD1:3</td>
<td>4 - 6</td>
<td>P3_PDR_PD1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PDASC0:3</td>
<td>16 - 18</td>
<td>P3_PDR_PDASC0_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PDSSC0:3</td>
<td>20 - 22</td>
<td>P3_PDR_PDSSC0_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int PDASC1:3</td>
<td>24 - 26</td>
<td>P3_PDR_PDASC1_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int PDCAN:3</td>
<td>28 - 30</td>
<td>P3_PDR_PDCAN_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p3.html#P3_PDR">P3_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p3.html">P3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P4_PDR_t"><b>P4_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 4 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P4_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PDEXTCLK1:3</td>
<td>4 - 6</td>
<td>P4_PDR_PDEXTCLK1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PDEXTCLK0:3</td>
<td>16 - 18</td>
<td>P4_PDR_PDEXTCLK0_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p4.html#P4_PDR">P4_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p4.html">P4</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P5_PDR_t"><b>P5_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 5 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P5_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P5_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PD1:3</td>
<td>4 - 6</td>
<td>P5_PDR_PD1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PD2:3</td>
<td>8 - 10</td>
<td>P5_PDR_PD2_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PDMLI0:3</td>
<td>16 - 18</td>
<td>P5_PDR_PDMLI0_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p5.html#P5_PDR">P5_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p5.html">P5</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="P9_PDR_t"><b>P9_PDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port 9 Pad Driver Mode Register</b></td></tr>
<tr><td colspan="5"><b>P9_PDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PD0:3</td>
<td>0 - 2</td>
<td>P9_PDR_PD0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PDCAN:3</td>
<td>16 - 18</td>
<td>P9_PDR_PDCAN_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p9.html#P9_PDR">P9_PDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PC_t"><b>PC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Program Counter</b></td></tr>
<tr><td colspan="5"><b>PC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PC:31</td>
<td>1 - 31</td>
<td>PC_PC_MASK</td>
<td>0xfffffffe</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PC">PC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PCXI_t"><b>PCXI_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Previous Context Information Register</b></td></tr>
<tr><td colspan="5"><b>PCXI_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PCXO:16</td>
<td>0 - 15</td>
<td>PCXI_PCXO_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PCXS:4</td>
<td>16 - 19</td>
<td>PCXI_PCXS_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int UL:1</td>
<td>22 - 22</td>
<td>PCXI_UL_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int PIE:1</td>
<td>23 - 23</td>
<td>PCXI_PIE_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int PCPN:8</td>
<td>24 - 31</td>
<td>PCXI_PCPN_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PCXI">PCXI</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PIEAR_t"><b>PIEAR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Program Integrity Error Address Register</b></td></tr>
<tr><td colspan="5"><b>PIEAR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TA:32</td>
<td>0 - 31</td>
<td>PIEAR_TA_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PIEAR">PIEAR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PIETR_t"><b>PIETR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Program Integrity Error Trap Register</b></td></tr>
<tr><td colspan="5"><b>PIETR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int IED:1</td>
<td>0 - 0</td>
<td>PIETR_IED_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IE_T:1</td>
<td>1 - 1</td>
<td>PIETR_IE_T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int IE_C:1</td>
<td>2 - 2</td>
<td>PIETR_IE_C_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int IE_S:1</td>
<td>3 - 3</td>
<td>PIETR_IE_S_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int IE_B:1</td>
<td>4 - 4</td>
<td>PIETR_IE_B_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int BUS_ID:4</td>
<td>5 - 8</td>
<td>PIETR_BUS_ID_MASK</td>
<td>0x000001e0</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PIETR">PIETR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMI_CON0_t"><b>PMI_CON0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMI Control Register 0</b></td></tr>
<tr><td colspan="5"><b>PMI_CON0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PCBYP:1</td>
<td>1 - 1</td>
<td>PMI_CON0_PCBYP_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PMI_CON0">PMI_CON0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMI_CON1_t"><b>PMI_CON1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMI Control Register 1</b></td></tr>
<tr><td colspan="5"><b>PMI_CON1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PCINV:1</td>
<td>0 - 0</td>
<td>PMI_CON1_PCINV_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PBINV:1</td>
<td>1 - 1</td>
<td>PMI_CON1_PBINV_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PMI_CON1">PMI_CON1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMI_CON2_t"><b>PMI_CON2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMI Control Register 2</b></td></tr>
<tr><td colspan="5"><b>PMI_CON2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PC_SZ_AV:4</td>
<td>0 - 3</td>
<td>PMI_CON2_PC_SZ_AV_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PMEM_SZ_AV:12</td>
<td>4 - 15</td>
<td>PMI_CON2_PMEM_SZ_AV_MASK</td>
<td>0x0000fff0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PC_SZ_CFG:4</td>
<td>16 - 19</td>
<td>PMI_CON2_PC_SZ_CFG_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PMEM_SZ_CFG:12</td>
<td>20 - 31</td>
<td>PMI_CON2_PMEM_SZ_CFG_MASK</td>
<td>0xfff00000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PMI_CON2">PMI_CON2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMI_ID_t"><b>PMI_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMI Identification Register</b></td></tr>
<tr><td colspan="5"><b>PMI_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>PMI_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_32B:8</td>
<td>8 - 15</td>
<td>PMI_ID_MOD_32B_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD:16</td>
<td>16 - 31</td>
<td>PMI_ID_MOD_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PMI_ID">PMI_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMI_STR_t"><b>PMI_STR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMI Synchronous Trap Register</b></td></tr>
<tr><td colspan="5"><b>PMI_STR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FRESTF:1</td>
<td>0 - 0</td>
<td>PMI_STR_FRESTF_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FBESTF:1</td>
<td>2 - 2</td>
<td>PMI_STR_FBESTF_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FPESTF:1</td>
<td>12 - 12</td>
<td>PMI_STR_FPESTF_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int FMESTF:1</td>
<td>14 - 14</td>
<td>PMI_STR_FMESTF_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PMI_STR">PMI_STR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMU0_ID_t"><b>PMU0_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PMU0 Identification Register</b></td></tr>
<tr><td colspan="5"><b>PMU0_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>PMU0_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_TYPE:8</td>
<td>8 - 15</td>
<td>PMU0_ID_MOD_TYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD_NUMBER:16</td>
<td>16 - 31</td>
<td>PMU0_ID_MOD_NUMBER_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../pmu.html#PMU0_ID">PMU0_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../pmu.html">PMU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PMU0_OVRCON_t"><b>PMU0_OVRCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Overlay RAM Control Register</b></td></tr>
<tr><td colspan="5"><b>PMU0_OVRCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int OLDAEN:1</td>
<td>0 - 0</td>
<td>PMU0_OVRCON_OLDAEN_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int POLDAEN:1</td>
<td>1 - 1</td>
<td>PMU0_OVRCON_POLDAEN_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int PPERCTR:1</td>
<td>8 - 8</td>
<td>PMU0_OVRCON_PPERCTR_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PEREN:1</td>
<td>9 - 9</td>
<td>PMU0_OVRCON_PEREN_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PB0W:1</td>
<td>10 - 10</td>
<td>PMU0_OVRCON_PB0W_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int PB1W:1</td>
<td>11 - 11</td>
<td>PMU0_OVRCON_PB1W_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int PB0R:1</td>
<td>12 - 12</td>
<td>PMU0_OVRCON_PB0R_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int PB1R:1</td>
<td>13 - 13</td>
<td>PMU0_OVRCON_PB1R_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int PB0ERR:1</td>
<td>14 - 14</td>
<td>PMU0_OVRCON_PB0ERR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int PB1ERR:1</td>
<td>15 - 15</td>
<td>PMU0_OVRCON_PB1ERR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../pmu.html#PMU0_OVRCON">PMU0_OVRCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../pmu.html">PMU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="PSW_t"><b>PSW_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Program Status Word</b></td></tr>
<tr><td colspan="5"><b>PSW_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CDC:7</td>
<td>0 - 6</td>
<td>PSW_CDC_MASK</td>
<td>0x0000007f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CDE:1</td>
<td>7 - 7</td>
<td>PSW_CDE_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int GW:1</td>
<td>8 - 8</td>
<td>PSW_GW_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int IS:1</td>
<td>9 - 9</td>
<td>PSW_IS_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int IO:2</td>
<td>10 - 11</td>
<td>PSW_IO_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int PRS:2</td>
<td>12 - 13</td>
<td>PSW_PRS_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RM:2</td>
<td>24 - 25</td>
<td>PSW_RM_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int FX:1</td>
<td>26 - 26</td>
<td>PSW_FX_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int SAV:1</td>
<td>27 - 27</td>
<td>PSW_SAV_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int AV:1</td>
<td>28 - 28</td>
<td>PSW_AV_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SV:1</td>
<td>29 - 29</td>
<td>PSW_SV_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>30 - 30</td>
<td>PSW_V_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int C:1</td>
<td>31 - 31</td>
<td>PSW_C_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#PSW">PSW</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Pn_ESR_t"><b>Pn_ESR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port n Emergency Stop Register</b></td></tr>
<tr><td colspan="5"><b>Pn_ESR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EN0:1</td>
<td>0 - 0</td>
<td>Pn_ESR_EN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EN1:1</td>
<td>1 - 1</td>
<td>Pn_ESR_EN1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int EN2:1</td>
<td>2 - 2</td>
<td>Pn_ESR_EN2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EN3:1</td>
<td>3 - 3</td>
<td>Pn_ESR_EN3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int EN4:1</td>
<td>4 - 4</td>
<td>Pn_ESR_EN4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EN5:1</td>
<td>5 - 5</td>
<td>Pn_ESR_EN5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int EN6:1</td>
<td>6 - 6</td>
<td>Pn_ESR_EN6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EN7:1</td>
<td>7 - 7</td>
<td>Pn_ESR_EN7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EN8:1</td>
<td>8 - 8</td>
<td>Pn_ESR_EN8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EN9:1</td>
<td>9 - 9</td>
<td>Pn_ESR_EN9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int EN10:1</td>
<td>10 - 10</td>
<td>Pn_ESR_EN10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int EN11:1</td>
<td>11 - 11</td>
<td>Pn_ESR_EN11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int EN12:1</td>
<td>12 - 12</td>
<td>Pn_ESR_EN12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int EN13:1</td>
<td>13 - 13</td>
<td>Pn_ESR_EN13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int EN14:1</td>
<td>14 - 14</td>
<td>Pn_ESR_EN14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN15:1</td>
<td>15 - 15</td>
<td>Pn_ESR_EN15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_ESR">P0_ESR</a>,    
<a class="url" href="../p1.html#P1_ESR">P1_ESR</a>,    
<a class="url" href="../p2.html#P2_ESR">P2_ESR</a>,    
<a class="url" href="../p3.html#P3_ESR">P3_ESR</a>,    
<a class="url" href="../p4.html#P4_ESR">P4_ESR</a>,    
<a class="url" href="../p5.html#P5_ESR">P5_ESR</a>,    
<a class="url" href="../p9.html#P9_ESR">P9_ESR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>, 
<a class="url" href="../p1.html">P1</a>, 
<a class="url" href="../p2.html">P2</a>, 
<a class="url" href="../p3.html">P3</a>, 
<a class="url" href="../p4.html">P4</a>, 
<a class="url" href="../p5.html">P5</a>, 
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Pn_IN_t"><b>Pn_IN_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port n Input Register</b></td></tr>
<tr><td colspan="5"><b>Pn_IN_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int P0:1</td>
<td>0 - 0</td>
<td>Pn_IN_P0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int P1:1</td>
<td>1 - 1</td>
<td>Pn_IN_P1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int P2:1</td>
<td>2 - 2</td>
<td>Pn_IN_P2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int P3:1</td>
<td>3 - 3</td>
<td>Pn_IN_P3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int P4:1</td>
<td>4 - 4</td>
<td>Pn_IN_P4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int P5:1</td>
<td>5 - 5</td>
<td>Pn_IN_P5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int P6:1</td>
<td>6 - 6</td>
<td>Pn_IN_P6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int P7:1</td>
<td>7 - 7</td>
<td>Pn_IN_P7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int P8:1</td>
<td>8 - 8</td>
<td>Pn_IN_P8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int P9:1</td>
<td>9 - 9</td>
<td>Pn_IN_P9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int P10:1</td>
<td>10 - 10</td>
<td>Pn_IN_P10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int P11:1</td>
<td>11 - 11</td>
<td>Pn_IN_P11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int P12:1</td>
<td>12 - 12</td>
<td>Pn_IN_P12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int P13:1</td>
<td>13 - 13</td>
<td>Pn_IN_P13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int P14:1</td>
<td>14 - 14</td>
<td>Pn_IN_P14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int P15:1</td>
<td>15 - 15</td>
<td>Pn_IN_P15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_IN">P0_IN</a>,    
<a class="url" href="../p1.html#P1_IN">P1_IN</a>,    
<a class="url" href="../p2.html#P2_IN">P2_IN</a>,    
<a class="url" href="../p3.html#P3_IN">P3_IN</a>,    
<a class="url" href="../p4.html#P4_IN">P4_IN</a>,    
<a class="url" href="../p5.html#P5_IN">P5_IN</a>,    
<a class="url" href="../p9.html#P9_IN">P9_IN</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>, 
<a class="url" href="../p1.html">P1</a>, 
<a class="url" href="../p2.html">P2</a>, 
<a class="url" href="../p3.html">P3</a>, 
<a class="url" href="../p4.html">P4</a>, 
<a class="url" href="../p5.html">P5</a>, 
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Pn_IOCRm_t"><b>Pn_IOCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port n Input/Output Control Register m</b></td></tr>
<tr><td colspan="5"><b>Pn_IOCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PC12:4</td>
<td>4 - 7</td>
<td>Pn_IOCRm_PC12_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PC13:4</td>
<td>12 - 15</td>
<td>Pn_IOCRm_PC13_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int PC14:4</td>
<td>20 - 23</td>
<td>Pn_IOCRm_PC14_MASK</td>
<td>0x00f00000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int PC15:4</td>
<td>28 - 31</td>
<td>Pn_IOCRm_PC15_MASK</td>
<td>0xf0000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_IOCR0">P0_IOCR0</a>,    
<a class="url" href="../p0.html#P0_IOCR12">P0_IOCR12</a>,    
<a class="url" href="../p0.html#P0_IOCR4">P0_IOCR4</a>,    
<a class="url" href="../p0.html#P0_IOCR8">P0_IOCR8</a>,    
<a class="url" href="../p1.html#P1_IOCR0">P1_IOCR0</a>,    
<a class="url" href="../p1.html#P1_IOCR12">P1_IOCR12</a>,    
<a class="url" href="../p1.html#P1_IOCR4">P1_IOCR4</a>,    
<a class="url" href="../p1.html#P1_IOCR8">P1_IOCR8</a>,    
<a class="url" href="../p2.html#P2_IOCR0">P2_IOCR0</a>,    
<a class="url" href="../p2.html#P2_IOCR12">P2_IOCR12</a>,    
<a class="url" href="../p2.html#P2_IOCR4">P2_IOCR4</a>,    
<a class="url" href="../p2.html#P2_IOCR8">P2_IOCR8</a>,    
<a class="url" href="../p3.html#P3_IOCR0">P3_IOCR0</a>,    
<a class="url" href="../p3.html#P3_IOCR12">P3_IOCR12</a>,    
<a class="url" href="../p3.html#P3_IOCR4">P3_IOCR4</a>,    
<a class="url" href="../p3.html#P3_IOCR8">P3_IOCR8</a>,    
<a class="url" href="../p4.html#P4_IOCR0">P4_IOCR0</a>,    
<a class="url" href="../p5.html#P5_IOCR0">P5_IOCR0</a>,    
<a class="url" href="../p5.html#P5_IOCR12">P5_IOCR12</a>,    
<a class="url" href="../p5.html#P5_IOCR4">P5_IOCR4</a>,    
<a class="url" href="../p5.html#P5_IOCR8">P5_IOCR8</a>,    
<a class="url" href="../p9.html#P9_IOCR0">P9_IOCR0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>, 
<a class="url" href="../p1.html">P1</a>, 
<a class="url" href="../p2.html">P2</a>, 
<a class="url" href="../p3.html">P3</a>, 
<a class="url" href="../p4.html">P4</a>, 
<a class="url" href="../p5.html">P5</a>, 
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Pn_OMR_t"><b>Pn_OMR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port n Output Modification Register</b></td></tr>
<tr><td colspan="5"><b>Pn_OMR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PS0:1</td>
<td>0 - 0</td>
<td>Pn_OMR_PS0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PS1:1</td>
<td>1 - 1</td>
<td>Pn_OMR_PS1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int PS2:1</td>
<td>2 - 2</td>
<td>Pn_OMR_PS2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int PS3:1</td>
<td>3 - 3</td>
<td>Pn_OMR_PS3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int PS4:1</td>
<td>4 - 4</td>
<td>Pn_OMR_PS4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PS5:1</td>
<td>5 - 5</td>
<td>Pn_OMR_PS5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PS6:1</td>
<td>6 - 6</td>
<td>Pn_OMR_PS6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int PS7:1</td>
<td>7 - 7</td>
<td>Pn_OMR_PS7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int PS8:1</td>
<td>8 - 8</td>
<td>Pn_OMR_PS8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PS9:1</td>
<td>9 - 9</td>
<td>Pn_OMR_PS9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PS10:1</td>
<td>10 - 10</td>
<td>Pn_OMR_PS10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int PS11:1</td>
<td>11 - 11</td>
<td>Pn_OMR_PS11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int PS12:1</td>
<td>12 - 12</td>
<td>Pn_OMR_PS12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int PS13:1</td>
<td>13 - 13</td>
<td>Pn_OMR_PS13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int PS14:1</td>
<td>14 - 14</td>
<td>Pn_OMR_PS14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int PS15:1</td>
<td>15 - 15</td>
<td>Pn_OMR_PS15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int PR0:1</td>
<td>16 - 16</td>
<td>Pn_OMR_PR0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PR1:1</td>
<td>17 - 17</td>
<td>Pn_OMR_PR1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int PR2:1</td>
<td>18 - 18</td>
<td>Pn_OMR_PR2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int PR3:1</td>
<td>19 - 19</td>
<td>Pn_OMR_PR3_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int PR4:1</td>
<td>20 - 20</td>
<td>Pn_OMR_PR4_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int PR5:1</td>
<td>21 - 21</td>
<td>Pn_OMR_PR5_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int PR6:1</td>
<td>22 - 22</td>
<td>Pn_OMR_PR6_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int PR7:1</td>
<td>23 - 23</td>
<td>Pn_OMR_PR7_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int PR8:1</td>
<td>24 - 24</td>
<td>Pn_OMR_PR8_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int PR9:1</td>
<td>25 - 25</td>
<td>Pn_OMR_PR9_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int PR10:1</td>
<td>26 - 26</td>
<td>Pn_OMR_PR10_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int PR11:1</td>
<td>27 - 27</td>
<td>Pn_OMR_PR11_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int PR12:1</td>
<td>28 - 28</td>
<td>Pn_OMR_PR12_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int PR13:1</td>
<td>29 - 29</td>
<td>Pn_OMR_PR13_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int PR14:1</td>
<td>30 - 30</td>
<td>Pn_OMR_PR14_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int PR15:1</td>
<td>31 - 31</td>
<td>Pn_OMR_PR15_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_OMR">P0_OMR</a>,    
<a class="url" href="../p1.html#P1_OMR">P1_OMR</a>,    
<a class="url" href="../p2.html#P2_OMR">P2_OMR</a>,    
<a class="url" href="../p3.html#P3_OMR">P3_OMR</a>,    
<a class="url" href="../p4.html#P4_OMR">P4_OMR</a>,    
<a class="url" href="../p5.html#P5_OMR">P5_OMR</a>,    
<a class="url" href="../p9.html#P9_OMR">P9_OMR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>, 
<a class="url" href="../p1.html">P1</a>, 
<a class="url" href="../p2.html">P2</a>, 
<a class="url" href="../p3.html">P3</a>, 
<a class="url" href="../p4.html">P4</a>, 
<a class="url" href="../p5.html">P5</a>, 
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Pn_OUT_t"><b>Pn_OUT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port n Output Register</b></td></tr>
<tr><td colspan="5"><b>Pn_OUT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int P0:1</td>
<td>0 - 0</td>
<td>Pn_OUT_P0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int P1:1</td>
<td>1 - 1</td>
<td>Pn_OUT_P1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int P2:1</td>
<td>2 - 2</td>
<td>Pn_OUT_P2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int P3:1</td>
<td>3 - 3</td>
<td>Pn_OUT_P3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int P4:1</td>
<td>4 - 4</td>
<td>Pn_OUT_P4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int P5:1</td>
<td>5 - 5</td>
<td>Pn_OUT_P5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int P6:1</td>
<td>6 - 6</td>
<td>Pn_OUT_P6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int P7:1</td>
<td>7 - 7</td>
<td>Pn_OUT_P7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int P8:1</td>
<td>8 - 8</td>
<td>Pn_OUT_P8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int P9:1</td>
<td>9 - 9</td>
<td>Pn_OUT_P9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int P10:1</td>
<td>10 - 10</td>
<td>Pn_OUT_P10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int P11:1</td>
<td>11 - 11</td>
<td>Pn_OUT_P11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int P12:1</td>
<td>12 - 12</td>
<td>Pn_OUT_P12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int P13:1</td>
<td>13 - 13</td>
<td>Pn_OUT_P13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int P14:1</td>
<td>14 - 14</td>
<td>Pn_OUT_P14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int P15:1</td>
<td>15 - 15</td>
<td>Pn_OUT_P15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../p0.html#P0_OUT">P0_OUT</a>,    
<a class="url" href="../p1.html#P1_OUT">P1_OUT</a>,    
<a class="url" href="../p2.html#P2_OUT">P2_OUT</a>,    
<a class="url" href="../p3.html#P3_OUT">P3_OUT</a>,    
<a class="url" href="../p4.html#P4_OUT">P4_OUT</a>,    
<a class="url" href="../p5.html#P5_OUT">P5_OUT</a>,    
<a class="url" href="../p9.html#P9_OUT">P9_OUT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../p0.html">P0</a>, 
<a class="url" href="../p1.html">P1</a>, 
<a class="url" href="../p2.html">P2</a>, 
<a class="url" href="../p3.html">P3</a>, 
<a class="url" href="../p4.html">P4</a>, 
<a class="url" href="../p5.html">P5</a>, 
<a class="url" href="../p9.html">P9</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
