
2-gets-until-test.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	e3a0b000 	mov	fp, #0
    8008:	eb000345 	bl	8d24 <_cstart>
    800c:	eb00035c 	bl	8d84 <rpi_reboot>

00008010 <notmain>:
// test of gets_until: enter lines in pi-cat.  if you hit newline will send to the pi
#include "rpi.h"
#include "sw-uart.h"

void notmain(void) {
    8010:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8014:	e24dde41 	sub	sp, sp, #1040	; 0x410
    8018:	e24dd00c 	sub	sp, sp, #12
    uart_init();
    801c:	eb00051b 	bl	9490 <uart_init>
    enable_cache();
    8020:	eb00032d 	bl	8cdc <enable_cache>

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);
    8024:	e59f30e8 	ldr	r3, [pc, #232]	; 8114 <notmain+0x104>
    8028:	e58d3000 	str	r3, [sp]
    802c:	e28d0b01 	add	r0, sp, #1024	; 0x400
    8030:	e280000c 	add	r0, r0, #12
    8034:	e3a01014 	mov	r1, #20
    8038:	e3a02015 	mov	r2, #21
    803c:	e59f30d4 	ldr	r3, [pc, #212]	; 8118 <notmain+0x108>
    8040:	eb000147 	bl	8564 <sw_uart_init_helper>

    for(int i = 0; i < 4; i++) {
    8044:	e3a04000 	mov	r4, #0
        unsigned timeout = 5;
        printk("iter=%d, going to do a get of a whole line (timeout=%d)\n", i, timeout);
    8048:	e59f80cc 	ldr	r8, [pc, #204]	; 811c <notmain+0x10c>

        sw_uart_printk(&u, "enter a line: ");
    804c:	e59f70cc 	ldr	r7, [pc, #204]	; 8120 <notmain+0x110>

        char buf[1024];
        int res = sw_uart_gets_until(&u, buf, sizeof buf, '\n', timeout*1000*1000);
    8050:	e59f60cc 	ldr	r6, [pc, #204]	; 8124 <notmain+0x114>
        if(res <= 0)
            printk("timeout: res=%d!!\n", res);
        else {
            assert(strlen(buf) == res);
            // kill newline.
            buf[res-1] = 0;
    8054:	e59fa0cc 	ldr	sl, [pc, #204]	; 8128 <notmain+0x118>
            printk("SW-UART: got string <%s>\n", buf);
    8058:	e59f90cc 	ldr	r9, [pc, #204]	; 812c <notmain+0x11c>

        char buf[1024];
        int res = sw_uart_gets_until(&u, buf, sizeof buf, '\n', timeout*1000*1000);

        if(res <= 0)
            printk("timeout: res=%d!!\n", res);
    805c:	e59fb0cc 	ldr	fp, [pc, #204]	; 8130 <notmain+0x120>
    enable_cache();

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);

    for(int i = 0; i < 4; i++) {
    8060:	ea000028 	b	8108 <notmain+0xf8>
        unsigned timeout = 5;
        printk("iter=%d, going to do a get of a whole line (timeout=%d)\n", i, timeout);
    8064:	e1a00008 	mov	r0, r8
    8068:	e1a01004 	mov	r1, r4
    806c:	e3a02005 	mov	r2, #5
    8070:	eb0001b2 	bl	8740 <printk>

        sw_uart_printk(&u, "enter a line: ");
    8074:	e28d0b01 	add	r0, sp, #1024	; 0x400
    8078:	e280000c 	add	r0, r0, #12
    807c:	e1a01007 	mov	r1, r7
    8080:	eb00017c 	bl	8678 <sw_uart_printk>

        char buf[1024];
        int res = sw_uart_gets_until(&u, buf, sizeof buf, '\n', timeout*1000*1000);
    8084:	e58d6000 	str	r6, [sp]
    8088:	e28d0b01 	add	r0, sp, #1024	; 0x400
    808c:	e280000c 	add	r0, r0, #12
    8090:	e28d100c 	add	r1, sp, #12
    8094:	e3a02b01 	mov	r2, #1024	; 0x400
    8098:	e3a0300a 	mov	r3, #10
    809c:	eb0000ef 	bl	8460 <sw_uart_gets_until>

        if(res <= 0)
    80a0:	e2505000 	subs	r5, r0, #0
    80a4:	ca000003 	bgt	80b8 <notmain+0xa8>
            printk("timeout: res=%d!!\n", res);
    80a8:	e1a0000b 	mov	r0, fp
    80ac:	e1a01005 	mov	r1, r5
    80b0:	eb0001a2 	bl	8740 <printk>
    80b4:	ea000012 	b	8104 <notmain+0xf4>
        else {
            assert(strlen(buf) == res);
    80b8:	e28d000c 	add	r0, sp, #12
    80bc:	eb0001c2 	bl	87cc <strlen>
    80c0:	e1500005 	cmp	r0, r5
    80c4:	0a000005 	beq	80e0 <notmain+0xd0>
    80c8:	e59f0064 	ldr	r0, [pc, #100]	; 8134 <notmain+0x124>
    80cc:	e59f1064 	ldr	r1, [pc, #100]	; 8138 <notmain+0x128>
    80d0:	e59f2064 	ldr	r2, [pc, #100]	; 813c <notmain+0x12c>
    80d4:	e3a03018 	mov	r3, #24
    80d8:	eb000198 	bl	8740 <printk>
    80dc:	eb000306 	bl	8cfc <clean_reboot>
            // kill newline.
            buf[res-1] = 0;
    80e0:	e2455001 	sub	r5, r5, #1
    80e4:	e28d3e41 	add	r3, sp, #1040	; 0x410
    80e8:	e2833008 	add	r3, r3, #8
    80ec:	e0835005 	add	r5, r3, r5
    80f0:	e3a03000 	mov	r3, #0
    80f4:	e7c5300a 	strb	r3, [r5, sl]
            printk("SW-UART: got string <%s>\n", buf);
    80f8:	e1a00009 	mov	r0, r9
    80fc:	e28d100c 	add	r1, sp, #12
    8100:	eb00018e 	bl	8740 <printk>
    enable_cache();

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);

    for(int i = 0; i < 4; i++) {
    8104:	e2844001 	add	r4, r4, #1
    8108:	e3540003 	cmp	r4, #3
    810c:	daffffd4 	ble	8064 <notmain+0x54>
            // kill newline.
            buf[res-1] = 0;
            printk("SW-UART: got string <%s>\n", buf);
        }
    }
    clean_reboot();
    8110:	eb0002f9 	bl	8cfc <clean_reboot>
    8114:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    8118:	0001c200 	andeq	ip, r1, r0, lsl #4
    811c:	00009680 	andeq	r9, r0, r0, lsl #13
    8120:	000096bc 			; <UNDEFINED> instruction: 0x000096bc
    8124:	004c4b40 	subeq	r4, ip, r0, asr #22
    8128:	fffffbf4 			; <UNDEFINED> instruction: 0xfffffbf4
    812c:	00009718 	andeq	r9, r0, r8, lsl r7
    8130:	000096cc 	andeq	r9, r0, ip, asr #13
    8134:	000096e0 	andeq	r9, r0, r0, ror #13
    8138:	00009704 	andeq	r9, r0, r4, lsl #14
    813c:	00009678 	andeq	r9, r0, r8, ror r6

00008140 <sw_uart_putc>:
 */ 
#include "rpi.h"
#include "sw-uart.h"
#include "cycle-util.h"

void sw_uart_putc(sw_uart_t *uart, unsigned char c) {
    8140:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8144:	e1a07001 	mov	r7, r1
    // use local variables to minimize any loads or stores
    int tx = uart->tx;
    8148:	e5d06000 	ldrb	r6, [r0]
    uint32_t n = uart->cycle_per_bit,
    814c:	e5905008 	ldr	r5, [r0, #8]
             u = n,
             s = cycle_cnt_read();
    8150:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
	
	// get start conditions
	unsigned end = n;
	unsigned start = cycle_cnt_read();
    8154:	ee1f4f3c 	mrc	15, 0, r4, cr15, cr12, {1}
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8158:	e1a00006 	mov	r0, r6
    815c:	e3a01000 	mov	r1, #0
    8160:	eb0003d2 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8164:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8168:	e0643003 	rsb	r3, r4, r3
    816c:	e1550003 	cmp	r5, r3
    8170:	8afffffb 	bhi	8164 <sw_uart_putc+0x24>

	// lower line (line idling)
	write_cyc_until(tx, 0, start, end);
	end += n; 
    8174:	e1a08085 	lsl	r8, r5, #1
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8178:	e1a00006 	mov	r0, r6
    817c:	e2071001 	and	r1, r7, #1
    8180:	eb0003ca 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8184:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8188:	e0643003 	rsb	r3, r4, r3
    818c:	e1580003 	cmp	r8, r3
    8190:	8afffffb 	bhi	8184 <sw_uart_putc+0x44>
	write_cyc_until(tx, c & 1, start, end);
	end += n; 
    8194:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8198:	e1a00006 	mov	r0, r6
    819c:	e2071002 	and	r1, r7, #2
    81a0:	eb0003c2 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81a4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81a8:	e0643003 	rsb	r3, r4, r3
    81ac:	e1580003 	cmp	r8, r3
    81b0:	8afffffb 	bhi	81a4 <sw_uart_putc+0x64>
	write_cyc_until(tx, c & 2, start, end);
	end += n; 
    81b4:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81b8:	e1a00006 	mov	r0, r6
    81bc:	e2071004 	and	r1, r7, #4
    81c0:	eb0003ba 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81c4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81c8:	e0643003 	rsb	r3, r4, r3
    81cc:	e1580003 	cmp	r8, r3
    81d0:	8afffffb 	bhi	81c4 <sw_uart_putc+0x84>
	write_cyc_until(tx, c & 4, start, end);
	end += n; 
    81d4:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81d8:	e1a00006 	mov	r0, r6
    81dc:	e2071008 	and	r1, r7, #8
    81e0:	eb0003b2 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81e4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81e8:	e0643003 	rsb	r3, r4, r3
    81ec:	e1580003 	cmp	r8, r3
    81f0:	8afffffb 	bhi	81e4 <sw_uart_putc+0xa4>
	write_cyc_until(tx, c & 8, start, end);
	end += n; 
    81f4:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81f8:	e1a00006 	mov	r0, r6
    81fc:	e2071010 	and	r1, r7, #16
    8200:	eb0003aa 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8204:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8208:	e0643003 	rsb	r3, r4, r3
    820c:	e1580003 	cmp	r8, r3
    8210:	8afffffb 	bhi	8204 <sw_uart_putc+0xc4>
	write_cyc_until(tx, c & 16, start, end);
	end += n; 
    8214:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8218:	e1a00006 	mov	r0, r6
    821c:	e2071020 	and	r1, r7, #32
    8220:	eb0003a2 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8224:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8228:	e0643003 	rsb	r3, r4, r3
    822c:	e1580003 	cmp	r8, r3
    8230:	8afffffb 	bhi	8224 <sw_uart_putc+0xe4>
	write_cyc_until(tx, c & 32, start, end);
	end += n; 
    8234:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8238:	e1a00006 	mov	r0, r6
    823c:	e2071040 	and	r1, r7, #64	; 0x40
    8240:	eb00039a 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8244:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8248:	e0643003 	rsb	r3, r4, r3
    824c:	e1580003 	cmp	r8, r3
    8250:	8afffffb 	bhi	8244 <sw_uart_putc+0x104>
	write_cyc_until(tx, c & 64, start, end);
	end += n; 
    8254:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8258:	e1a00006 	mov	r0, r6
    825c:	e2071080 	and	r1, r7, #128	; 0x80
    8260:	eb000392 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8264:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8268:	e0643003 	rsb	r3, r4, r3
    826c:	e1580003 	cmp	r8, r3
    8270:	8afffffb 	bhi	8264 <sw_uart_putc+0x124>
	write_cyc_until(tx, c & 128, start, end);
	end += n; 
    8274:	e0885005 	add	r5, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8278:	e1a00006 	mov	r0, r6
    827c:	e3a01001 	mov	r1, #1
    8280:	eb00038a 	bl	90b0 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    8284:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8288:	e0643003 	rsb	r3, r4, r3
    828c:	e1550003 	cmp	r5, r3
    8290:	8afffffb 	bhi	8284 <sw_uart_putc+0x144>
	write_cyc_until(tx, 1, start, end);
}
    8294:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00008298 <sw_uart_getc_timeout>:
}

// do this second: you can type in pi-cat to send stuff.
//      EASY BUG: if you are reading input, but you do not get here in 
//      time it will disappear.
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
    8298:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    829c:	e1a09000 	mov	r9, r0
   int rx = uart->rx;
    82a0:	e5d07001 	ldrb	r7, [r0, #1]
    82a4:	e1a05007 	mov	r5, r7

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
    82a8:	e1a06001 	mov	r6, r1
	write_cyc_until(tx, 1, start, end);
}

// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    82ac:	eb0002cd 	bl	8de8 <timer_get_usec_raw>
    82b0:	e1a04000 	mov	r4, r0
    while(1) {
        if(gpio_read(rx) == v)
    82b4:	e1a00005 	mov	r0, r5
    82b8:	eb000369 	bl	9064 <gpio_read>
    82bc:	e3500000 	cmp	r0, #0
    82c0:	0a000005 	beq	82dc <sw_uart_getc_timeout+0x44>
            return 1;
        if(timer_get_usec_raw() - start > timeout_usec)
    82c4:	eb0002c7 	bl	8de8 <timer_get_usec_raw>
    82c8:	e0640000 	rsb	r0, r4, r0
    82cc:	e1560000 	cmp	r6, r0
    82d0:	2afffff7 	bcs	82b4 <sw_uart_getc_timeout+0x1c>
            return 0;
    82d4:	e3a03000 	mov	r3, #0
    82d8:	ea000000 	b	82e0 <sw_uart_getc_timeout+0x48>
// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    while(1) {
        if(gpio_read(rx) == v)
            return 1;
    82dc:	e3a03001 	mov	r3, #1
//      time it will disappear.
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
   int rx = uart->rx;

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
    82e0:	e3530000 	cmp	r3, #0
    82e4:	0a000059 	beq	8450 <sw_uart_getc_timeout+0x1b8>
        return -1;

    // do this first so we have a tighter bound (maybe)
    unsigned s = cycle_cnt_read();  // subtract off slop?
    82e8:	ee1f8f3c 	mrc	15, 0, r8, cr15, cr12, {1}

    // store these in locals to minimize load stores later.
    uint32_t u = uart->cycle_per_bit;
    82ec:	e5994008 	ldr	r4, [r9, #8]
    unsigned n = u/2;
    unsigned c = 0;

    // wait one period + 1/2 to get in the middle of the next read.
    delay_ncycles(s, n + 1*u);
    82f0:	e08420a4 	add	r2, r4, r4, lsr #1
    82f4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    82f8:	e0683003 	rsb	r3, r8, r3
    82fc:	e1520003 	cmp	r2, r3
    8300:	8afffffb 	bhi	82f4 <sw_uart_getc_timeout+0x5c>
	
	s += u;
    8304:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx);
    8308:	e1a00007 	mov	r0, r7
    830c:	eb000354 	bl	9064 <gpio_read>
    8310:	e1a09750 	asr	r9, r0, r7
    8314:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8318:	e0683003 	rsb	r3, r8, r3
    831c:	e1540003 	cmp	r4, r3
    8320:	8afffffb 	bhi	8314 <sw_uart_getc_timeout+0x7c>
    delay_ncycles(s, u);
	s += u; 
    8324:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 1;
    8328:	e1a00007 	mov	r0, r7
    832c:	eb00034c 	bl	9064 <gpio_read>
    8330:	e1a00750 	asr	r0, r0, r7
    8334:	e1899080 	orr	r9, r9, r0, lsl #1
    8338:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    833c:	e0683003 	rsb	r3, r8, r3
    8340:	e1540003 	cmp	r4, r3
    8344:	8afffffb 	bhi	8338 <sw_uart_getc_timeout+0xa0>
    delay_ncycles(s, u);
	s += u;
    8348:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 2;
    834c:	e1a00007 	mov	r0, r7
    8350:	eb000343 	bl	9064 <gpio_read>
    8354:	e1a00750 	asr	r0, r0, r7
    8358:	e1899100 	orr	r9, r9, r0, lsl #2
    835c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8360:	e0683003 	rsb	r3, r8, r3
    8364:	e1540003 	cmp	r4, r3
    8368:	8afffffb 	bhi	835c <sw_uart_getc_timeout+0xc4>
    delay_ncycles(s, u);
	s += u;
    836c:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 3;
    8370:	e1a00007 	mov	r0, r7
    8374:	eb00033a 	bl	9064 <gpio_read>
    8378:	e1a00750 	asr	r0, r0, r7
    837c:	e1899180 	orr	r9, r9, r0, lsl #3
    8380:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8384:	e0683003 	rsb	r3, r8, r3
    8388:	e1540003 	cmp	r4, r3
    838c:	8afffffb 	bhi	8380 <sw_uart_getc_timeout+0xe8>
    delay_ncycles(s, u);
	s += u;
    8390:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 4;
    8394:	e1a00007 	mov	r0, r7
    8398:	eb000331 	bl	9064 <gpio_read>
    839c:	e1a00750 	asr	r0, r0, r7
    83a0:	e1899200 	orr	r9, r9, r0, lsl #4
    83a4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    83a8:	e0683003 	rsb	r3, r8, r3
    83ac:	e1540003 	cmp	r4, r3
    83b0:	8afffffb 	bhi	83a4 <sw_uart_getc_timeout+0x10c>
    delay_ncycles(s, u);
	s += u;
    83b4:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 5;
    83b8:	e1a00007 	mov	r0, r7
    83bc:	eb000328 	bl	9064 <gpio_read>
    83c0:	e1a00750 	asr	r0, r0, r7
    83c4:	e1899280 	orr	r9, r9, r0, lsl #5
    83c8:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    83cc:	e0683003 	rsb	r3, r8, r3
    83d0:	e1540003 	cmp	r4, r3
    83d4:	8afffffb 	bhi	83c8 <sw_uart_getc_timeout+0x130>
    delay_ncycles(s, u);
	s += u;
    83d8:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 6;
    83dc:	e1a00007 	mov	r0, r7
    83e0:	eb00031f 	bl	9064 <gpio_read>
    83e4:	e1a00750 	asr	r0, r0, r7
    83e8:	e1899300 	orr	r9, r9, r0, lsl #6
    83ec:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    83f0:	e0683003 	rsb	r3, r8, r3
    83f4:	e1540003 	cmp	r4, r3
    83f8:	8afffffb 	bhi	83ec <sw_uart_getc_timeout+0x154>
    delay_ncycles(s, u);
	s += u;
    c |= (gpio_read(rx) >> rx) << 7;
    83fc:	e1a00007 	mov	r0, r7
    8400:	eb000317 	bl	9064 <gpio_read>
    8404:	e1a00750 	asr	r0, r0, r7
    8408:	e1899380 	orr	r9, r9, r0, lsl #7
	write_cyc_until(tx, 1, start, end);
}

// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    840c:	eb000275 	bl	8de8 <timer_get_usec_raw>
    8410:	e1a04000 	mov	r4, r0
    while(1) {
        if(gpio_read(rx) == v)
    8414:	e1a00005 	mov	r0, r5
    8418:	eb000311 	bl	9064 <gpio_read>
    841c:	e3500000 	cmp	r0, #0
    8420:	0a000005 	beq	843c <sw_uart_getc_timeout+0x1a4>
            return 1;
        if(timer_get_usec_raw() - start > timeout_usec)
    8424:	eb00026f 	bl	8de8 <timer_get_usec_raw>
    8428:	e0640000 	rsb	r0, r4, r0
    842c:	e1560000 	cmp	r6, r0
    8430:	2afffff7 	bcs	8414 <sw_uart_getc_timeout+0x17c>
            return 0;
    8434:	e3a03000 	mov	r3, #0
    8438:	ea000000 	b	8440 <sw_uart_getc_timeout+0x1a8>
// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    while(1) {
        if(gpio_read(rx) == v)
            return 1;
    843c:	e3a03001 	mov	r3, #1
    c |= (gpio_read(rx) >> rx) << 7;
    //delay_ncycles(s, u);
	//s += u;
    
	// make sure you wait for a stop bit: otherwise the next read may fail.
    while(!wait_until_usec(rx, 0, timeout_usec))
    8440:	e3530000 	cmp	r3, #0
    8444:	0a000003 	beq	8458 <sw_uart_getc_timeout+0x1c0>
        return -1;
	// delay_ncycles(s, n);

    return (int)c;
    8448:	e1a00009 	mov	r0, r9
    844c:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
   int rx = uart->rx;

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
        return -1;
    8450:	e3e00000 	mvn	r0, #0
    8454:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    //delay_ncycles(s, u);
	//s += u;
    
	// make sure you wait for a stop bit: otherwise the next read may fail.
    while(!wait_until_usec(rx, 0, timeout_usec))
        return -1;
    8458:	e3e00000 	mvn	r0, #0
	// delay_ncycles(s, n);

    return (int)c;
}
    845c:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}

00008460 <sw_uart_gets_until>:


// read characters using <sw_uart_getc()> until:
//       <sw_uart_getc() == <end>>
// returns -nbytes read if timeout (could be 0).
int sw_uart_gets_until(sw_uart_t *u, uint8_t *buf, uint32_t nbytes, uint8_t end, uint32_t usec_timeout) {
    8460:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8464:	e1a08000 	mov	r8, r0
    8468:	e1a06001 	mov	r6, r1
    846c:	e1a09003 	mov	r9, r3
    8470:	e59da020 	ldr	sl, [sp, #32]
    assert(nbytes>0);
    8474:	e3520000 	cmp	r2, #0
    8478:	1a000005 	bne	8494 <sw_uart_gets_until+0x34>
    847c:	e59f005c 	ldr	r0, [pc, #92]	; 84e0 <sw_uart_gets_until+0x80>
    8480:	e59f105c 	ldr	r1, [pc, #92]	; 84e4 <sw_uart_gets_until+0x84>
    8484:	e59f205c 	ldr	r2, [pc, #92]	; 84e8 <sw_uart_gets_until+0x88>
    8488:	e3a03071 	mov	r3, #113	; 0x71
    848c:	eb0000ab 	bl	8740 <printk>
    8490:	eb000219 	bl	8cfc <clean_reboot>
    buf[0] = 0;
    8494:	e3a04000 	mov	r4, #0
    8498:	e5c14000 	strb	r4, [r1]

    int i;
	uint8_t char_in;
    for(i = 0; i < nbytes-1; i++) {
    849c:	e2427001 	sub	r7, r2, #1
    84a0:	ea000007 	b	84c4 <sw_uart_gets_until+0x64>
        if((char_in = (uint8_t)sw_uart_getc_timeout(u, usec_timeout)) != end) {
    84a4:	e1a00008 	mov	r0, r8
    84a8:	e1a0100a 	mov	r1, sl
    84ac:	ebffff79 	bl	8298 <sw_uart_getc_timeout>
    84b0:	e6ef0070 	uxtb	r0, r0
    84b4:	e1500009 	cmp	r0, r9
    84b8:	0a000004 	beq	84d0 <sw_uart_gets_until+0x70>
			buf[i] = char_in;
    84bc:	e7c60005 	strb	r0, [r6, r5]
    assert(nbytes>0);
    buf[0] = 0;

    int i;
	uint8_t char_in;
    for(i = 0; i < nbytes-1; i++) {
    84c0:	e2844001 	add	r4, r4, #1
    84c4:	e1a05004 	mov	r5, r4
    84c8:	e1540007 	cmp	r4, r7
    84cc:	3afffff4 	bcc	84a4 <sw_uart_gets_until+0x44>
			buf[i] = char_in;
		} else {
			break;
		}
    }
    buf[i] = 0;
    84d0:	e3a03000 	mov	r3, #0
    84d4:	e7c63005 	strb	r3, [r6, r5]
    return i;
}
    84d8:	e1a00004 	mov	r0, r4
    84dc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    84e0:	000097ac 	andeq	r9, r0, ip, lsr #15
    84e4:	000097c8 	andeq	r9, r0, r8, asr #15
    84e8:	00009734 	andeq	r9, r0, r4, lsr r7

000084ec <sw_uart_gets_timeout>:

// read characters using <sw_uart_getc()> until:
//      we do not receive any characters for <timeout> usec.
// make sure to 0 terminate!
int sw_uart_gets_timeout(sw_uart_t *u, uint8_t *buf, 
                    uint32_t nbytes, uint32_t usec_timeout) {
    84ec:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    84f0:	e1a07000 	mov	r7, r0
    84f4:	e1a05001 	mov	r5, r1
    84f8:	e1a08003 	mov	r8, r3

    assert(nbytes>0);
    84fc:	e3520000 	cmp	r2, #0
    8500:	1a000005 	bne	851c <sw_uart_gets_timeout+0x30>
    8504:	e59f004c 	ldr	r0, [pc, #76]	; 8558 <sw_uart_gets_timeout+0x6c>
    8508:	e59f104c 	ldr	r1, [pc, #76]	; 855c <sw_uart_gets_timeout+0x70>
    850c:	e59f204c 	ldr	r2, [pc, #76]	; 8560 <sw_uart_gets_timeout+0x74>
    8510:	e3a03087 	mov	r3, #135	; 0x87
    8514:	eb000089 	bl	8740 <printk>
    8518:	eb0001f7 	bl	8cfc <clean_reboot>
    buf[0] = 0;
    851c:	e3a04000 	mov	r4, #0
    8520:	e5c14000 	strb	r4, [r1]

    int i;
    for(i = 0; i < nbytes-1; i++) {
    8524:	e2426001 	sub	r6, r2, #1
    8528:	ea000004 	b	8540 <sw_uart_gets_timeout+0x54>
        buf[i] = (uint8_t) sw_uart_getc_timeout(u, usec_timeout);
    852c:	e1a00007 	mov	r0, r7
    8530:	e1a01008 	mov	r1, r8
    8534:	ebffff57 	bl	8298 <sw_uart_getc_timeout>
    8538:	e7c50004 	strb	r0, [r5, r4]

    assert(nbytes>0);
    buf[0] = 0;

    int i;
    for(i = 0; i < nbytes-1; i++) {
    853c:	e2844001 	add	r4, r4, #1
    8540:	e1540006 	cmp	r4, r6
    8544:	3afffff8 	bcc	852c <sw_uart_gets_timeout+0x40>
        buf[i] = (uint8_t) sw_uart_getc_timeout(u, usec_timeout);
    }
    buf[i] = 0;
    8548:	e3a03000 	mov	r3, #0
    854c:	e7c53004 	strb	r3, [r5, r4]
    return i;
}
    8550:	e1a00004 	mov	r0, r4
    8554:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    8558:	000097ac 	andeq	r9, r0, ip, lsr #15
    855c:	000097c8 	andeq	r9, r0, r8, asr #15
    8560:	00009748 	andeq	r9, r0, r8, asr #14

00008564 <sw_uart_init_helper>:
/**************************************************************************
 * this code is implemented for you
 */

sw_uart_t 
sw_uart_init_helper(uint8_t tx, uint8_t rx, uint32_t baud, uint32_t cyc_per_bit) {
    8564:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8568:	e1a04000 	mov	r4, r0
    856c:	e1a08001 	mov	r8, r1
    8570:	e1a07002 	mov	r7, r2
    8574:	e1a05003 	mov	r5, r3
    8578:	e59d6018 	ldr	r6, [sp, #24]
    // maybe enable the cache?  don't think will work otherwise.
    gpio_set_output(tx);
    857c:	e1a00001 	mov	r0, r1
    8580:	eb000233 	bl	8e54 <gpio_set_output>
    gpio_set_input(rx);
    8584:	e1a00007 	mov	r0, r7
    8588:	eb000282 	bl	8f98 <gpio_set_input>
    cycle_cnt_init();       
    858c:	e3a03001 	mov	r3, #1
    8590:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}


    // make sure it makes sense.
    unsigned mhz = 700 * 1000 * 1000;
    unsigned derived = cyc_per_bit * baud;
    8594:	e0020695 	mul	r2, r5, r6
    assert((mhz - baud) <= derived && derived <= (mhz + baud));
    8598:	e59f3064 	ldr	r3, [pc, #100]	; 8604 <sw_uart_init_helper+0xa0>
    859c:	e0653003 	rsb	r3, r5, r3
    85a0:	e1530002 	cmp	r3, r2
    85a4:	8a000005 	bhi	85c0 <sw_uart_init_helper+0x5c>
    85a8:	e59f3054 	ldr	r3, [pc, #84]	; 8604 <sw_uart_init_helper+0xa0>
    85ac:	e0853003 	add	r3, r5, r3
    85b0:	e1530002 	cmp	r3, r2
    85b4:	2a000003 	bcs	85c8 <sw_uart_init_helper+0x64>
    85b8:	e3a03000 	mov	r3, #0
    85bc:	ea000002 	b	85cc <sw_uart_init_helper+0x68>
    85c0:	e3a03000 	mov	r3, #0
    85c4:	ea000000 	b	85cc <sw_uart_init_helper+0x68>
    85c8:	e3a03001 	mov	r3, #1
    85cc:	e3530000 	cmp	r3, #0
    85d0:	1a000005 	bne	85ec <sw_uart_init_helper+0x88>
    85d4:	e59f002c 	ldr	r0, [pc, #44]	; 8608 <sw_uart_init_helper+0xa4>
    85d8:	e59f102c 	ldr	r1, [pc, #44]	; 860c <sw_uart_init_helper+0xa8>
    85dc:	e59f202c 	ldr	r2, [pc, #44]	; 8610 <sw_uart_init_helper+0xac>
    85e0:	e3a030a1 	mov	r3, #161	; 0xa1
    85e4:	eb000055 	bl	8740 <printk>
    85e8:	eb0001c3 	bl	8cfc <clean_reboot>
    // panic("cyc_per_bit = %d * baud = %d\n", cyc_per_bit, cyc_per_bit * baud);

    return (sw_uart_t) { 
    85ec:	e5c48000 	strb	r8, [r4]
    85f0:	e5c47001 	strb	r7, [r4, #1]
    85f4:	e5845004 	str	r5, [r4, #4]
    85f8:	e5846008 	str	r6, [r4, #8]
            .tx = tx, 
            .rx = rx, 
            .baud = baud, 
            .cycle_per_bit = cyc_per_bit 
    };
}
    85fc:	e1a00004 	mov	r0, r4
    8600:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    8604:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
    8608:	000097d4 	ldrdeq	r9, [r0], -r4
    860c:	000097c8 	andeq	r9, r0, r8, asr #15
    8610:	00009760 	andeq	r9, r0, r0, ror #14

00008614 <sw_uart_getc>:

// blocking read.
int sw_uart_getc(sw_uart_t *uart) {
    8614:	e92d4008 	push	{r3, lr}
    int res = sw_uart_getc_timeout(uart, ~0);
    8618:	e3e01000 	mvn	r1, #0
    861c:	ebffff1d 	bl	8298 <sw_uart_getc_timeout>
    if(res < 0)
    8620:	e3500000 	cmp	r0, #0
    8624:	a8bd8008 	popge	{r3, pc}
        panic("impossible: have an infinite timeout!\n");
    8628:	e59f0010 	ldr	r0, [pc, #16]	; 8640 <sw_uart_getc+0x2c>
    862c:	e59f1010 	ldr	r1, [pc, #16]	; 8644 <sw_uart_getc+0x30>
    8630:	e59f2010 	ldr	r2, [pc, #16]	; 8648 <sw_uart_getc+0x34>
    8634:	e3a030b0 	mov	r3, #176	; 0xb0
    8638:	eb000040 	bl	8740 <printk>
    863c:	eb0001ae 	bl	8cfc <clean_reboot>
    8640:	00009818 	andeq	r9, r0, r8, lsl r8
    8644:	000097c8 	andeq	r9, r0, r8, asr #15
    8648:	00009774 	andeq	r9, r0, r4, ror r7

0000864c <sw_uart_putk>:
    return res;
}

void sw_uart_putk(sw_uart_t *uart, const char *msg) {
    864c:	e92d4038 	push	{r3, r4, r5, lr}
    8650:	e1a05000 	mov	r5, r0
    8654:	e1a04001 	mov	r4, r1
    for(; *msg; msg++)
    8658:	ea000002 	b	8668 <sw_uart_putk+0x1c>
        sw_uart_putc(uart, *msg);
    865c:	e1a00005 	mov	r0, r5
    8660:	ebfffeb6 	bl	8140 <sw_uart_putc>
        panic("impossible: have an infinite timeout!\n");
    return res;
}

void sw_uart_putk(sw_uart_t *uart, const char *msg) {
    for(; *msg; msg++)
    8664:	e2844001 	add	r4, r4, #1
    8668:	e5d41000 	ldrb	r1, [r4]
    866c:	e3510000 	cmp	r1, #0
    8670:	1afffff9 	bne	865c <sw_uart_putk+0x10>
        sw_uart_putc(uart, *msg);
}
    8674:	e8bd8038 	pop	{r3, r4, r5, pc}

00008678 <sw_uart_printk>:

// don't pollute the rest of the code with all the stuff in the 
// <stdarg.h> header.
#include <stdarg.h>
#include "libc/va-printk.h"
int sw_uart_printk(sw_uart_t *uart, const char *fmt, ...) {
    8678:	e92d000e 	push	{r1, r2, r3}
    867c:	e92d4030 	push	{r4, r5, lr}
    8680:	e24dde1d 	sub	sp, sp, #464	; 0x1d0
    8684:	e1a05000 	mov	r5, r0
    char buf[460];

    va_list args;
    va_start(args, fmt);
    8688:	e28d3e1e 	add	r3, sp, #480	; 0x1e0
    868c:	e58d3000 	str	r3, [sp]
        int sz = va_printk(buf, sizeof buf, fmt, args);
    8690:	e28d0004 	add	r0, sp, #4
    8694:	e3a01f73 	mov	r1, #460	; 0x1cc
    8698:	e59d21dc 	ldr	r2, [sp, #476]	; 0x1dc
    869c:	eb0000ec 	bl	8a54 <va_printk>
    86a0:	e1a04000 	mov	r4, r0
    va_end(args);
    assert(sz < sizeof buf-1);
    86a4:	e59f303c 	ldr	r3, [pc, #60]	; 86e8 <sw_uart_printk+0x70>
    86a8:	e1500003 	cmp	r0, r3
    86ac:	9a000005 	bls	86c8 <sw_uart_printk+0x50>
    86b0:	e59f0034 	ldr	r0, [pc, #52]	; 86ec <sw_uart_printk+0x74>
    86b4:	e59f1034 	ldr	r1, [pc, #52]	; 86f0 <sw_uart_printk+0x78>
    86b8:	e59f2034 	ldr	r2, [pc, #52]	; 86f4 <sw_uart_printk+0x7c>
    86bc:	e3a030c4 	mov	r3, #196	; 0xc4
    86c0:	eb00001e 	bl	8740 <printk>
    86c4:	eb00018c 	bl	8cfc <clean_reboot>
    sw_uart_putk(uart,buf);
    86c8:	e1a00005 	mov	r0, r5
    86cc:	e28d1004 	add	r1, sp, #4
    86d0:	ebffffdd 	bl	864c <sw_uart_putk>
    return sz;
}
    86d4:	e1a00004 	mov	r0, r4
    86d8:	e28dde1d 	add	sp, sp, #464	; 0x1d0
    86dc:	e8bd4030 	pop	{r4, r5, lr}
    86e0:	e28dd00c 	add	sp, sp, #12
    86e4:	e12fff1e 	bx	lr
    86e8:	000001ca 	andeq	r0, r0, sl, asr #3
    86ec:	00009850 	andeq	r9, r0, r0, asr r8
    86f0:	000097c8 	andeq	r9, r0, r8, asr #15
    86f4:	00009784 	andeq	r9, r0, r4, lsl #15

000086f8 <sw_uart_gets_until_blk>:

int sw_uart_gets_until_blk(sw_uart_t *u, uint8_t *buf, uint32_t nbytes, uint8_t end) {
    86f8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    86fc:	e24dd00c 	sub	sp, sp, #12
    int res = sw_uart_gets_until(u, buf, nbytes, end, ~0);
    8700:	e3e0c000 	mvn	ip, #0
    8704:	e58dc000 	str	ip, [sp]
    8708:	ebffff54 	bl	8460 <sw_uart_gets_until>
    if(res < 0)
    870c:	e3500000 	cmp	r0, #0
    8710:	aa000005 	bge	872c <sw_uart_gets_until_blk+0x34>
        panic("impossible: have an infinite timeout!\n");
    8714:	e59f0018 	ldr	r0, [pc, #24]	; 8734 <sw_uart_gets_until_blk+0x3c>
    8718:	e59f1018 	ldr	r1, [pc, #24]	; 8738 <sw_uart_gets_until_blk+0x40>
    871c:	e59f2018 	ldr	r2, [pc, #24]	; 873c <sw_uart_gets_until_blk+0x44>
    8720:	e3a030cc 	mov	r3, #204	; 0xcc
    8724:	eb000005 	bl	8740 <printk>
    8728:	eb000173 	bl	8cfc <clean_reboot>
    return res;
}
    872c:	e28dd00c 	add	sp, sp, #12
    8730:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
    8734:	00009818 	andeq	r9, r0, r8, lsl r8
    8738:	000097c8 	andeq	r9, r0, r8, asr #15
    873c:	00009794 	muleq	r0, r4, r7

00008740 <printk>:
#include <stdarg.h>

#include "rpi.h"
#include "va-printk.h"

int printk(const char *fmt, ...) {
    8740:	e92d000f 	push	{r0, r1, r2, r3}
    8744:	e92d4030 	push	{r4, r5, lr}
    8748:	e24dd00c 	sub	sp, sp, #12
    // this is a really huge buffer for a pi.   could do this better.
    static char buf[1024];
    va_list args;

    va_start(args, fmt);
    874c:	e28d301c 	add	r3, sp, #28
    8750:	e58d3004 	str	r3, [sp, #4]
        int sz = va_printk(buf, sizeof buf, fmt, args);
    8754:	e59f4034 	ldr	r4, [pc, #52]	; 8790 <printk+0x50>
    8758:	e1a00004 	mov	r0, r4
    875c:	e3a01b01 	mov	r1, #1024	; 0x400
    8760:	e59d2018 	ldr	r2, [sp, #24]
    8764:	eb0000ba 	bl	8a54 <va_printk>
    8768:	e1a05000 	mov	r5, r0
    va_end(args);


#if 1
    putk(buf);
    876c:	e59f3020 	ldr	r3, [pc, #32]	; 8794 <printk+0x54>
    8770:	e5933000 	ldr	r3, [r3]
    8774:	e1a00004 	mov	r0, r4
    8778:	e12fff33 	blx	r3
    int i;
    for(i = 0; buf[i]; i++)
        rpi_putchar(buf[i]);
#endif
    return sz;
}
    877c:	e1a00005 	mov	r0, r5
    8780:	e28dd00c 	add	sp, sp, #12
    8784:	e8bd4030 	pop	{r4, r5, lr}
    8788:	e28dd010 	add	sp, sp, #16
    878c:	e12fff1e 	bx	lr
    8790:	00009984 	andeq	r9, r0, r4, lsl #19
    8794:	000095dc 	ldrdeq	r9, [r0], -ip

00008798 <internal_putk>:
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    8798:	e92d4038 	push	{r3, r4, r5, lr}
    879c:	e1a04000 	mov	r4, r0
    for(; *p; p++)
        rpi_putchar(*p);
    87a0:	e59f5020 	ldr	r5, [pc, #32]	; 87c8 <internal_putk+0x30>
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    for(; *p; p++)
    87a4:	ea000002 	b	87b4 <internal_putk+0x1c>
        rpi_putchar(*p);
    87a8:	e5953000 	ldr	r3, [r5]
    87ac:	e12fff33 	blx	r3
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    for(; *p; p++)
    87b0:	e2844001 	add	r4, r4, #1
    87b4:	e5d40000 	ldrb	r0, [r4]
    87b8:	e3500000 	cmp	r0, #0
    87bc:	1afffff9 	bne	87a8 <internal_putk+0x10>
        rpi_putchar(*p);
//  we were adding this.
//  rpi_putchar('\n');
    return 1;
}
    87c0:	e3a00001 	mov	r0, #1
    87c4:	e8bd8038 	pop	{r3, r4, r5, pc}
    87c8:	00009674 	andeq	r9, r0, r4, ror r6

000087cc <strlen>:
#include <string.h>

size_t strlen(const char *p) {
    size_t ret;
    for (ret = 0; p[ret]; ++ret)
    87cc:	e3a03000 	mov	r3, #0
    87d0:	ea000000 	b	87d8 <strlen+0xc>
    87d4:	e2833001 	add	r3, r3, #1
    87d8:	e7d02003 	ldrb	r2, [r0, r3]
    87dc:	e3520000 	cmp	r2, #0
    87e0:	1afffffb 	bne	87d4 <strlen+0x8>
        ;
    return ret;
}
    87e4:	e1a00003 	mov	r0, r3
    87e8:	e12fff1e 	bx	lr

000087ec <isdigit>:
    if(puts_fp)
        putk = puts_fp;
}

// XXX: check sign promotion.
static int isdigit(int c) { return c >= '0' && c <= '9'; }
    87ec:	e2400030 	sub	r0, r0, #48	; 0x30
    87f0:	e3500009 	cmp	r0, #9
    87f4:	83a00000 	movhi	r0, #0
    87f8:	93a00001 	movls	r0, #1
    87fc:	e12fff1e 	bx	lr

00008800 <pad>:

// don't move: can't be inlined, gcc seems to have a bug.
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
    8800:	e0611000 	rsb	r1, r1, r0
	// pad with leading spaces
	for(; len < width; len++)
		*p++ = ' ';
    8804:	e3a03020 	mov	r3, #32
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    8808:	ea000002 	b	8818 <pad+0x18>
		*p++ = ' ';
    880c:	e5c03000 	strb	r3, [r0]
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    8810:	e2811001 	add	r1, r1, #1
		*p++ = ' ';
    8814:	e2800001 	add	r0, r0, #1
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    8818:	e1510002 	cmp	r1, r2
    881c:	bafffffa 	blt	880c <pad+0xc>
		*p++ = ' ';
	*p = 0;
    8820:	e3a03000 	mov	r3, #0
    8824:	e5c03000 	strb	r3, [r0]
	return p;
}
    8828:	e12fff1e 	bx	lr

0000882c <reverse>:

static char* reverse(char *dst, int n, char *p, char *start) {
	// drop the lower chars if the string is too big.
	int len = p - start + 1; // include \0
    882c:	e063c002 	rsb	ip, r3, r2
    8830:	e28cc001 	add	ip, ip, #1
	if(len > n)
    8834:	e15c0001 	cmp	ip, r1
		start += (len - n);
    8838:	c061100c 	rsbgt	r1, r1, ip
    883c:	c0833001 	addgt	r3, r3, r1

	char *s = dst;
	
	// p starts at end.
	for(p--; p >= start; p--)
    8840:	e2422001 	sub	r2, r2, #1
    8844:	e1a01000 	mov	r1, r0
    8848:	ea000002 	b	8858 <reverse+0x2c>
		*dst++ = *p;
    884c:	e452c001 	ldrb	ip, [r2], #-1
    8850:	e5c1c000 	strb	ip, [r1]
    8854:	e2811001 	add	r1, r1, #1
		start += (len - n);

	char *s = dst;
	
	// p starts at end.
	for(p--; p >= start; p--)
    8858:	e1520003 	cmp	r2, r3
    885c:	2afffffa 	bcs	884c <reverse+0x20>
		*dst++ = *p;
	*dst++ = 0;
    8860:	e3a03000 	mov	r3, #0
    8864:	e5c13000 	strb	r3, [r1]

	return s;
}
    8868:	e12fff1e 	bx	lr

0000886c <emit>:

static char* emit(unsigned base, char *dst, int n, int val, int width, int signed_p) {
    886c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8870:	e24dd040 	sub	sp, sp, #64	; 0x40
    8874:	e1a05001 	mov	r5, r1
    8878:	e1a04002 	mov	r4, r2
    887c:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
	// XXX: constrain width to be >= bit size: can change this.
	if(width > n)
    8880:	e1520004 	cmp	r2, r4
		width = n - 1;
    8884:	c2442001 	subgt	r2, r4, #1

	char buf[64], *p = buf; 
	unsigned u = val;
    8888:	e1a0c003 	mov	ip, r3

	switch(base) { 
    888c:	e2400002 	sub	r0, r0, #2
    8890:	e350000e 	cmp	r0, #14
    8894:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    8898:	ea000042 	b	89a8 <emit+0x13c>
    889c:	00008980 	andeq	r8, r0, r0, lsl #19
    88a0:	000089a8 	andeq	r8, r0, r8, lsr #19
    88a4:	000089a8 	andeq	r8, r0, r8, lsr #19
    88a8:	000089a8 	andeq	r8, r0, r8, lsr #19
    88ac:	000089a8 	andeq	r8, r0, r8, lsr #19
    88b0:	000089a8 	andeq	r8, r0, r8, lsr #19
    88b4:	00008974 	andeq	r8, r0, r4, ror r9
    88b8:	000089a8 	andeq	r8, r0, r8, lsr #19
    88bc:	000088d8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    88c0:	000089a8 	andeq	r8, r0, r8, lsr #19
    88c4:	000089a8 	andeq	r8, r0, r8, lsr #19
    88c8:	000089a8 	andeq	r8, r0, r8, lsr #19
    88cc:	000089a8 	andeq	r8, r0, r8, lsr #19
    88d0:	000089a8 	andeq	r8, r0, r8, lsr #19
    88d4:	0000894c 	andeq	r8, r0, ip, asr #18
		case 10: 
		{
			unsigned neg_p = 0;
			if(val < 0 && signed_p) {
    88d8:	e59d105c 	ldr	r1, [sp, #92]	; 0x5c
    88dc:	e2911000 	adds	r1, r1, #0
    88e0:	13a01001 	movne	r1, #1
    88e4:	e0111fa3 	ands	r1, r1, r3, lsr #31
				neg_p = 1;
				val = -val;
    88e8:	1263c000 	rsbne	ip, r3, #0
	switch(base) { 
		case 10: 
		{
			unsigned neg_p = 0;
			if(val < 0 && signed_p) {
				neg_p = 1;
    88ec:	13a08001 	movne	r8, #1
	unsigned u = val;

	switch(base) { 
		case 10: 
		{
			unsigned neg_p = 0;
    88f0:	03a08000 	moveq	r8, #0
			if(val < 0 && signed_p) {
				neg_p = 1;
    88f4:	e1a0100d 	mov	r1, sp
				val = -val;
				u = val;
			}
			do { 
				*p++ = "0123456789"[u % 10];
    88f8:	e59f70e8 	ldr	r7, [pc, #232]	; 89e8 <emit+0x17c>
    88fc:	e59f60e8 	ldr	r6, [pc, #232]	; 89ec <emit+0x180>
    8900:	ea000000 	b	8908 <emit+0x9c>
    8904:	e1a01003 	mov	r1, r3
    8908:	e2813001 	add	r3, r1, #1
    890c:	e08e0c97 	umull	r0, lr, r7, ip
    8910:	e1a0e1ae 	lsr	lr, lr, #3
    8914:	e1a0000e 	mov	r0, lr
    8918:	e08ee10e 	add	lr, lr, lr, lsl #2
    891c:	e1a0e08e 	lsl	lr, lr, #1
    8920:	e06ee00c 	rsb	lr, lr, ip
    8924:	e7d6c00e 	ldrb	ip, [r6, lr]
    8928:	e5c1c000 	strb	ip, [r1]
			} while(u /= 10); 
    892c:	e1a0c000 	mov	ip, r0
    8930:	e3500000 	cmp	r0, #0
    8934:	1afffff2 	bne	8904 <emit+0x98>
			if(neg_p)
    8938:	e3580000 	cmp	r8, #0
				*p++ = '-';
    893c:	12813002 	addne	r3, r1, #2
    8940:	13a0002d 	movne	r0, #45	; 0x2d
    8944:	15c10001 	strbne	r0, [r1, #1]
    8948:	ea00001c 	b	89c0 <emit+0x154>
		width = n - 1;

	char buf[64], *p = buf; 
	unsigned u = val;

	switch(base) { 
    894c:	e1a0e00d 	mov	lr, sp
			break;
		}
		case 16:
			u = val;
                        do {
                                *p++ = "0123456789abcdef"[u % 16];
    8950:	e59f0098 	ldr	r0, [pc, #152]	; 89f0 <emit+0x184>
    8954:	e28e3001 	add	r3, lr, #1
    8958:	e20c100f 	and	r1, ip, #15
    895c:	e7d01001 	ldrb	r1, [r0, r1]
    8960:	e5ce1000 	strb	r1, [lr]
    8964:	e1a0e003 	mov	lr, r3
                        } while(u /= 16);
    8968:	e1b0c22c 	lsrs	ip, ip, #4
    896c:	1afffff8 	bne	8954 <emit+0xe8>
    8970:	ea000012 	b	89c0 <emit+0x154>
                        break;
		// just a single char
		case 8:
			*p++ = val;
    8974:	e5cd3000 	strb	r3, [sp]
    8978:	e28d3001 	add	r3, sp, #1
			break;
    897c:	ea00000f 	b	89c0 <emit+0x154>
		width = n - 1;

	char buf[64], *p = buf; 
	unsigned u = val;

	switch(base) { 
    8980:	e1a0e00d 	mov	lr, sp
#if 0
			for(int i = 0; i < 32; i++)
				*p++ = "01"[(u & (1<<i)) != 0];
#else
                        do {
                        	*p++ = "01"[u % 2];
    8984:	e59f0068 	ldr	r0, [pc, #104]	; 89f4 <emit+0x188>
    8988:	e28e3001 	add	r3, lr, #1
    898c:	e20c1001 	and	r1, ip, #1
    8990:	e7d01001 	ldrb	r1, [r0, r1]
    8994:	e5ce1000 	strb	r1, [lr]
    8998:	e1a0e003 	mov	lr, r3
			} while(u /= 2);
    899c:	e1b0c0ac 	lsrs	ip, ip, #1
    89a0:	1afffff8 	bne	8988 <emit+0x11c>
    89a4:	ea000005 	b	89c0 <emit+0x154>
#endif
			break;
		default:
			assert(0);
    89a8:	e59f0048 	ldr	r0, [pc, #72]	; 89f8 <emit+0x18c>
    89ac:	e59f1048 	ldr	r1, [pc, #72]	; 89fc <emit+0x190>
    89b0:	e59f2048 	ldr	r2, [pc, #72]	; 8a00 <emit+0x194>
    89b4:	e3a03075 	mov	r3, #117	; 0x75
    89b8:	ebffff60 	bl	8740 <printk>
    89bc:	eb0000ce 	bl	8cfc <clean_reboot>
	}
	// number string is reversed, so re-reverse it.
	return reverse(dst, n, pad(p, buf, width), buf);
    89c0:	e1a00003 	mov	r0, r3
    89c4:	e1a0100d 	mov	r1, sp
    89c8:	ebffff8c 	bl	8800 <pad>
    89cc:	e1a02000 	mov	r2, r0
    89d0:	e1a00005 	mov	r0, r5
    89d4:	e1a01004 	mov	r1, r4
    89d8:	e1a0300d 	mov	r3, sp
    89dc:	ebffff92 	bl	882c <reverse>
}
    89e0:	e28dd040 	add	sp, sp, #64	; 0x40
    89e4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    89e8:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    89ec:	000098c0 	andeq	r9, r0, r0, asr #17
    89f0:	000098cc 	andeq	r9, r0, ip, asr #17
    89f4:	000098e0 	andeq	r9, r0, r0, ror #17
    89f8:	00009898 	muleq	r0, r8, r8
    89fc:	000098ac 	andeq	r9, r0, ip, lsr #17
    8a00:	00009874 	andeq	r9, r0, r4, ror r8

00008a04 <rpi_set_output>:
// override this is going through the network.
int (*rpi_putchar)(int c) = internal_putchar;
#endif


void rpi_set_output(int (*putc_fp)(int), int (*puts_fp)(const char *)) {
    8a04:	e92d4008 	push	{r3, lr}
    assert(putc_fp);
    8a08:	e3500000 	cmp	r0, #0
    8a0c:	1a000005 	bne	8a28 <rpi_set_output+0x24>
    8a10:	e59f0028 	ldr	r0, [pc, #40]	; 8a40 <rpi_set_output+0x3c>
    8a14:	e59f1028 	ldr	r1, [pc, #40]	; 8a44 <rpi_set_output+0x40>
    8a18:	e59f2028 	ldr	r2, [pc, #40]	; 8a48 <rpi_set_output+0x44>
    8a1c:	e3a03020 	mov	r3, #32
    8a20:	ebffff46 	bl	8740 <printk>
    8a24:	eb0000b4 	bl	8cfc <clean_reboot>
    rpi_putchar = putc_fp;
    8a28:	e59f301c 	ldr	r3, [pc, #28]	; 8a4c <rpi_set_output+0x48>
    8a2c:	e5830000 	str	r0, [r3]
    if(puts_fp)
    8a30:	e3510000 	cmp	r1, #0
        putk = puts_fp;
    8a34:	159f3014 	ldrne	r3, [pc, #20]	; 8a50 <rpi_set_output+0x4c>
    8a38:	15831000 	strne	r1, [r3]
    8a3c:	e8bd8008 	pop	{r3, pc}
    8a40:	000098e4 	andeq	r9, r0, r4, ror #17
    8a44:	000098ac 	andeq	r9, r0, ip, lsr #17
    8a48:	0000987c 	andeq	r9, r0, ip, ror r8
    8a4c:	00009674 	andeq	r9, r0, r4, ror r6
    8a50:	000095dc 	ldrdeq	r9, [r0], -ip

00008a54 <va_printk>:
	return reverse(dst, n, pad(p, buf, width), buf);
}

#include "va-printk.h"

int va_printk(char *buf, int n, const char *fmt, va_list args) {
    8a54:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8a58:	e24dd08c 	sub	sp, sp, #140	; 0x8c
    8a5c:	e1a0b000 	mov	fp, r0
    8a60:	e1a0a003 	mov	sl, r3
	char *p = buf, *e = buf + n - 1;
    8a64:	e2411001 	sub	r1, r1, #1
    8a68:	e0808001 	add	r8, r0, r1

	buf[0] = 0;
    8a6c:	e3a03000 	mov	r3, #0
    8a70:	e5c03000 	strb	r3, [r0]
}

#include "va-printk.h"

int va_printk(char *buf, int n, const char *fmt, va_list args) {
	char *p = buf, *e = buf + n - 1;
    8a74:	e1a04000 	mov	r4, r0

	buf[0] = 0;
	for(; *fmt && p < e; ) {
    8a78:	ea000087 	b	8c9c <va_printk+0x248>
		if(*fmt != '%')
    8a7c:	e3530025 	cmp	r3, #37	; 0x25
			*p++ = *fmt++;
    8a80:	12822001 	addne	r2, r2, #1
    8a84:	15c43000 	strbne	r3, [r4]
    8a88:	12844001 	addne	r4, r4, #1
    8a8c:	1a000082 	bne	8c9c <va_printk+0x248>
		
		else if(fmt[1] == '%') {
    8a90:	e5d21001 	ldrb	r1, [r2, #1]
    8a94:	e3510025 	cmp	r1, #37	; 0x25
			*p++ = *fmt;
    8a98:	05c43000 	strbeq	r3, [r4]
			fmt+=2;
    8a9c:	02822002 	addeq	r2, r2, #2
	for(; *fmt && p < e; ) {
		if(*fmt != '%')
			*p++ = *fmt++;
		
		else if(fmt[1] == '%') {
			*p++ = *fmt;
    8aa0:	02844001 	addeq	r4, r4, #1
    8aa4:	0a00007c 	beq	8c9c <va_printk+0x248>
			fmt+=2;
		} else {	
			fmt++;
    8aa8:	e2826001 	add	r6, r2, #1

			char *s, num[128];
			unsigned width = 0;
    8aac:	e3a07000 	mov	r7, #0

			while(isdigit(*fmt)) {
    8ab0:	ea000004 	b	8ac8 <va_printk+0x74>
				width = width*10 + *fmt - '0';
    8ab4:	e0877107 	add	r7, r7, r7, lsl #2
    8ab8:	e1a07087 	lsl	r7, r7, #1
    8abc:	e0877005 	add	r7, r7, r5
    8ac0:	e2477030 	sub	r7, r7, #48	; 0x30
				fmt++;
    8ac4:	e2866001 	add	r6, r6, #1
			fmt++;

			char *s, num[128];
			unsigned width = 0;

			while(isdigit(*fmt)) {
    8ac8:	e5d65000 	ldrb	r5, [r6]
    8acc:	e1a09005 	mov	r9, r5
    8ad0:	e1a00005 	mov	r0, r5
    8ad4:	ebffff44 	bl	87ec <isdigit>
    8ad8:	e3500000 	cmp	r0, #0
    8adc:	1afffff4 	bne	8ab4 <va_printk+0x60>
				width = width*10 + *fmt - '0';
				fmt++;
			}
			assert(width < 32);
    8ae0:	e357001f 	cmp	r7, #31
    8ae4:	9a000005 	bls	8b00 <va_printk+0xac>
    8ae8:	e59f01d8 	ldr	r0, [pc, #472]	; 8cc8 <va_printk+0x274>
    8aec:	e59f11d8 	ldr	r1, [pc, #472]	; 8ccc <va_printk+0x278>
    8af0:	e59f21d8 	ldr	r2, [pc, #472]	; 8cd0 <va_printk+0x27c>
    8af4:	e3a03092 	mov	r3, #146	; 0x92
    8af8:	ebffff10 	bl	8740 <printk>
    8afc:	eb00007e 	bl	8cfc <clean_reboot>
			
			switch(*fmt) {
    8b00:	e2455062 	sub	r5, r5, #98	; 0x62
    8b04:	e3550016 	cmp	r5, #22
    8b08:	979ff105 	ldrls	pc, [pc, r5, lsl #2]
    8b0c:	ea000051 	b	8c58 <va_printk+0x204>
    8b10:	00008bfc 	strdeq	r8, [r0], -ip
    8b14:	00008c30 	andeq	r8, r0, r0, lsr ip
    8b18:	00008b84 	andeq	r8, r0, r4, lsl #23
    8b1c:	00008c58 	andeq	r8, r0, r8, asr ip
    8b20:	00008b6c 	andeq	r8, r0, ip, ror #22
    8b24:	00008c58 	andeq	r8, r0, r8, asr ip
    8b28:	00008c58 	andeq	r8, r0, r8, asr ip
    8b2c:	00008c58 	andeq	r8, r0, r8, asr ip
    8b30:	00008c58 	andeq	r8, r0, r8, asr ip
    8b34:	00008c58 	andeq	r8, r0, r8, asr ip
    8b38:	00008c58 	andeq	r8, r0, r8, asr ip
    8b3c:	00008c58 	andeq	r8, r0, r8, asr ip
    8b40:	00008c58 	andeq	r8, r0, r8, asr ip
    8b44:	00008c58 	andeq	r8, r0, r8, asr ip
    8b48:	00008bd4 	ldrdeq	r8, [r0], -r4
    8b4c:	00008c58 	andeq	r8, r0, r8, asr ip
    8b50:	00008c58 	andeq	r8, r0, r8, asr ip
    8b54:	00008c24 	andeq	r8, r0, r4, lsr #24
    8b58:	00008c58 	andeq	r8, r0, r8, asr ip
    8b5c:	00008bac 	andeq	r8, r0, ip, lsr #23
    8b60:	00008c58 	andeq	r8, r0, r8, asr ip
    8b64:	00008c58 	andeq	r8, r0, r8, asr ip
    8b68:	00008bd4 	ldrdeq	r8, [r0], -r4
			case 'f':
			{
#ifndef RPI_FP_ENABLED
				panic("float not enabled!!!");
    8b6c:	e59f0160 	ldr	r0, [pc, #352]	; 8cd4 <va_printk+0x280>
    8b70:	e59f1154 	ldr	r1, [pc, #340]	; 8ccc <va_printk+0x278>
    8b74:	e59f2154 	ldr	r2, [pc, #340]	; 8cd0 <va_printk+0x27c>
    8b78:	e3a03098 	mov	r3, #152	; 0x98
    8b7c:	ebfffeef 	bl	8740 <printk>
    8b80:	eb00005d 	bl	8cfc <clean_reboot>

				break;
#endif
			}
			case 'd':
				s = emit(10, num, 128, va_arg(args, int), width, 1);
    8b84:	e59a3000 	ldr	r3, [sl]
    8b88:	e28aa004 	add	sl, sl, #4
    8b8c:	e58d7000 	str	r7, [sp]
    8b90:	e3a02001 	mov	r2, #1
    8b94:	e58d2004 	str	r2, [sp, #4]
    8b98:	e3a0000a 	mov	r0, #10
    8b9c:	e28d1008 	add	r1, sp, #8
    8ba0:	e3a02080 	mov	r2, #128	; 0x80
    8ba4:	ebffff30 	bl	886c <emit>
				break;
    8ba8:	ea000031 	b	8c74 <va_printk+0x220>
			case 'u':
				s = emit(10, num, 128, va_arg(args, unsigned), width, 0);
    8bac:	e59a3000 	ldr	r3, [sl]
    8bb0:	e28aa004 	add	sl, sl, #4
    8bb4:	e58d7000 	str	r7, [sp]
    8bb8:	e3a02000 	mov	r2, #0
    8bbc:	e58d2004 	str	r2, [sp, #4]
    8bc0:	e3a0000a 	mov	r0, #10
    8bc4:	e28d1008 	add	r1, sp, #8
    8bc8:	e3a02080 	mov	r2, #128	; 0x80
    8bcc:	ebffff26 	bl	886c <emit>
				break;
    8bd0:	ea000027 	b	8c74 <va_printk+0x220>
			case 'p':
			case 'x':
				s = emit(16, num, 128, va_arg(args, unsigned), width, 0);
    8bd4:	e59a3000 	ldr	r3, [sl]
    8bd8:	e28aa004 	add	sl, sl, #4
    8bdc:	e58d7000 	str	r7, [sp]
    8be0:	e3a02000 	mov	r2, #0
    8be4:	e58d2004 	str	r2, [sp, #4]
    8be8:	e3a00010 	mov	r0, #16
    8bec:	e28d1008 	add	r1, sp, #8
    8bf0:	e3a02080 	mov	r2, #128	; 0x80
    8bf4:	ebffff1c 	bl	886c <emit>
				break;
    8bf8:	ea00001d 	b	8c74 <va_printk+0x220>
			case 'b':
				s = emit(2, num, 128, va_arg(args, unsigned), width, 0);
    8bfc:	e59a3000 	ldr	r3, [sl]
    8c00:	e28aa004 	add	sl, sl, #4
    8c04:	e58d7000 	str	r7, [sp]
    8c08:	e3a02000 	mov	r2, #0
    8c0c:	e58d2004 	str	r2, [sp, #4]
    8c10:	e3a00002 	mov	r0, #2
    8c14:	e28d1008 	add	r1, sp, #8
    8c18:	e3a02080 	mov	r2, #128	; 0x80
    8c1c:	ebffff12 	bl	886c <emit>
				break;
    8c20:	ea000013 	b	8c74 <va_printk+0x220>
			case 's':
				s = va_arg(args, char *);
    8c24:	e59a0000 	ldr	r0, [sl]
    8c28:	e28aa004 	add	sl, sl, #4
				break;
    8c2c:	ea000010 	b	8c74 <va_printk+0x220>
			case 'c':
				s = emit(8, num, 128, va_arg(args, int),width,0);
    8c30:	e59a3000 	ldr	r3, [sl]
    8c34:	e28aa004 	add	sl, sl, #4
    8c38:	e58d7000 	str	r7, [sp]
    8c3c:	e3a02000 	mov	r2, #0
    8c40:	e58d2004 	str	r2, [sp, #4]
    8c44:	e3a00008 	mov	r0, #8
    8c48:	e08d1000 	add	r1, sp, r0
    8c4c:	e3a02080 	mov	r2, #128	; 0x80
    8c50:	ebffff05 	bl	886c <emit>
				break;
    8c54:	ea000006 	b	8c74 <va_printk+0x220>
			default: 
				panic("printk: not handling specifier '%c'\n", *fmt);
    8c58:	e58d9000 	str	r9, [sp]
    8c5c:	e59f0074 	ldr	r0, [pc, #116]	; 8cd8 <va_printk+0x284>
    8c60:	e59f1064 	ldr	r1, [pc, #100]	; 8ccc <va_printk+0x278>
    8c64:	e59f2064 	ldr	r2, [pc, #100]	; 8cd0 <va_printk+0x27c>
    8c68:	e3a030b9 	mov	r3, #185	; 0xb9
    8c6c:	ebfffeb3 	bl	8740 <printk>
    8c70:	eb000021 	bl	8cfc <clean_reboot>
				return 0;   // ugh
			}
			fmt++;
    8c74:	e2862001 	add	r2, r6, #1

			// safe string copy
			for(; p < e && *s; )
    8c78:	ea000002 	b	8c88 <va_printk+0x234>
				*p++ = *s++;
    8c7c:	e2800001 	add	r0, r0, #1
    8c80:	e5c43000 	strb	r3, [r4]
    8c84:	e2844001 	add	r4, r4, #1
				return 0;   // ugh
			}
			fmt++;

			// safe string copy
			for(; p < e && *s; )
    8c88:	e1540008 	cmp	r4, r8
    8c8c:	2a000002 	bcs	8c9c <va_printk+0x248>
    8c90:	e5d03000 	ldrb	r3, [r0]
    8c94:	e3530000 	cmp	r3, #0
    8c98:	1afffff7 	bne	8c7c <va_printk+0x228>

int va_printk(char *buf, int n, const char *fmt, va_list args) {
	char *p = buf, *e = buf + n - 1;

	buf[0] = 0;
	for(; *fmt && p < e; ) {
    8c9c:	e5d23000 	ldrb	r3, [r2]
    8ca0:	e3530000 	cmp	r3, #0
    8ca4:	0a000001 	beq	8cb0 <va_printk+0x25c>
    8ca8:	e1540008 	cmp	r4, r8
    8cac:	3affff72 	bcc	8a7c <va_printk+0x28>
			// safe string copy
			for(; p < e && *s; )
				*p++ = *s++;
		}
	}
	*p++ = 0;
    8cb0:	e2840001 	add	r0, r4, #1
    8cb4:	e3a03000 	mov	r3, #0
    8cb8:	e5c43000 	strb	r3, [r4]
	return p - buf;
}
    8cbc:	e06b0000 	rsb	r0, fp, r0
    8cc0:	e28dd08c 	add	sp, sp, #140	; 0x8c
    8cc4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8cc8:	000098fc 	strdeq	r9, [r0], -ip
    8ccc:	000098ac 	andeq	r9, r0, ip, lsr #17
    8cd0:	0000988c 	andeq	r9, r0, ip, lsl #17
    8cd4:	00009918 	andeq	r9, r0, r8, lsl r9
    8cd8:	00009940 	andeq	r9, r0, r0, asr #18

00008cdc <enable_cache>:
#include "rpi.h"

void enable_cache(void) {
    unsigned r;
    asm volatile ("MRC p15, 0, %0, c1, c0, 0" : "=r" (r));
    8cdc:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	r |= (1 << 12); // l1 instruction cache
	r |= (1 << 11); // branch prediction
    8ce0:	e3833b06 	orr	r3, r3, #6144	; 0x1800
    asm volatile ("MCR p15, 0, %0, c1, c0, 0" :: "r" (r));
    8ce4:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
    8ce8:	e12fff1e 	bx	lr

00008cec <disable_cache>:
}

// should we flush icache?
void disable_cache(void) {
    unsigned r;
    asm volatile ("MRC p15, 0, %0, c1, c0, 0" : "=r" (r));
    8cec:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
    //r |= 0x1800;
	r &= ~(1 << 12); // l1 instruction cache
	r &= ~(1 << 11); // branch prediction
    8cf0:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
    asm volatile ("MCR p15, 0, %0, c1, c0, 0" :: "r" (r));
    8cf4:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
    8cf8:	e12fff1e 	bx	lr

00008cfc <clean_reboot>:
#include "rpi.h"

// print out a special message so bootloader exits
void clean_reboot(void) {
    8cfc:	e92d4008 	push	{r3, lr}
    putk("DONE!!!\n");
    8d00:	e59f3014 	ldr	r3, [pc, #20]	; 8d1c <clean_reboot+0x20>
    8d04:	e5933000 	ldr	r3, [r3]
    8d08:	e59f0010 	ldr	r0, [pc, #16]	; 8d20 <clean_reboot+0x24>
    8d0c:	e12fff33 	blx	r3
    delay_ms(100);       // (hopefully) enough time for message to get flushed.
    8d10:	e3a00064 	mov	r0, #100	; 0x64
    8d14:	eb000044 	bl	8e2c <delay_ms>
    rpi_reboot();
    8d18:	eb000019 	bl	8d84 <rpi_reboot>
    8d1c:	000095dc 	ldrdeq	r9, [r0], -ip
    8d20:	00009978 	andeq	r9, r0, r8, ror r9

00008d24 <_cstart>:
#include "rpi.h"

void _cstart() {
    8d24:	e92d4008 	push	{r3, lr}
    extern int __bss_start__, __bss_end__;
	void notmain();

    int* bss = &__bss_start__;
    8d28:	e59f3020 	ldr	r3, [pc, #32]	; 8d50 <_cstart+0x2c>
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d2c:	e59f2020 	ldr	r2, [pc, #32]	; 8d54 <_cstart+0x30>
        *bss++ = 0;
    8d30:	e3a01000 	mov	r1, #0
	void notmain();

    int* bss = &__bss_start__;
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d34:	ea000001 	b	8d40 <_cstart+0x1c>
        *bss++ = 0;
    8d38:	e5831000 	str	r1, [r3]
    8d3c:	e2833004 	add	r3, r3, #4
	void notmain();

    int* bss = &__bss_start__;
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d40:	e1530002 	cmp	r3, r2
    8d44:	3afffffb 	bcc	8d38 <_cstart+0x14>
        *bss++ = 0;

    notmain(); 
    8d48:	ebfffcb0 	bl	8010 <notmain>
	rpi_reboot();
    8d4c:	eb00000c 	bl	8d84 <rpi_reboot>
    8d50:	00009984 	andeq	r9, r0, r4, lsl #19
    8d54:	00009d88 	andeq	r9, r0, r8, lsl #27

00008d58 <at_user_level>:
 * works if we have a trashed stack pointer?
 */
static unsigned user_level = 0b10000;
int at_user_level(void) {
    unsigned cpsr = 0;
    asm volatile("mrs %0,cpsr" : "=r"(cpsr));
    8d58:	e10f0000 	mrs	r0, CPSR

    // user level = lower 5 bits = 0b10000);
    return (cpsr  & 0b11111)  == user_level;
    8d5c:	e200001f 	and	r0, r0, #31
}
    8d60:	e3500010 	cmp	r0, #16
    8d64:	13a00000 	movne	r0, #0
    8d68:	03a00001 	moveq	r0, #1
    8d6c:	e12fff1e 	bx	lr

00008d70 <set_user_level>:

// this is just used by the reboot code.
void set_user_level(void) {
    unsigned cpsr = 0;
    // XXX: shouldn't we just set the one bit?
    asm volatile("mrs %0,cpsr" : "=r"(cpsr));
    8d70:	e10f3000 	mrs	r3, CPSR
        cpsr = (cpsr & ~0b11111) | user_level;
    8d74:	e3c3301f 	bic	r3, r3, #31
    8d78:	e3833010 	orr	r3, r3, #16
    asm volatile("msr cpsr, %0" :: "r"(cpsr));
    8d7c:	e129f003 	msr	CPSR_fc, r3
    8d80:	e12fff1e 	bx	lr

00008d84 <rpi_reboot>:
}

void rpi_reboot(void) {
    8d84:	e92d4008 	push	{r3, lr}
    if(at_user_level()) {
    8d88:	ebfffff2 	bl	8d58 <at_user_level>
    8d8c:	e3500000 	cmp	r0, #0
    8d90:	0a000000 	beq	8d98 <rpi_reboot+0x14>
        set_user_level();
    8d94:	ebfffff5 	bl	8d70 <set_user_level>
        // of stuff.
        // assert(!at_user_level());
    }

    // gives uart time to flush: should just call flush directly.
    delay_ms(30);
    8d98:	e3a0001e 	mov	r0, #30
    8d9c:	eb000022 	bl	8e2c <delay_ms>
    const int PM_WDOG = 0x20100024;
    const int PM_PASSWORD = 0x5a000000;
    const int PM_RSTC_WRCFG_FULL_RESET = 0x00000020;

    // timeout = 1/16th of a second? (whatever)
    PUT32(PM_WDOG, PM_PASSWORD | 1);
    8da0:	e59f0014 	ldr	r0, [pc, #20]	; 8dbc <rpi_reboot+0x38>
    8da4:	e59f1014 	ldr	r1, [pc, #20]	; 8dc0 <rpi_reboot+0x3c>
    8da8:	eb0001a0 	bl	9430 <PUT32>
    PUT32(PM_RSTC, PM_PASSWORD | PM_RSTC_WRCFG_FULL_RESET);
    8dac:	e59f0010 	ldr	r0, [pc, #16]	; 8dc4 <rpi_reboot+0x40>
    8db0:	e59f1010 	ldr	r1, [pc, #16]	; 8dc8 <rpi_reboot+0x44>
    8db4:	eb00019d 	bl	9430 <PUT32>
    8db8:	eafffffe 	b	8db8 <rpi_reboot+0x34>
    8dbc:	20100024 	andscs	r0, r0, r4, lsr #32
    8dc0:	5a000001 	bpl	8dcc <delay_cycles>
    8dc4:	2010001c 	andscs	r0, r0, ip, lsl r0
    8dc8:	5a000020 	bpl	8e50 <delay_sec+0x10>

00008dcc <delay_cycles>:
#include "rpi.h"

// roughly 2-3x the number of cyles.  dunno if we care.  can read cycle count from
// cp15 iirc.
void delay_cycles(unsigned ticks) {
    while(ticks-- > 0)
    8dcc:	ea000001 	b	8dd8 <delay_cycles+0xc>
        asm("add r1, r1, #0");
    8dd0:	e2811000 	add	r1, r1, #0
#include "rpi.h"

// roughly 2-3x the number of cyles.  dunno if we care.  can read cycle count from
// cp15 iirc.
void delay_cycles(unsigned ticks) {
    while(ticks-- > 0)
    8dd4:	e1a00003 	mov	r0, r3
    8dd8:	e2403001 	sub	r3, r0, #1
    8ddc:	e3500000 	cmp	r0, #0
    8de0:	1afffffa 	bne	8dd0 <delay_cycles+0x4>
        asm("add r1, r1, #0");
}
    8de4:	e12fff1e 	bx	lr

00008de8 <timer_get_usec_raw>:

// no dev barrier.
unsigned timer_get_usec_raw(void) {
    8de8:	e92d4008 	push	{r3, lr}
    return GET32(0x20003004);
    8dec:	e59f0004 	ldr	r0, [pc, #4]	; 8df8 <timer_get_usec_raw+0x10>
    8df0:	eb00019a 	bl	9460 <GET32>
}
    8df4:	e8bd8008 	pop	{r3, pc}
    8df8:	20003004 	andcs	r3, r0, r4

00008dfc <timer_get_usec>:

// in usec
unsigned timer_get_usec(void) {
    8dfc:	e92d4008 	push	{r3, lr}
// comment these out for this lab (8) so student
// code does not get hit by weird timing issues.
//    dev_barrier();
    unsigned u = timer_get_usec_raw();
    8e00:	ebfffff8 	bl	8de8 <timer_get_usec_raw>
//    dev_barrier();
    return u;
}
    8e04:	e8bd8008 	pop	{r3, pc}

00008e08 <delay_us>:

void delay_us(unsigned us) {
    8e08:	e92d4038 	push	{r3, r4, r5, lr}
    8e0c:	e1a05000 	mov	r5, r0
    unsigned rb = timer_get_usec();
    8e10:	ebfffff9 	bl	8dfc <timer_get_usec>
    8e14:	e1a04000 	mov	r4, r0
    while (1) {
        unsigned ra = timer_get_usec();
    8e18:	ebfffff7 	bl	8dfc <timer_get_usec>
        if ((ra - rb) >= us) {
    8e1c:	e0640000 	rsb	r0, r4, r0
    8e20:	e1500005 	cmp	r0, r5
    8e24:	3afffffb 	bcc	8e18 <delay_us+0x10>
            break;
        }
    }
}
    8e28:	e8bd8038 	pop	{r3, r4, r5, pc}

00008e2c <delay_ms>:
void delay_ms(unsigned ms) {
    8e2c:	e92d4008 	push	{r3, lr}
    delay_us(ms*1000);
    8e30:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    8e34:	e0000093 	mul	r0, r3, r0
    8e38:	ebfffff2 	bl	8e08 <delay_us>
    8e3c:	e8bd8008 	pop	{r3, pc}

00008e40 <delay_sec>:
}
void delay_sec(unsigned sec) {
    8e40:	e92d4008 	push	{r3, lr}
    delay_ms(sec*1000);
    8e44:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    8e48:	e0000093 	mul	r0, r3, r0
    8e4c:	ebfffff6 	bl	8e2c <delay_ms>
    8e50:	e8bd8008 	pop	{r3, pc}

00008e54 <gpio_set_output>:
volatile unsigned *GPLEV1 = (void*) 0x20200038;
// Part 1 implement gpio_set_on, gpio_set_off, gpio_set_output

// set <pin> to be an output pin.  note: fsel0, fsel1, fsel2 are contiguous in memory,
// so you can use array calculations!
void gpio_set_output(unsigned pin) {
    8e54:	e92d4038 	push	{r3, r4, r5, lr}
    8e58:	e1a04000 	mov	r4, r0
    // implement this
    // use gpio_fsel0
    
    if (pin >= 32) {
    8e5c:	e350001f 	cmp	r0, #31
    8e60:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    volatile unsigned* gpio_reg;
    
    unsigned reg_select = pin / 10;
    8e64:	e59f30b4 	ldr	r3, [pc, #180]	; 8f20 <gpio_set_output+0xcc>
    8e68:	e0832093 	umull	r2, r3, r3, r0
    8e6c:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    8e70:	e3530005 	cmp	r3, #5
    8e74:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8e78:	ea000017 	b	8edc <gpio_set_output+0x88>
    8e7c:	00008e94 	muleq	r0, r4, lr
    8e80:	00008ea0 	andeq	r8, r0, r0, lsr #29
    8e84:	00008eac 	andeq	r8, r0, ip, lsr #29
    8e88:	00008eb8 			; <UNDEFINED> instruction: 0x00008eb8
    8e8c:	00008ec4 	andeq	r8, r0, r4, asr #29
    8e90:	00008ed0 	ldrdeq	r8, [r0], -r0
        case 0: {gpio_reg = GPFSEL0; break;}
    8e94:	e59f3088 	ldr	r3, [pc, #136]	; 8f24 <gpio_set_output+0xd0>
    8e98:	e5935000 	ldr	r5, [r3]
    8e9c:	ea00000f 	b	8ee0 <gpio_set_output+0x8c>
        case 1: {gpio_reg = GPFSEL1; break;}
    8ea0:	e59f307c 	ldr	r3, [pc, #124]	; 8f24 <gpio_set_output+0xd0>
    8ea4:	e5935004 	ldr	r5, [r3, #4]
    8ea8:	ea00000c 	b	8ee0 <gpio_set_output+0x8c>
        case 2: {gpio_reg = GPFSEL2; break;}
    8eac:	e59f3070 	ldr	r3, [pc, #112]	; 8f24 <gpio_set_output+0xd0>
    8eb0:	e5935008 	ldr	r5, [r3, #8]
    8eb4:	ea000009 	b	8ee0 <gpio_set_output+0x8c>
        case 3: {gpio_reg = GPFSEL3; break;}
    8eb8:	e59f3064 	ldr	r3, [pc, #100]	; 8f24 <gpio_set_output+0xd0>
    8ebc:	e593500c 	ldr	r5, [r3, #12]
    8ec0:	ea000006 	b	8ee0 <gpio_set_output+0x8c>
        case 4: {gpio_reg = GPFSEL4; break;}
    8ec4:	e59f3058 	ldr	r3, [pc, #88]	; 8f24 <gpio_set_output+0xd0>
    8ec8:	e5935010 	ldr	r5, [r3, #16]
    8ecc:	ea000003 	b	8ee0 <gpio_set_output+0x8c>
        case 5: {gpio_reg = GPFSEL5; break;}
    8ed0:	e59f304c 	ldr	r3, [pc, #76]	; 8f24 <gpio_set_output+0xd0>
    8ed4:	e5935014 	ldr	r5, [r3, #20]
    8ed8:	ea000000 	b	8ee0 <gpio_set_output+0x8c>
        default: gpio_reg = 0x0;
    8edc:	e3a05000 	mov	r5, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    8ee0:	e1a00005 	mov	r0, r5
    8ee4:	eb00015b 	bl	9458 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    8ee8:	e59f1030 	ldr	r1, [pc, #48]	; 8f20 <gpio_set_output+0xcc>
    8eec:	e0813491 	umull	r3, r1, r1, r4
    8ef0:	e1a011a1 	lsr	r1, r1, #3
    8ef4:	e0811101 	add	r1, r1, r1, lsl #2
    8ef8:	e1a01081 	lsl	r1, r1, #1
    8efc:	e0611004 	rsb	r1, r1, r4
    8f00:	e0811081 	add	r1, r1, r1, lsl #1
    8f04:	e3a03007 	mov	r3, #7
    8f08:	e1c03113 	bic	r3, r0, r3, lsl r1
    bitmask |= (1 << ((pin % 10) * 3));
    put32(gpio_reg, bitmask);
    8f0c:	e1a00005 	mov	r0, r5
    8f10:	e3a02001 	mov	r2, #1
    8f14:	e1831112 	orr	r1, r3, r2, lsl r1
    8f18:	eb000142 	bl	9428 <put32>
    8f1c:	e8bd8038 	pop	{r3, r4, r5, pc}
    8f20:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    8f24:	000095e0 	andeq	r9, r0, r0, ror #11

00008f28 <gpio_set_on>:
    
}


// set GPIO <pin> on.
inline void gpio_set_on(unsigned pin) {
    8f28:	e92d4008 	push	{r3, lr}
    // implement this
    // use gpio_set0
    if (pin >= 32) {
    8f2c:	e350001f 	cmp	r0, #31
    8f30:	88bd8008 	pophi	{r3, pc}
    // Get current register value
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPSET0;
    8f34:	959f3020 	ldrls	r3, [pc, #32]	; 8f5c <gpio_set_on+0x34>
    8f38:	95932018 	ldrls	r2, [r3, #24]
        // TODO: why do we not want this statement?
        //bitmask = get32(GPSET0);
    } else {
        gpio_reg = GPSET1;
    8f3c:	859f3018 	ldrhi	r3, [pc, #24]	; 8f5c <gpio_set_on+0x34>
    8f40:	8593201c 	ldrhi	r2, [r3, #28]
        //bitmask = get32(GPSET1);
        // TODO: why do we not want this statement?
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    8f44:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    8f48:	e1a00002 	mov	r0, r2
    8f4c:	e3a01001 	mov	r1, #1
    8f50:	e1a01311 	lsl	r1, r1, r3
    8f54:	eb000133 	bl	9428 <put32>
    8f58:	e8bd8008 	pop	{r3, pc}
    8f5c:	000095e0 	andeq	r9, r0, r0, ror #11

00008f60 <gpio_set_off>:
}

// set GPIO <pin> off
inline void gpio_set_off(unsigned pin) {
    8f60:	e92d4008 	push	{r3, lr}
    // implement this
    // use gpio_clr0
    if(pin >= 32) {
    8f64:	e350001f 	cmp	r0, #31
    8f68:	88bd8008 	pophi	{r3, pc}
    }
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPCLR0;
    8f6c:	959f3020 	ldrls	r3, [pc, #32]	; 8f94 <gpio_set_off+0x34>
    8f70:	95932020 	ldrls	r2, [r3, #32]
        //bitmask = get32(GPCLR0);
    } else {
        gpio_reg = GPCLR1;
    8f74:	859f3018 	ldrhi	r3, [pc, #24]	; 8f94 <gpio_set_off+0x34>
    8f78:	85932024 	ldrhi	r2, [r3, #36]	; 0x24
        //bitmask = get32(GPCLR1);
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    8f7c:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    8f80:	e1a00002 	mov	r0, r2
    8f84:	e3a01001 	mov	r1, #1
    8f88:	e1a01311 	lsl	r1, r1, r3
    8f8c:	eb000125 	bl	9428 <put32>
    8f90:	e8bd8008 	pop	{r3, pc}
    8f94:	000095e0 	andeq	r9, r0, r0, ror #11

00008f98 <gpio_set_input>:
}

// Part 2: implement gpio_set_input and gpio_read

// set <pin> to input.
void gpio_set_input(unsigned pin) {
    8f98:	e92d4038 	push	{r3, r4, r5, lr}
    8f9c:	e1a04000 	mov	r4, r0
    // implement.
    if(pin >= 32) {
    8fa0:	e350001f 	cmp	r0, #31
    8fa4:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    volatile unsigned* gpio_reg;
    
    unsigned reg_select = pin / 10;
    8fa8:	e59f30ac 	ldr	r3, [pc, #172]	; 905c <gpio_set_input+0xc4>
    8fac:	e0832093 	umull	r2, r3, r3, r0
    8fb0:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    8fb4:	e3530005 	cmp	r3, #5
    8fb8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8fbc:	ea000017 	b	9020 <gpio_set_input+0x88>
    8fc0:	00008fd8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    8fc4:	00008fe4 	andeq	r8, r0, r4, ror #31
    8fc8:	00008ff0 	strdeq	r8, [r0], -r0
    8fcc:	00008ffc 	strdeq	r8, [r0], -ip
    8fd0:	00009008 	andeq	r9, r0, r8
    8fd4:	00009014 	andeq	r9, r0, r4, lsl r0
        case 0: {gpio_reg = GPFSEL0; break;}
    8fd8:	e59f3080 	ldr	r3, [pc, #128]	; 9060 <gpio_set_input+0xc8>
    8fdc:	e5935000 	ldr	r5, [r3]
    8fe0:	ea00000f 	b	9024 <gpio_set_input+0x8c>
        case 1: {gpio_reg = GPFSEL1; break;}
    8fe4:	e59f3074 	ldr	r3, [pc, #116]	; 9060 <gpio_set_input+0xc8>
    8fe8:	e5935004 	ldr	r5, [r3, #4]
    8fec:	ea00000c 	b	9024 <gpio_set_input+0x8c>
        case 2: {gpio_reg = GPFSEL2; break;}
    8ff0:	e59f3068 	ldr	r3, [pc, #104]	; 9060 <gpio_set_input+0xc8>
    8ff4:	e5935008 	ldr	r5, [r3, #8]
    8ff8:	ea000009 	b	9024 <gpio_set_input+0x8c>
        case 3: {gpio_reg = GPFSEL3; break;}
    8ffc:	e59f305c 	ldr	r3, [pc, #92]	; 9060 <gpio_set_input+0xc8>
    9000:	e593500c 	ldr	r5, [r3, #12]
    9004:	ea000006 	b	9024 <gpio_set_input+0x8c>
        case 4: {gpio_reg = GPFSEL4; break;}
    9008:	e59f3050 	ldr	r3, [pc, #80]	; 9060 <gpio_set_input+0xc8>
    900c:	e5935010 	ldr	r5, [r3, #16]
    9010:	ea000003 	b	9024 <gpio_set_input+0x8c>
        case 5: {gpio_reg = GPFSEL5; break;}
    9014:	e59f3044 	ldr	r3, [pc, #68]	; 9060 <gpio_set_input+0xc8>
    9018:	e5935014 	ldr	r5, [r3, #20]
    901c:	ea000000 	b	9024 <gpio_set_input+0x8c>
        default: gpio_reg = 0x0;
    9020:	e3a05000 	mov	r5, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    9024:	e1a00005 	mov	r0, r5
    9028:	eb00010a 	bl	9458 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    902c:	e59f1028 	ldr	r1, [pc, #40]	; 905c <gpio_set_input+0xc4>
    9030:	e0813491 	umull	r3, r1, r1, r4
    9034:	e1a011a1 	lsr	r1, r1, #3
    9038:	e0811101 	add	r1, r1, r1, lsl #2
    903c:	e1a01081 	lsl	r1, r1, #1
    9040:	e0611004 	rsb	r1, r1, r4
    9044:	e0811081 	add	r1, r1, r1, lsl #1
    9048:	e3a03007 	mov	r3, #7
    904c:	e1c01113 	bic	r1, r0, r3, lsl r1
    put32(gpio_reg, bitmask);
    9050:	e1a00005 	mov	r0, r5
    9054:	eb0000f3 	bl	9428 <put32>
    9058:	e8bd8038 	pop	{r3, r4, r5, pc}
    905c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    9060:	000095e0 	andeq	r9, r0, r0, ror #11

00009064 <gpio_read>:
    
    
}

// return the value of <pin>
inline int gpio_read(unsigned pin) {
    9064:	e92d4010 	push	{r4, lr}
    9068:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    906c:	e350001f 	cmp	r0, #31
    9070:	8a00000b 	bhi	90a4 <gpio_read+0x40>
        return -1;
    }
    
    unsigned v = 0;
    
    if (pin <= 31){
    9074:	8a000003 	bhi	9088 <gpio_read+0x24>
        v = get32(GPLEV0);
    9078:	e59f302c 	ldr	r3, [pc, #44]	; 90ac <gpio_read+0x48>
    907c:	e5930028 	ldr	r0, [r3, #40]	; 0x28
    9080:	eb0000f4 	bl	9458 <get32>
    9084:	ea000002 	b	9094 <gpio_read+0x30>
    } else {
        v = get32(GPLEV1);
    9088:	e59f301c 	ldr	r3, [pc, #28]	; 90ac <gpio_read+0x48>
    908c:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
    9090:	eb0000f0 	bl	9458 <get32>
    }
    
    return (v & (1 << (pin % 32)));
    9094:	e204401f 	and	r4, r4, #31
    9098:	e3a03001 	mov	r3, #1
    909c:	e0000413 	and	r0, r0, r3, lsl r4
    90a0:	e8bd8010 	pop	{r4, pc}

// return the value of <pin>
inline int gpio_read(unsigned pin) {
    
    if(pin >= 32) {
        return -1;
    90a4:	e3e00000 	mvn	r0, #0
    } else {
        v = get32(GPLEV1);
    }
    
    return (v & (1 << (pin % 32)));
}
    90a8:	e8bd8010 	pop	{r4, pc}
    90ac:	000095e0 	andeq	r9, r0, r0, ror #11

000090b0 <gpio_write>:

// set <pin> to <v> (v \in {0,1})
inline void gpio_write(unsigned pin, unsigned v) {
    90b0:	e92d4008 	push	{r3, lr}
    
    if(pin >= 32) {
    90b4:	e350001f 	cmp	r0, #31
    90b8:	88bd8008 	pophi	{r3, pc}
        return;
    }
    
    if(v)
    90bc:	e3510000 	cmp	r1, #0
    90c0:	0a00000b 	beq	90f4 <gpio_write+0x44>

// set GPIO <pin> on.
inline void gpio_set_on(unsigned pin) {
    // implement this
    // use gpio_set0
    if (pin >= 32) {
    90c4:	e350001f 	cmp	r0, #31
    90c8:	88bd8008 	pophi	{r3, pc}
    // Get current register value
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPSET0;
    90cc:	959f3050 	ldrls	r3, [pc, #80]	; 9124 <gpio_write+0x74>
    90d0:	95932018 	ldrls	r2, [r3, #24]
        // TODO: why do we not want this statement?
        //bitmask = get32(GPSET0);
    } else {
        gpio_reg = GPSET1;
    90d4:	859f3048 	ldrhi	r3, [pc, #72]	; 9124 <gpio_write+0x74>
    90d8:	8593201c 	ldrhi	r2, [r3, #28]
        //bitmask = get32(GPSET1);
        // TODO: why do we not want this statement?
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    90dc:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    90e0:	e1a00002 	mov	r0, r2
    90e4:	e3a01001 	mov	r1, #1
    90e8:	e1a01311 	lsl	r1, r1, r3
    90ec:	eb0000cd 	bl	9428 <put32>
    90f0:	e8bd8008 	pop	{r3, pc}

// set GPIO <pin> off
inline void gpio_set_off(unsigned pin) {
    // implement this
    // use gpio_clr0
    if(pin >= 32) {
    90f4:	e350001f 	cmp	r0, #31
    90f8:	88bd8008 	pophi	{r3, pc}
    }
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPCLR0;
    90fc:	959f3020 	ldrls	r3, [pc, #32]	; 9124 <gpio_write+0x74>
    9100:	95932020 	ldrls	r2, [r3, #32]
        //bitmask = get32(GPCLR0);
    } else {
        gpio_reg = GPCLR1;
    9104:	859f3018 	ldrhi	r3, [pc, #24]	; 9124 <gpio_write+0x74>
    9108:	85932024 	ldrhi	r2, [r3, #36]	; 0x24
        //bitmask = get32(GPCLR1);
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    910c:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    9110:	e1a00002 	mov	r0, r2
    9114:	e3a01001 	mov	r1, #1
    9118:	e1a01311 	lsl	r1, r1, r3
    911c:	eb0000c1 	bl	9428 <put32>
    9120:	e8bd8008 	pop	{r3, pc}
    9124:	000095e0 	andeq	r9, r0, r0, ror #11

00009128 <gpio_set_function>:
        gpio_set_on(pin);
    else
        gpio_set_off(pin);
}

void gpio_set_function(unsigned pin, gpio_func_t func) {
    9128:	e92d4070 	push	{r4, r5, r6, lr}
    912c:	e1a04000 	mov	r4, r0
    9130:	e1a05001 	mov	r5, r1
    // implement this
    // use gpio_fsel0
    
    if (pin >= 32 || func >= 8) {
    9134:	e3510007 	cmp	r1, #7
    9138:	9350001f 	cmpls	r0, #31
    913c:	88bd8070 	pophi	{r4, r5, r6, pc}
        return;
    }

    volatile unsigned* gpio_reg;
    unsigned reg_select = pin / 10;
    9140:	e59f30b0 	ldr	r3, [pc, #176]	; 91f8 <gpio_set_function+0xd0>
    9144:	e0832093 	umull	r2, r3, r3, r0
    9148:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    914c:	e3530005 	cmp	r3, #5
    9150:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    9154:	ea000017 	b	91b8 <gpio_set_function+0x90>
    9158:	00009170 	andeq	r9, r0, r0, ror r1
    915c:	0000917c 	andeq	r9, r0, ip, ror r1
    9160:	00009188 	andeq	r9, r0, r8, lsl #3
    9164:	00009194 	muleq	r0, r4, r1
    9168:	000091a0 	andeq	r9, r0, r0, lsr #3
    916c:	000091ac 	andeq	r9, r0, ip, lsr #3
        case 0: {gpio_reg = GPFSEL0; break;}
    9170:	e59f3084 	ldr	r3, [pc, #132]	; 91fc <gpio_set_function+0xd4>
    9174:	e5936000 	ldr	r6, [r3]
    9178:	ea00000f 	b	91bc <gpio_set_function+0x94>
        case 1: {gpio_reg = GPFSEL1; break;}
    917c:	e59f3078 	ldr	r3, [pc, #120]	; 91fc <gpio_set_function+0xd4>
    9180:	e5936004 	ldr	r6, [r3, #4]
    9184:	ea00000c 	b	91bc <gpio_set_function+0x94>
        case 2: {gpio_reg = GPFSEL2; break;}
    9188:	e59f306c 	ldr	r3, [pc, #108]	; 91fc <gpio_set_function+0xd4>
    918c:	e5936008 	ldr	r6, [r3, #8]
    9190:	ea000009 	b	91bc <gpio_set_function+0x94>
        case 3: {gpio_reg = GPFSEL3; break;}
    9194:	e59f3060 	ldr	r3, [pc, #96]	; 91fc <gpio_set_function+0xd4>
    9198:	e593600c 	ldr	r6, [r3, #12]
    919c:	ea000006 	b	91bc <gpio_set_function+0x94>
        case 4: {gpio_reg = GPFSEL4; break;}
    91a0:	e59f3054 	ldr	r3, [pc, #84]	; 91fc <gpio_set_function+0xd4>
    91a4:	e5936010 	ldr	r6, [r3, #16]
    91a8:	ea000003 	b	91bc <gpio_set_function+0x94>
        case 5: {gpio_reg = GPFSEL5; break;}
    91ac:	e59f3048 	ldr	r3, [pc, #72]	; 91fc <gpio_set_function+0xd4>
    91b0:	e5936014 	ldr	r6, [r3, #20]
    91b4:	ea000000 	b	91bc <gpio_set_function+0x94>
        default: gpio_reg = 0x0;
    91b8:	e3a06000 	mov	r6, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    91bc:	e1a00006 	mov	r0, r6
    91c0:	eb0000a4 	bl	9458 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    91c4:	e59f302c 	ldr	r3, [pc, #44]	; 91f8 <gpio_set_function+0xd0>
    91c8:	e0832493 	umull	r2, r3, r3, r4
    91cc:	e1a031a3 	lsr	r3, r3, #3
    91d0:	e0833103 	add	r3, r3, r3, lsl #2
    91d4:	e1a03083 	lsl	r3, r3, #1
    91d8:	e0633004 	rsb	r3, r3, r4
    91dc:	e0833083 	add	r3, r3, r3, lsl #1
    91e0:	e3a01007 	mov	r1, #7
    91e4:	e1c01311 	bic	r1, r0, r1, lsl r3
    bitmask |= (func << ((pin % 10) * 3));
    put32(gpio_reg, bitmask);
    91e8:	e1a00006 	mov	r0, r6
    91ec:	e1811315 	orr	r1, r1, r5, lsl r3
    91f0:	eb00008c 	bl	9428 <put32>
    91f4:	e8bd8070 	pop	{r4, r5, r6, pc}
    91f8:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    91fc:	000095e0 	andeq	r9, r0, r0, ror #11

00009200 <is_gpio_int>:
// call this routine (you must implement) to setup the right GPIO event.
// as with setting up functions, you should bitwise-or in the value for the
// pin you are setting with the existing pin values.  (otherwise you will
// lose their configuration).  you also need to enable the right IRQ.   make
// sure to use device barriers!!
int is_gpio_int(unsigned gpio_int) {
    9200:	e92d4008 	push	{r3, lr}
    // assert(gpio_int >= GPIO_INT0 && gpio_int <= GPIO_INT3);

    if(get32(IRQ_PENDING_2) > 0) {
    9204:	e59f301c 	ldr	r3, [pc, #28]	; 9228 <is_gpio_int+0x28>
    9208:	e5930030 	ldr	r0, [r3, #48]	; 0x30
    920c:	eb000091 	bl	9458 <get32>
    9210:	e3500000 	cmp	r0, #0
    9214:	0a000001 	beq	9220 <is_gpio_int+0x20>
        return 1;
    9218:	e3a00001 	mov	r0, #1
    921c:	e8bd8008 	pop	{r3, pc}
    }
    return 0;
    9220:	e3a00000 	mov	r0, #0
}
    9224:	e8bd8008 	pop	{r3, pc}
    9228:	000095e0 	andeq	r9, r0, r0, ror #11

0000922c <gpio_int_rising_edge>:
// p97 set to detect rising edge (0->1) on <pin>.
// as the broadcom doc states, it  detects by sampling based on the clock.
// it looks for "011" (low, hi, hi) to suppress noise.  i.e., its triggered only
// *after* a 1 reading has been sampled twice, so there will be delay.
// if you want lower latency, you should us async rising edge (p99)
void gpio_int_rising_edge(unsigned pin) {
    922c:	e92d4038 	push	{r3, r4, r5, lr}
    9230:	e1a04000 	mov	r4, r0
    
    
    if(pin >= 32) {
    9234:	e350001f 	cmp	r0, #31
    9238:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    dev_barrier();
    923c:	eb000073 	bl	9410 <dev_barrier>
    if(pin <= 31) {
    9240:	e354001f 	cmp	r4, #31
    9244:	8a000007 	bhi	9268 <gpio_int_rising_edge+0x3c>
        unsigned bitmask = get32(GPREN0);
    9248:	e59f505c 	ldr	r5, [pc, #92]	; 92ac <gpio_int_rising_edge+0x80>
    924c:	e5950034 	ldr	r0, [r5, #52]	; 0x34
    9250:	eb000080 	bl	9458 <get32>
        bitmask |= 1 << pin;
    9254:	e3a01001 	mov	r1, #1
    9258:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPREN0, bitmask);
    925c:	e5950034 	ldr	r0, [r5, #52]	; 0x34
    9260:	eb000070 	bl	9428 <put32>
    9264:	ea000007 	b	9288 <gpio_int_rising_edge+0x5c>
    } else {
        unsigned bitmask = get32(GPREN1);
    9268:	e59f503c 	ldr	r5, [pc, #60]	; 92ac <gpio_int_rising_edge+0x80>
    926c:	e5950038 	ldr	r0, [r5, #56]	; 0x38
    9270:	eb000078 	bl	9458 <get32>
        bitmask |= 1 << (pin % 32);
    9274:	e204401f 	and	r4, r4, #31
    9278:	e3a01001 	mov	r1, #1
    927c:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPREN1, bitmask);
    9280:	e5950038 	ldr	r0, [r5, #56]	; 0x38
    9284:	eb000067 	bl	9428 <put32>
    }
    dev_barrier();
    9288:	eb000060 	bl	9410 <dev_barrier>
    unsigned int_mask = get32(ENABLE_IRQS_2);
    928c:	e59f4018 	ldr	r4, [pc, #24]	; 92ac <gpio_int_rising_edge+0x80>
    9290:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    9294:	eb00006f 	bl	9458 <get32>
    int_mask |= 1 << (49 - 32);
    9298:	e3801802 	orr	r1, r0, #131072	; 0x20000
    put32(ENABLE_IRQS_2, int_mask);
    929c:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    92a0:	eb000060 	bl	9428 <put32>
    dev_barrier();
    92a4:	eb000059 	bl	9410 <dev_barrier>
    92a8:	e8bd8038 	pop	{r3, r4, r5, pc}
    92ac:	000095e0 	andeq	r9, r0, r0, ror #11

000092b0 <gpio_int_falling_edge>:
// p98: detect falling edge (1->0).  sampled using the system clock.
// similarly to rising edge detection, it suppresses noise by looking for
// "100" --- i.e., is triggered after two readings of "0" and so the
// interrupt is delayed two clock cycles.   if you want  lower latency,
// you should use async falling edge. (p99)
void gpio_int_falling_edge(unsigned pin) {
    92b0:	e92d4038 	push	{r3, r4, r5, lr}
    92b4:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    92b8:	e350001f 	cmp	r0, #31
    92bc:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    dev_barrier();
    92c0:	eb000052 	bl	9410 <dev_barrier>
    if(pin <= 31) {
    92c4:	e354001f 	cmp	r4, #31
    92c8:	8a000007 	bhi	92ec <gpio_int_falling_edge+0x3c>
        unsigned bitmask = get32(GPFEN0);
    92cc:	e59f505c 	ldr	r5, [pc, #92]	; 9330 <gpio_int_falling_edge+0x80>
    92d0:	e5950040 	ldr	r0, [r5, #64]	; 0x40
    92d4:	eb00005f 	bl	9458 <get32>
        bitmask |= 1 << pin;
    92d8:	e3a01001 	mov	r1, #1
    92dc:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPFEN0, bitmask);
    92e0:	e5950040 	ldr	r0, [r5, #64]	; 0x40
    92e4:	eb00004f 	bl	9428 <put32>
    92e8:	ea000007 	b	930c <gpio_int_falling_edge+0x5c>
    } else {
        unsigned bitmask = get32(GPFEN1);
    92ec:	e59f503c 	ldr	r5, [pc, #60]	; 9330 <gpio_int_falling_edge+0x80>
    92f0:	e5950044 	ldr	r0, [r5, #68]	; 0x44
    92f4:	eb000057 	bl	9458 <get32>
        bitmask |= 1 << (pin % 32);
    92f8:	e204401f 	and	r4, r4, #31
    92fc:	e3a01001 	mov	r1, #1
    9300:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPFEN1, bitmask);
    9304:	e5950044 	ldr	r0, [r5, #68]	; 0x44
    9308:	eb000046 	bl	9428 <put32>
    }
    dev_barrier();
    930c:	eb00003f 	bl	9410 <dev_barrier>
    unsigned int_mask = get32(ENABLE_IRQS_2);
    9310:	e59f4018 	ldr	r4, [pc, #24]	; 9330 <gpio_int_falling_edge+0x80>
    9314:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    9318:	eb00004e 	bl	9458 <get32>
    int_mask |= 1 << (52 -32);
    931c:	e3801601 	orr	r1, r0, #1048576	; 0x100000
    put32(ENABLE_IRQS_2, int_mask);
    9320:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    9324:	eb00003f 	bl	9428 <put32>
    dev_barrier();
    9328:	eb000038 	bl	9410 <dev_barrier>
    932c:	e8bd8038 	pop	{r3, r4, r5, pc}
    9330:	000095e0 	andeq	r9, r0, r0, ror #11

00009334 <gpio_event_detected>:
}

// p96: a 1<<pin is set in EVENT_DETECT if <pin> triggered an interrupt.
// if you configure multiple events to lead to interrupts, you will have to
// read the pin to determine which caused it.
int gpio_event_detected(unsigned pin) {
    9334:	e92d4010 	push	{r4, lr}
    9338:	e1a04000 	mov	r4, r0
    if(pin >= 32) {
    933c:	e350001f 	cmp	r0, #31
    9340:	8a000019 	bhi	93ac <gpio_event_detected+0x78>
        return -1;
    }
    
    dev_barrier();
    9344:	eb000031 	bl	9410 <dev_barrier>
    if(pin <= 31) {
    9348:	e354001f 	cmp	r4, #31
    934c:	8a000008 	bhi	9374 <gpio_event_detected+0x40>
        unsigned reg_stat = get32(GPEDS0) & (1 << pin);
    9350:	e59f305c 	ldr	r3, [pc, #92]	; 93b4 <gpio_event_detected+0x80>
    9354:	e5930048 	ldr	r0, [r3, #72]	; 0x48
    9358:	eb00003e 	bl	9458 <get32>
        if(reg_stat > 0) {dev_barrier(); return 1;}
    935c:	e3a03001 	mov	r3, #1
    9360:	e0103413 	ands	r3, r0, r3, lsl r4
    9364:	0a00000d 	beq	93a0 <gpio_event_detected+0x6c>
    9368:	eb000028 	bl	9410 <dev_barrier>
    936c:	e3a00001 	mov	r0, #1
    9370:	e8bd8010 	pop	{r4, pc}
    } else {
        unsigned reg_stat = get32(GPEDS1) & (1 << pin);
    9374:	e59f3038 	ldr	r3, [pc, #56]	; 93b4 <gpio_event_detected+0x80>
    9378:	e593004c 	ldr	r0, [r3, #76]	; 0x4c
    937c:	eb000035 	bl	9458 <get32>
    9380:	e3a03001 	mov	r3, #1
    9384:	e0004413 	and	r4, r0, r3, lsl r4
        dev_barrier();
    9388:	eb000020 	bl	9410 <dev_barrier>
        if(reg_stat > 0) {dev_barrier(); return 1;}
    938c:	e3540000 	cmp	r4, #0
    9390:	0a000002 	beq	93a0 <gpio_event_detected+0x6c>
    9394:	eb00001d 	bl	9410 <dev_barrier>
    9398:	e3a00001 	mov	r0, #1
    939c:	e8bd8010 	pop	{r4, pc}
    }
    dev_barrier();
    93a0:	eb00001a 	bl	9410 <dev_barrier>
    return 0;
    93a4:	e3a00000 	mov	r0, #0
    93a8:	e8bd8010 	pop	{r4, pc}
// p96: a 1<<pin is set in EVENT_DETECT if <pin> triggered an interrupt.
// if you configure multiple events to lead to interrupts, you will have to
// read the pin to determine which caused it.
int gpio_event_detected(unsigned pin) {
    if(pin >= 32) {
        return -1;
    93ac:	e3e00000 	mvn	r0, #0
        dev_barrier();
        if(reg_stat > 0) {dev_barrier(); return 1;}
    }
    dev_barrier();
    return 0;
}
    93b0:	e8bd8010 	pop	{r4, pc}
    93b4:	000095e0 	andeq	r9, r0, r0, ror #11

000093b8 <gpio_event_clear>:

// p96: have to write a 1 to the pin to clear the event.
void gpio_event_clear(unsigned pin) {
    93b8:	e92d4010 	push	{r4, lr}
    93bc:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    93c0:	e350001f 	cmp	r0, #31
    93c4:	88bd8010 	pophi	{r4, pc}
        return;
    }
    
    dev_barrier();
    93c8:	eb000010 	bl	9410 <dev_barrier>
    if(pin <= 31) {
    93cc:	e354001f 	cmp	r4, #31
    93d0:	8a000005 	bhi	93ec <gpio_event_clear+0x34>
        put32(GPEDS0, 1 << pin);
    93d4:	e59f3030 	ldr	r3, [pc, #48]	; 940c <gpio_event_clear+0x54>
    93d8:	e5930048 	ldr	r0, [r3, #72]	; 0x48
    93dc:	e3a01001 	mov	r1, #1
    93e0:	e1a01411 	lsl	r1, r1, r4
    93e4:	eb00000f 	bl	9428 <put32>
    93e8:	ea000005 	b	9404 <gpio_event_clear+0x4c>
    } else {
        put32(GPEDS1, 1 << (pin % 32));
    93ec:	e204401f 	and	r4, r4, #31
    93f0:	e59f3014 	ldr	r3, [pc, #20]	; 940c <gpio_event_clear+0x54>
    93f4:	e593004c 	ldr	r0, [r3, #76]	; 0x4c
    93f8:	e3a01001 	mov	r1, #1
    93fc:	e1a01411 	lsl	r1, r1, r4
    9400:	eb000008 	bl	9428 <put32>
    }
    dev_barrier();
    9404:	eb000001 	bl	9410 <dev_barrier>
    9408:	e8bd8010 	pop	{r4, pc}
    940c:	000095e0 	andeq	r9, r0, r0, ror #11

00009410 <dev_barrier>:
    9410:	ea000002 	b	9420 <dsb>

00009414 <dmb>:
    9414:	e3a00000 	mov	r0, #0
    9418:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
    941c:	e12fff1e 	bx	lr

00009420 <dsb>:
    9420:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
    9424:	e12fff1e 	bx	lr

00009428 <put32>:
    9428:	e5801000 	str	r1, [r0]
    942c:	e12fff1e 	bx	lr

00009430 <PUT32>:
    9430:	e5801000 	str	r1, [r0]
    9434:	e12fff1e 	bx	lr

00009438 <put16>:
    9438:	e1c010b0 	strh	r1, [r0]
    943c:	e12fff1e 	bx	lr

00009440 <PUT16>:
    9440:	e1c010b0 	strh	r1, [r0]
    9444:	e12fff1e 	bx	lr

00009448 <put8>:
    9448:	e5c01000 	strb	r1, [r0]
    944c:	e12fff1e 	bx	lr

00009450 <PUT8>:
    9450:	e5c01000 	strb	r1, [r0]
    9454:	e12fff1e 	bx	lr

00009458 <get32>:
    9458:	e5900000 	ldr	r0, [r0]
    945c:	e12fff1e 	bx	lr

00009460 <GET32>:
    9460:	e5900000 	ldr	r0, [r0]
    9464:	e12fff1e 	bx	lr

00009468 <GETPC>:
    9468:	e1a0000e 	mov	r0, lr
    946c:	e12fff1e 	bx	lr

00009470 <dummy>:
    9470:	e12fff1e 	bx	lr

00009474 <uart_can_getc>:

	dev_barrier();
}

// 1 = at least one byte on rx queue, 0 otherwise
static int uart_can_getc(void) {
    9474:	e92d4008 	push	{r3, lr}
    return get32(AUX_MU_LSR_REG) & RX_READY;
    9478:	e59f300c 	ldr	r3, [pc, #12]	; 948c <uart_can_getc+0x18>
    947c:	e5930000 	ldr	r0, [r3]
    9480:	ebfffff4 	bl	9458 <get32>
}
    9484:	e2000001 	and	r0, r0, #1
    9488:	e8bd8008 	pop	{r3, pc}
    948c:	00009640 	andeq	r9, r0, r0, asr #12

00009490 <uart_init>:
#define RX_READY 0x1
#define TX_READY 0x10
#define TX_EMPTY 0x20

// note: if you need memory barriers, use <dev_barrier()>
void uart_init(void) {
    9490:	e92d4038 	push	{r3, r4, r5, lr}
    
	dev_barrier();
    9494:	ebffffdd 	bl	9410 <dev_barrier>

	// set GPIO 14 and 15 to alternate function 0
    //volatile unsigned* gpio_reg = (void*) 0x20200004;
    //unsigned bitmask = get32(gpio_reg);
    gpio_set_function(14, GPIO_FUNC_ALT5);
    9498:	e3a0000e 	mov	r0, #14
    949c:	e3a01002 	mov	r1, #2
    94a0:	ebffff20 	bl	9128 <gpio_set_function>
	gpio_set_function(15, GPIO_FUNC_ALT5);
    94a4:	e3a0000f 	mov	r0, #15
    94a8:	e3a01002 	mov	r1, #2
    94ac:	ebffff1d 	bl	9128 <gpio_set_function>
    //bitmask &= ~(0b111 << ((UART0_RX % 10) * 3));
    //bitmask |= (0b010 << ((UART0_TX % 10) * 3));
    //bitmask |= (0b010 << ((UART0_RX % 10) * 3));
    //put32(gpio_reg, bitmask);

	dev_barrier();
    94b0:	ebffffd6 	bl	9410 <dev_barrier>

    put32(AUX_ENABLES, get32(AUX_ENABLES) | (ENABLE_UART));
    94b4:	e59f4068 	ldr	r4, [pc, #104]	; 9524 <uart_init+0x94>
    94b8:	e5945004 	ldr	r5, [r4, #4]
    94bc:	e1a00005 	mov	r0, r5
    94c0:	ebffffe4 	bl	9458 <get32>
    94c4:	e3801001 	orr	r1, r0, #1
    94c8:	e1a00005 	mov	r0, r5
    94cc:	ebffffd5 	bl	9428 <put32>
	
	dev_barrier();
    94d0:	ebffffce 	bl	9410 <dev_barrier>
	
    put32(AUX_MU_CNTL_REG, 0x0);
    94d4:	e5940008 	ldr	r0, [r4, #8]
    94d8:	e3a01000 	mov	r1, #0
    94dc:	ebffffd1 	bl	9428 <put32>
    put32(AUX_MU_IER_REG, 0x0);
    94e0:	e594000c 	ldr	r0, [r4, #12]
    94e4:	e3a01000 	mov	r1, #0
    94e8:	ebffffce 	bl	9428 <put32>
    put32(AUX_MU_IIR_REG, CLEAR_RX_FIFO | CLEAR_TX_FIFO);
    94ec:	e5940010 	ldr	r0, [r4, #16]
    94f0:	e3a01006 	mov	r1, #6
    94f4:	ebffffcb 	bl	9428 <put32>
	put32(AUX_MU_LCR_REG, ENABLE_8BIT_MODE);
    94f8:	e5940014 	ldr	r0, [r4, #20]
    94fc:	e3a01003 	mov	r1, #3
    9500:	ebffffc8 	bl	9428 <put32>
    put32(AUX_MU_BAUD_REG, BAUD_115200);
    9504:	e5940018 	ldr	r0, [r4, #24]
    9508:	e59f1018 	ldr	r1, [pc, #24]	; 9528 <uart_init+0x98>
    950c:	ebffffc5 	bl	9428 <put32>
    put32(AUX_MU_CNTL_REG, ENABLE_TXER | ENABLE_RXER);
    9510:	e5940008 	ldr	r0, [r4, #8]
    9514:	e3a01003 	mov	r1, #3
    9518:	ebffffc2 	bl	9428 <put32>

	dev_barrier();
    951c:	ebffffbb 	bl	9410 <dev_barrier>
    9520:	e8bd8038 	pop	{r3, r4, r5, pc}
    9524:	00009640 	andeq	r9, r0, r0, asr #12
    9528:	0000010e 	andeq	r0, r0, lr, lsl #2

0000952c <uart_getc>:
    return get32(AUX_MU_LSR_REG) & RX_READY;
}

// returns one byte from the rx queue, if needed
// blocks until there is one.
int uart_getc(void) {
    952c:	e92d4008 	push	{r3, lr}
    while(1)
        if(uart_can_getc())  break;
    9530:	ebffffcf 	bl	9474 <uart_can_getc>
    9534:	e3500000 	cmp	r0, #0
    9538:	0afffffc 	beq	9530 <uart_getc+0x4>
    return get32(AUX_MU_IO_REG) & 0xFF;
    953c:	e59f300c 	ldr	r3, [pc, #12]	; 9550 <uart_getc+0x24>
    9540:	e593001c 	ldr	r0, [r3, #28]
    9544:	ebffffc3 	bl	9458 <get32>
}
    9548:	e6ef0070 	uxtb	r0, r0
    954c:	e8bd8008 	pop	{r3, pc}
    9550:	00009640 	andeq	r9, r0, r0, asr #12

00009554 <uart_can_putc>:

// 1 = space to put at least one byte, 0 otherwise.
int uart_can_putc(void) {
    9554:	e92d4008 	push	{r3, lr}
    return get32(AUX_MU_LSR_REG) & TX_EMPTY;
    9558:	e59f300c 	ldr	r3, [pc, #12]	; 956c <uart_can_putc+0x18>
    955c:	e5930000 	ldr	r0, [r3]
    9560:	ebffffbc 	bl	9458 <get32>
}
    9564:	e2000020 	and	r0, r0, #32
    9568:	e8bd8008 	pop	{r3, pc}
    956c:	00009640 	andeq	r9, r0, r0, asr #12

00009570 <uart_putc>:

// put one byte on the tx qqueue, if needed, blocks
// until TX has space.
void uart_putc(unsigned c) {
    9570:	e92d4010 	push	{r4, lr}
    9574:	e1a04000 	mov	r4, r0
    while(1)
            if(uart_can_putc())  break;
    9578:	ebfffff5 	bl	9554 <uart_can_putc>
    957c:	e3500000 	cmp	r0, #0
    9580:	0afffffc 	beq	9578 <uart_putc+0x8>
    put32(AUX_MU_IO_REG, c);
    9584:	e59f300c 	ldr	r3, [pc, #12]	; 9598 <uart_putc+0x28>
    9588:	e593001c 	ldr	r0, [r3, #28]
    958c:	e1a01004 	mov	r1, r4
    9590:	ebffffa4 	bl	9428 <put32>
    9594:	e8bd8010 	pop	{r4, pc}
    9598:	00009640 	andeq	r9, r0, r0, asr #12

0000959c <uart_has_data>:


// simple wrapper routines useful later.

// a maybe-more intuitive name for clients.
int uart_has_data(void) {
    959c:	e92d4008 	push	{r3, lr}
    return uart_can_getc();
    95a0:	ebffffb3 	bl	9474 <uart_can_getc>
}
    95a4:	e8bd8008 	pop	{r3, pc}

000095a8 <uart_getc_async>:

int uart_getc_async(void) { 
    95a8:	e92d4008 	push	{r3, lr}
    if(!uart_has_data())
    95ac:	ebfffffa 	bl	959c <uart_has_data>
    95b0:	e3500000 	cmp	r0, #0
    95b4:	0a000001 	beq	95c0 <uart_getc_async+0x18>
        return -1;
    return uart_getc();
    95b8:	ebffffdb 	bl	952c <uart_getc>
    95bc:	e8bd8008 	pop	{r3, pc}
    return uart_can_getc();
}

int uart_getc_async(void) { 
    if(!uart_has_data())
        return -1;
    95c0:	e3e00000 	mvn	r0, #0
    return uart_getc();
}
    95c4:	e8bd8008 	pop	{r3, pc}

000095c8 <internal_putchar>:
#include "rpi.h"

static int internal_putchar(int c) { uart_putc(c); return c; }
    95c8:	e92d4010 	push	{r4, lr}
    95cc:	e1a04000 	mov	r4, r0
    95d0:	ebffffe6 	bl	9570 <uart_putc>
    95d4:	e1a00004 	mov	r0, r4
    95d8:	e8bd8010 	pop	{r4, pc}

Disassembly of section .data:

000095dc <putk>:
    95dc:	00008798 	muleq	r0, r8, r7

000095e0 <GPFSEL0>:
    95e0:	20200000 	eorcs	r0, r0, r0

000095e4 <GPFSEL1>:
    95e4:	20200004 	eorcs	r0, r0, r4

000095e8 <GPFSEL2>:
    95e8:	20200008 	eorcs	r0, r0, r8

000095ec <GPFSEL3>:
    95ec:	2020000c 	eorcs	r0, r0, ip

000095f0 <GPFSEL4>:
    95f0:	20200010 	eorcs	r0, r0, r0, lsl r0

000095f4 <GPFSEL5>:
    95f4:	20200014 	eorcs	r0, r0, r4, lsl r0

000095f8 <GPSET0>:
    95f8:	2020001c 	eorcs	r0, r0, ip, lsl r0

000095fc <GPSET1>:
    95fc:	20200020 	eorcs	r0, r0, r0, lsr #32

00009600 <GPCLR0>:
    9600:	20200028 	eorcs	r0, r0, r8, lsr #32

00009604 <GPCLR1>:
    9604:	2020002c 	eorcs	r0, r0, ip, lsr #32

00009608 <GPLEV0>:
    9608:	20200034 	eorcs	r0, r0, r4, lsr r0

0000960c <GPLEV1>:
    960c:	20200038 	eorcs	r0, r0, r8, lsr r0

00009610 <IRQ_PENDING_2>:
    9610:	2000b208 	andcs	fp, r0, r8, lsl #4

00009614 <GPREN0>:
    9614:	2020004c 	eorcs	r0, r0, ip, asr #32

00009618 <GPREN1>:
    9618:	20200050 	eorcs	r0, r0, r0, asr r0

0000961c <ENABLE_IRQS_2>:
    961c:	2000b214 	andcs	fp, r0, r4, lsl r2

00009620 <GPFEN0>:
    9620:	20200058 	eorcs	r0, r0, r8, asr r0

00009624 <GPFEN1>:
    9624:	2020005c 	eorcs	r0, r0, ip, asr r0

00009628 <GPEDS0>:
    9628:	20200040 	eorcs	r0, r0, r0, asr #32

0000962c <GPEDS1>:
    962c:	20200044 	eorcs	r0, r0, r4, asr #32

00009630 <IRQ_PENDING_1>:
    9630:	2000b204 	andcs	fp, r0, r4, lsl #4

00009634 <gpio_clr0>:
    9634:	20200028 	eorcs	r0, r0, r8, lsr #32

00009638 <gpio_set0>:
    9638:	2020001c 	eorcs	r0, r0, ip, lsl r0

0000963c <gpio_fsel0>:
    963c:	20200000 	eorcs	r0, r0, r0

00009640 <AUX_MU_LSR_REG>:
    9640:	20215054 	eorcs	r5, r1, r4, asr r0

00009644 <AUX_ENABLES>:
    9644:	20215004 	eorcs	r5, r1, r4

00009648 <AUX_MU_CNTL_REG>:
    9648:	20215060 	eorcs	r5, r1, r0, rrx

0000964c <AUX_MU_IER_REG>:
    964c:	20215044 	eorcs	r5, r1, r4, asr #32

00009650 <AUX_MU_IIR_REG>:
    9650:	20215048 	eorcs	r5, r1, r8, asr #32

00009654 <AUX_MU_LCR_REG>:
    9654:	2021504c 	eorcs	r5, r1, ip, asr #32

00009658 <AUX_MU_BAUD_REG>:
    9658:	20215068 	eorcs	r5, r1, r8, rrx

0000965c <AUX_MU_IO_REG>:
    965c:	20215040 	eorcs	r5, r1, r0, asr #32

00009660 <AUX_MU_STAT_REG>:
    9660:	20215064 	eorcs	r5, r1, r4, rrx

00009664 <AUX_MU_SCRATCH>:
    9664:	2021505c 	eorcs	r5, r1, ip, asr r0

00009668 <AUX_MU_MSR_REG>:
    9668:	20215058 	eorcs	r5, r1, r8, asr r0

0000966c <AUX_MU_MCR_REG>:
    966c:	20215050 	eorcs	r5, r1, r0, asr r0

00009670 <AUX_IRQ>:
    9670:	20215000 	eorcs	r5, r1, r0

00009674 <rpi_putchar>:
    9674:	000095c8 	andeq	r9, r0, r8, asr #11

Disassembly of section .rodata:

00009678 <__FUNCTION__.4189>:
    9678:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
    967c:	006e6961 	rsbeq	r6, lr, r1, ror #18
    9680:	72657469 	rsbvc	r7, r5, #1761607680	; 0x69000000
    9684:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
    9688:	696f6720 	stmdbvs	pc!, {r5, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
    968c:	7420676e 	strtvc	r6, [r0], #-1902	; 0x76e
    9690:	6f64206f 	svcvs	0x0064206f
    9694:	67206120 	strvs	r6, [r0, -r0, lsr #2]!
    9698:	6f207465 	svcvs	0x00207465
    969c:	20612066 	rsbcs	r2, r1, r6, rrx
    96a0:	6c6f6877 	stclvs	8, cr6, [pc], #-476	; 94cc <uart_init+0x3c>
    96a4:	696c2065 	stmdbvs	ip!, {r0, r2, r5, r6, sp}^
    96a8:	2820656e 	stmdacs	r0!, {r1, r2, r3, r5, r6, r8, sl, sp, lr}
    96ac:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    96b0:	3d74756f 	cfldr64cc	mvdx7, [r4, #-444]!	; 0xfffffe44
    96b4:	0a296425 	beq	a62750 <__bss_end__+0xa589c8>
    96b8:	00000000 	andeq	r0, r0, r0
    96bc:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xe65
    96c0:	20612072 	rsbcs	r2, r1, r2, ror r0
    96c4:	656e696c 	strbvs	r6, [lr, #-2412]!	; 0x96c
    96c8:	0000203a 	andeq	r2, r0, sl, lsr r0
    96cc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    96d0:	3a74756f 	bcc	1d26c94 <__bss_end__+0x1d1cf0c>
    96d4:	73657220 	cmnvc	r5, #32, 4
    96d8:	2164253d 	cmncs	r4, sp, lsr r5
    96dc:	00000a21 	andeq	r0, r0, r1, lsr #20
    96e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    96e4:	73253a43 	teqvc	r5, #274432	; 0x43000
    96e8:	3a73253a 	bcc	1cd2bd8 <__bss_end__+0x1cc8e50>
    96ec:	733a6425 	teqvc	sl, #620756992	; 0x25000000
    96f0:	656c7274 	strbvs	r7, [ip, #-628]!	; 0x274
    96f4:	7562286e 	strbvc	r2, [r2, #-2158]!	; 0x86e
    96f8:	3d202966 	stccc	9, cr2, [r0, #-408]!	; 0xfffffe68
    96fc:	6572203d 	ldrbvs	r2, [r2, #-61]!	; 0x3d
    9700:	00000a73 	andeq	r0, r0, r3, ror sl
    9704:	65672d32 	strbvs	r2, [r7, #-3378]!	; 0xd32
    9708:	752d7374 	strvc	r7, [sp, #-884]!	; 0x374
    970c:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
    9710:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
    9714:	00632e74 	rsbeq	r2, r3, r4, ror lr
    9718:	552d5753 	strpl	r5, [sp, #-1875]!	; 0x753
    971c:	3a545241 	bcc	151e028 <__bss_end__+0x15142a0>
    9720:	746f6720 	strbtvc	r6, [pc], #-1824	; 9728 <__FUNCTION__.4189+0xb0>
    9724:	72747320 	rsbsvc	r7, r4, #32, 6	; 0x80000000
    9728:	20676e69 	rsbcs	r6, r7, r9, ror #28
    972c:	3e73253c 	mrccc	5, 3, r2, cr3, cr12, {1}
    9730:	0000000a 	andeq	r0, r0, sl

00009734 <__FUNCTION__.4250>:
    9734:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8fc9 <gpio_set_input+0x31>
    9738:	5f747261 	svcpl	0x00747261
    973c:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    9740:	746e755f 	strbtvc	r7, [lr], #-1375	; 0x55f
    9744:	00006c69 	andeq	r6, r0, r9, ror #24

00009748 <__FUNCTION__.4262>:
    9748:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8fdd <gpio_set_input+0x45>
    974c:	5f747261 	svcpl	0x00747261
    9750:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    9754:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    9758:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    975c:	00000000 	andeq	r0, r0, r0

00009760 <__FUNCTION__.4276>:
    9760:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8ff5 <gpio_set_input+0x5d>
    9764:	5f747261 	svcpl	0x00747261
    9768:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    976c:	6c65685f 	stclvs	8, cr6, [r5], #-380	; 0xfffffe84
    9770:	00726570 	rsbseq	r6, r2, r0, ror r5

00009774 <__FUNCTION__.4282>:
    9774:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 9009 <gpio_set_input+0x71>
    9778:	5f747261 	svcpl	0x00747261
    977c:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
    9780:	00000000 	andeq	r0, r0, r0

00009784 <__FUNCTION__.4304>:
    9784:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 9019 <gpio_set_input+0x81>
    9788:	5f747261 	svcpl	0x00747261
    978c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
    9790:	00006b74 	andeq	r6, r0, r4, ror fp

00009794 <__FUNCTION__.4312>:
    9794:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 9029 <gpio_set_input+0x91>
    9798:	5f747261 	svcpl	0x00747261
    979c:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    97a0:	746e755f 	strbtvc	r7, [lr], #-1375	; 0x55f
    97a4:	625f6c69 	subsvs	r6, pc, #26880	; 0x6900
    97a8:	00006b6c 	andeq	r6, r0, ip, ror #22
    97ac:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    97b0:	73253a43 	teqvc	r5, #274432	; 0x43000
    97b4:	3a73253a 	bcc	1cd2ca4 <__bss_end__+0x1cc8f1c>
    97b8:	6e3a6425 	cdpvs	4, 3, cr6, cr10, cr5, {1}
    97bc:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
    97c0:	0a303e73 	beq	c19194 <__bss_end__+0xc0f40c>
    97c4:	00000000 	andeq	r0, r0, r0
    97c8:	752d7773 	strvc	r7, [sp, #-1907]!	; 0x773
    97cc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    97d0:	00000063 	andeq	r0, r0, r3, rrx
    97d4:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    97d8:	73253a43 	teqvc	r5, #274432	; 0x43000
    97dc:	3a73253a 	bcc	1cd2ccc <__bss_end__+0x1cc8f44>
    97e0:	283a6425 	ldmdacs	sl!, {r0, r2, r5, sl, sp, lr}
    97e4:	207a686d 	rsbscs	r6, sl, sp, ror #16
    97e8:	6162202d 	cmnvs	r2, sp, lsr #32
    97ec:	20296475 	eorcs	r6, r9, r5, ror r4
    97f0:	64203d3c 	strtvs	r3, [r0], #-3388	; 0xd3c
    97f4:	76697265 	strbtvc	r7, [r9], -r5, ror #4
    97f8:	26206465 	strtcs	r6, [r0], -r5, ror #8
    97fc:	65642026 	strbvs	r2, [r4, #-38]!	; 0x26
    9800:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
    9804:	3d3c2064 	ldccc	0, cr2, [ip, #-400]!	; 0xfffffe70
    9808:	686d2820 	stmdavs	sp!, {r5, fp, sp}^
    980c:	202b207a 	eorcs	r2, fp, sl, ror r0
    9810:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
    9814:	00000a29 	andeq	r0, r0, r9, lsr #20
    9818:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    981c:	73253a43 	teqvc	r5, #274432	; 0x43000
    9820:	3a73253a 	bcc	1cd2d10 <__bss_end__+0x1cc8f88>
    9824:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
    9828:	736f706d 	cmnvc	pc, #109	; 0x6d
    982c:	6c626973 	stclvs	9, cr6, [r2], #-460	; 0xfffffe34
    9830:	68203a65 	stmdavs	r0!, {r0, r2, r5, r6, r9, fp, ip, sp}
    9834:	20657661 	rsbcs	r7, r5, r1, ror #12
    9838:	69206e61 	stmdbvs	r0!, {r0, r5, r6, r9, sl, fp, sp, lr}
    983c:	6e69666e 	cdpvs	6, 6, cr6, cr9, cr14, {3}
    9840:	20657469 	rsbcs	r7, r5, r9, ror #8
    9844:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    9848:	2174756f 	cmncs	r4, pc, ror #10
    984c:	00000a0a 	andeq	r0, r0, sl, lsl #20
    9850:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    9854:	73253a43 	teqvc	r5, #274432	; 0x43000
    9858:	3a73253a 	bcc	1cd2d48 <__bss_end__+0x1cc8fc0>
    985c:	733a6425 	teqvc	sl, #620756992	; 0x25000000
    9860:	203c207a 	eorscs	r2, ip, sl, ror r0
    9864:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
    9868:	6220666f 	eorvs	r6, r0, #116391936	; 0x6f00000
    986c:	312d6675 	teqcc	sp, r5, ror r6
    9870:	0000000a 	andeq	r0, r0, sl

00009874 <__FUNCTION__.4202>:
    9874:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xd65
    9878:	00000000 	andeq	r0, r0, r0

0000987c <__FUNCTION__.4150>:
    987c:	5f697072 	svcpl	0x00697072
    9880:	5f746573 	svcpl	0x00746573
    9884:	7074756f 	rsbsvc	r7, r4, pc, ror #10
    9888:	00007475 	andeq	r7, r0, r5, ror r4

0000988c <__FUNCTION__.4224>:
    988c:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
    9890:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    9894:	0000006b 	andeq	r0, r0, fp, rrx
    9898:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    989c:	73253a43 	teqvc	r5, #274432	; 0x43000
    98a0:	3a73253a 	bcc	1cd2d90 <__bss_end__+0x1cc9008>
    98a4:	303a6425 	eorscc	r6, sl, r5, lsr #8
    98a8:	0000000a 	andeq	r0, r0, sl
    98ac:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
    98b0:	2d61762f 	stclcs	6, cr7, [r1, #-188]!	; 0xffffff44
    98b4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
    98b8:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
    98bc:	00000000 	andeq	r0, r0, r0
    98c0:	33323130 	teqcc	r2, #48, 2
    98c4:	37363534 			; <UNDEFINED> instruction: 0x37363534
    98c8:	00003938 	andeq	r3, r0, r8, lsr r9
    98cc:	33323130 	teqcc	r2, #48, 2
    98d0:	37363534 			; <UNDEFINED> instruction: 0x37363534
    98d4:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
    98d8:	66656463 	strbtvs	r6, [r5], -r3, ror #8
    98dc:	00000000 	andeq	r0, r0, r0
    98e0:	00003130 	andeq	r3, r0, r0, lsr r1
    98e4:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    98e8:	73253a43 	teqvc	r5, #274432	; 0x43000
    98ec:	3a73253a 	bcc	1cd2ddc <__bss_end__+0x1cc9054>
    98f0:	703a6425 	eorsvc	r6, sl, r5, lsr #8
    98f4:	5f637475 	svcpl	0x00637475
    98f8:	000a7066 	andeq	r7, sl, r6, rrx
    98fc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    9900:	73253a43 	teqvc	r5, #274432	; 0x43000
    9904:	3a73253a 	bcc	1cd2df4 <__bss_end__+0x1cc906c>
    9908:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
    990c:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
    9910:	33203c20 	teqcc	r0, #32, 24	; 0x2000
    9914:	00000a32 	andeq	r0, r0, r2, lsr sl
    9918:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    991c:	73253a43 	teqvc	r5, #274432	; 0x43000
    9920:	3a73253a 	bcc	1cd2e10 <__bss_end__+0x1cc9088>
    9924:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
    9928:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xf6c
    992c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 9934 <__FUNCTION__.4224+0xa8>
    9930:	616e6520 	cmnvs	lr, r0, lsr #10
    9934:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
    9938:	0a212121 	beq	851dc4 <__bss_end__+0x84803c>
    993c:	00000000 	andeq	r0, r0, r0
    9940:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    9944:	73253a43 	teqvc	r5, #274432	; 0x43000
    9948:	3a73253a 	bcc	1cd2e38 <__bss_end__+0x1cc90b0>
    994c:	703a6425 	eorsvc	r6, sl, r5, lsr #8
    9950:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    9954:	6e203a6b 	vnmulvs.f32	s6, s0, s23
    9958:	6820746f 	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    995c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9960:	20676e69 	rsbcs	r6, r7, r9, ror #28
    9964:	63657073 	cmnvs	r5, #115	; 0x73
    9968:	65696669 	strbvs	r6, [r9, #-1641]!	; 0x669
    996c:	25272072 	strcs	r2, [r7, #-114]!	; 0x72
    9970:	0a0a2763 	beq	293704 <__bss_end__+0x28997c>
    9974:	00000000 	andeq	r0, r0, r0
    9978:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xf44
    997c:	0a212121 	beq	851e08 <__bss_end__+0x848080>
    9980:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00009984 <__bss_start__>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4b5a3605 	blmi	168d82c <__bss_end__+0x1683aa4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c6f9c>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	34202955 	strtcc	r2, [r0], #-2389	; 0x955
   c:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000366 	andeq	r0, r0, r6, ror #6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
      10:	00013401 	andeq	r3, r1, r1, lsl #8
      14:	00016f00 	andeq	r6, r1, r0, lsl #30
      18:	00801000 	addeq	r1, r0, r0
      1c:	00013000 	andeq	r3, r1, r0
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	00000e03 	andeq	r0, r0, r3, lsl #28
      30:	37d40200 	ldrbcc	r0, [r4, r0, lsl #4]
      34:	04000000 	streq	r0, [r0], #-0
      38:	01030704 	tsteq	r3, r4, lsl #14
      3c:	01040000 	mrseq	r0, (UNDEF: 4)
      40:	0000b606 	andeq	fp, r0, r6, lsl #12
      44:	05020400 	streq	r0, [r2, #-1024]	; 0x400
      48:	00000148 	andeq	r0, r0, r8, asr #2
      4c:	2b050404 	blcs	141064 <__bss_end__+0x1372dc>
      50:	04000001 	streq	r0, [r0], #-1
      54:	01260508 	teqeq	r6, r8, lsl #10
      58:	10030000 	andne	r0, r3, r0
      5c:	03000001 	movweq	r0, #1
      60:	0000652e 	andeq	r6, r0, lr, lsr #10
      64:	08010400 	stmdaeq	r1, {sl}
      68:	000000b4 	strheq	r0, [r0], -r4
      6c:	cf070204 	svcgt	0x00070204
      70:	03000000 	movweq	r0, #0
      74:	0000015f 	andeq	r0, r0, pc, asr r1
      78:	007e3403 	rsbseq	r3, lr, r3, lsl #8
      7c:	04040000 	streq	r0, [r4], #-0
      80:	0000fe07 	andeq	pc, r0, r7, lsl #28
      84:	07080400 	streq	r0, [r8, -r0, lsl #8]
      88:	000000f9 	strdeq	r0, [r0], -r9
      8c:	1d070404 	cfstrsne	mvf0, [r7, #-16]
      90:	04000001 	streq	r0, [r0], #-1
      94:	00bd0801 	adcseq	r0, sp, r1, lsl #16
      98:	04050000 	streq	r0, [r5], #-0
      9c:	000000a0 	andeq	r0, r0, r0, lsr #1
      a0:	00009306 	andeq	r9, r0, r6, lsl #6
      a4:	00930700 	addseq	r0, r3, r0, lsl #14
      a8:	00b50000 	adcseq	r0, r5, r0
      ac:	8c080000 	stchi	0, cr0, [r8], {-0}
      b0:	07000000 	streq	r0, [r0, -r0]
      b4:	040c0900 	streq	r0, [ip], #-2304	; 0x900
      b8:	0000ec0e 	andeq	lr, r0, lr, lsl #24
      bc:	78740a00 	ldmdavc	r4!, {r9, fp}^
      c0:	5a0f0400 	bpl	3c10c8 <__bss_end__+0x3b7340>
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0078720a 	rsbseq	r7, r8, sl, lsl #4
      cc:	005a0f04 	subseq	r0, sl, r4, lsl #30
      d0:	0b010000 	bleq	400d8 <__bss_end__+0x36350>
      d4:	00000118 	andeq	r0, r0, r8, lsl r1
      d8:	00731004 	rsbseq	r1, r3, r4
      dc:	0b040000 	bleq	1000e4 <__bss_end__+0xf635c>
      e0:	00000000 	andeq	r0, r0, r0
      e4:	00731104 	rsbseq	r1, r3, r4, lsl #2
      e8:	00080000 	andeq	r0, r8, r0
      ec:	0000e203 	andeq	lr, r0, r3, lsl #4
      f0:	b5120400 	ldrlt	r0, [r2, #-1024]	; 0x400
      f4:	0c000000 	stceq	0, cr0, [r0], {-0}
      f8:	00000080 	andeq	r0, r0, r0, lsl #1
      fc:	80100501 	andshi	r0, r0, r1, lsl #10
     100:	01300000 	teqeq	r0, r0
     104:	9c010000 	stcls	0, cr0, [r1], {-0}
     108:	000002a3 	andeq	r0, r0, r3, lsr #5
     10c:	0100750d 	tsteq	r0, sp, lsl #10
     110:	0000ec0a 	andeq	lr, r0, sl, lsl #24
     114:	4c910200 	lfmmi	f0, 4, [r1], {0}
     118:	0000ec0e 	andeq	lr, r0, lr, lsl #24
     11c:	0002a300 	andeq	sl, r2, r0, lsl #6
     120:	78030500 	stmdavc	r3, {r8, sl}
     124:	0f000096 	svceq	0x00000096
     128:	00008044 	andeq	r8, r0, r4, asr #32
     12c:	000000cc 	andeq	r0, r0, ip, asr #1
     130:	00000259 	andeq	r0, r0, r9, asr r2
     134:	01006910 	tsteq	r0, r0, lsl r9
     138:	0000250c 	andeq	r2, r0, ip, lsl #10
     13c:	00000000 	andeq	r0, r0, r0
     140:	00001100 	andeq	r1, r0, r0, lsl #2
     144:	d4120000 	ldrle	r0, [r2], #-0
     148:	01000002 	tsteq	r0, r2
     14c:	0000370d 	andeq	r3, r0, sp, lsl #14
     150:	00001f00 	andeq	r1, r0, r0, lsl #30
     154:	75620d00 	strbvc	r0, [r2, #-3328]!	; 0xd00
     158:	12010066 	andne	r0, r1, #102	; 0x66
     15c:	000002a8 	andeq	r0, r0, r8, lsr #5
     160:	77cc9103 	strbvc	r9, [ip, r3, lsl #2]
     164:	73657210 	cmnvc	r5, #16, 4
     168:	25130100 	ldrcs	r0, [r3, #-256]	; 0x100
     16c:	33000000 	movwcc	r0, #0
     170:	13000000 	movwne	r0, #0
     174:	00008074 	andeq	r8, r0, r4, ror r0
     178:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
     17c:	00000192 	muleq	r0, r2, r1
     180:	01520114 	cmpeq	r2, r4, lsl r1
     184:	51011435 	tstpl	r1, r5, lsr r4
     188:	14007402 	strne	r7, [r0], #-1026	; 0x402
     18c:	78025001 	stmdavc	r2, {r0, ip, lr}
     190:	84130000 	ldrhi	r0, [r3], #-0
     194:	cf000080 	svcgt	0x00000080
     198:	ac000002 	stcge	0, cr0, [r0], {2}
     19c:	14000001 	strne	r0, [r0], #-1
     1a0:	77025101 	strvc	r5, [r2, -r1, lsl #2]
     1a4:	50011400 	andpl	r1, r1, r0, lsl #8
     1a8:	00449102 	subeq	r9, r4, r2, lsl #2
     1ac:	0080a013 	addeq	sl, r0, r3, lsl r0
     1b0:	0002f000 	andeq	pc, r2, r0
     1b4:	0001da00 	andeq	sp, r1, r0, lsl #20
     1b8:	53011400 	movwpl	r1, #5120	; 0x1400
     1bc:	01143a01 	tsteq	r4, r1, lsl #20
     1c0:	000a0352 	andeq	r0, sl, r2, asr r3
     1c4:	51011404 	tstpl	r1, r4, lsl #8
     1c8:	77c49103 	strbvc	r9, [r4, r3, lsl #2]
     1cc:	02500114 	subseq	r0, r0, #20, 2
     1d0:	02144491 	andseq	r4, r4, #-1862270976	; 0x91000000
     1d4:	7602007d 			; <UNDEFINED> instruction: 0x7602007d
     1d8:	b4130000 	ldrlt	r0, [r3], #-0
     1dc:	b9000080 	stmdblt	r0, {r7}
     1e0:	f4000002 	vst4.8	{d0-d3}, [r0], r2
     1e4:	14000001 	strne	r0, [r0], #-1
     1e8:	75025101 	strvc	r5, [r2, #-257]	; 0x101
     1ec:	50011400 	andpl	r1, r1, r0, lsl #8
     1f0:	00007b02 	andeq	r7, r0, r2, lsl #22
     1f4:	0080c013 	addeq	ip, r0, r3, lsl r0
     1f8:	00031f00 	andeq	r1, r3, r0, lsl #30
     1fc:	00020900 	andeq	r0, r2, r0, lsl #18
     200:	50011400 	andpl	r1, r1, r0, lsl #8
     204:	77c49103 	strbvc	r9, [r4, r3, lsl #2]
     208:	80dc1300 	sbcshi	r1, ip, r0, lsl #6
     20c:	02b90000 	adcseq	r0, r9, #0
     210:	02370000 	eorseq	r0, r7, #0
     214:	01140000 	tsteq	r4, r0
     218:	14480153 	strbne	r0, [r8], #-339	; 0x153
     21c:	03055201 	movweq	r5, #20993	; 0x5201
     220:	00009678 	andeq	r9, r0, r8, ror r6
     224:	05510114 	ldrbeq	r0, [r1, #-276]	; 0x114
     228:	00970403 	addseq	r0, r7, r3, lsl #8
     22c:	50011400 	andpl	r1, r1, r0, lsl #8
     230:	96e00305 	strbtls	r0, [r0], r5, lsl #6
     234:	15000000 	strne	r0, [r0, #-0]
     238:	000080e0 	andeq	r8, r0, r0, ror #1
     23c:	00000334 	andeq	r0, r0, r4, lsr r3
     240:	00810416 	addeq	r0, r1, r6, lsl r4
     244:	0002b900 	andeq	fp, r2, r0, lsl #18
     248:	51011400 	tstpl	r1, r0, lsl #8
     24c:	77c49103 	strbvc	r9, [r4, r3, lsl #2]
     250:	02500114 	subseq	r0, r0, #20, 2
     254:	00000079 	andeq	r0, r0, r9, ror r0
     258:	80201500 	eorhi	r1, r0, r0, lsl #10
     25c:	033b0000 	teqeq	fp, #0
     260:	24150000 	ldrcs	r0, [r5], #-0
     264:	42000080 	andmi	r0, r0, #128	; 0x80
     268:	13000003 	movwne	r0, #3
     26c:	00008044 	andeq	r8, r0, r4, asr #32
     270:	00000349 	andeq	r0, r0, r9, asr #6
     274:	00000299 	muleq	r0, r9, r2
     278:	04530114 	ldrbeq	r0, [r3], #-276	; 0x114
     27c:	2439e108 	ldrtcs	lr, [r9], #-264	; 0x108
     280:	01520114 	cmpeq	r2, r4, lsl r1
     284:	51011445 	tstpl	r1, r5, asr #8
     288:	01144401 	tsteq	r4, r1, lsl #8
     28c:	44910250 	ldrmi	r0, [r1], #592	; 0x250
     290:	007d0214 	rsbseq	r0, sp, r4, lsl r2
     294:	17bc0a03 	ldrne	r0, [ip, r3, lsl #20]!
     298:	81141500 	tsthi	r4, r0, lsl #10
     29c:	03340000 	teqeq	r4, #0
     2a0:	06000000 	streq	r0, [r0], -r0
     2a4:	000000a5 	andeq	r0, r0, r5, lsr #1
     2a8:	00009307 	andeq	r9, r0, r7, lsl #6
     2ac:	0002b900 	andeq	fp, r2, r0, lsl #18
     2b0:	008c1700 	addeq	r1, ip, r0, lsl #14
     2b4:	03ff0000 	mvnseq	r0, #0
     2b8:	025e1800 	subseq	r1, lr, #0, 16
     2bc:	27050000 	strcs	r0, [r5, -r0]
     2c0:	00000025 	andeq	r0, r0, r5, lsr #32
     2c4:	000002cf 	andeq	r0, r0, pc, asr #5
     2c8:	00009a19 	andeq	r9, r0, r9, lsl sl
     2cc:	18001a00 	stmdane	r0, {r9, fp, ip}
     2d0:	00000092 	muleq	r0, r2, r0
     2d4:	00251504 	eoreq	r1, r5, r4, lsl #10
     2d8:	02ea0000 	rsceq	r0, sl, #0
     2dc:	ea190000 	b	6402e4 <__bss_end__+0x63655c>
     2e0:	19000002 	stmdbne	r0, {r1}
     2e4:	0000009a 	muleq	r0, sl, r0
     2e8:	0405001a 	streq	r0, [r5], #-26
     2ec:	000000ec 	andeq	r0, r0, ip, ror #1
     2f0:	0000a118 	andeq	sl, r0, r8, lsl r1
     2f4:	25360400 	ldrcs	r0, [r6, #-1024]!	; 0x400
     2f8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     2fc:	19000003 	stmdbne	r0, {r0, r1}
     300:	000002ea 	andeq	r0, r0, sl, ror #5
     304:	00031919 	andeq	r1, r3, r9, lsl r9
     308:	00731900 	rsbseq	r1, r3, r0, lsl #18
     30c:	5a190000 	bpl	640314 <__bss_end__+0x63658c>
     310:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     314:	00000073 	andeq	r0, r0, r3, ror r0
     318:	5a040500 	bpl	101720 <__bss_end__+0xf7998>
     31c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     320:	00000168 	andeq	r0, r0, r8, ror #2
     324:	002c2306 	eoreq	r2, ip, r6, lsl #6
     328:	03340000 	teqeq	r4, #0
     32c:	9a190000 	bls	640334 <__bss_end__+0x6365ac>
     330:	00000000 	andeq	r0, r0, r0
     334:	0000c21b 	andeq	ip, r0, fp, lsl r2
     338:	1b630500 	blne	18c1740 <__bss_end__+0x18b79b8>
     33c:	00000088 	andeq	r0, r0, r8, lsl #1
     340:	521b3805 	andspl	r3, fp, #327680	; 0x50000
     344:	05000001 	streq	r0, [r0, #-1]
     348:	00151c88 	andseq	r1, r5, r8, lsl #25
     34c:	1d040000 	stcne	0, cr0, [r4, #-0]
     350:	000000ec 	andeq	r0, r0, ip, ror #1
     354:	00005a19 	andeq	r5, r0, r9, lsl sl
     358:	005a1900 	subseq	r1, sl, r0, lsl #18
     35c:	73190000 	tstvc	r9, #0
     360:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     364:	00000073 	andeq	r0, r0, r3, ror r0
     368:	11a70000 			; <UNDEFINED> instruction: 0x11a70000
     36c:	00040000 	andeq	r0, r4, r0
     370:	00000167 	andeq	r0, r0, r7, ror #2
     374:	00290104 	eoreq	r0, r9, r4, lsl #2
     378:	6f010000 	svcvs	0x00010000
     37c:	6f000002 	svcvs	0x00000002
     380:	40000001 	andmi	r0, r0, r1
     384:	00000081 	andeq	r0, r0, r1, lsl #1
     388:	cc000006 	stcgt	0, cr0, [r0], {6}
     38c:	02000001 	andeq	r0, r0, #1
     390:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     394:	04030074 	streq	r0, [r3], #-116	; 0x74
     398:	00010307 	andeq	r0, r1, r7, lsl #6
     39c:	06010300 	streq	r0, [r1], -r0, lsl #6
     3a0:	000000b6 	strheq	r0, [r0], -r6
     3a4:	48050203 	stmdami	r5, {r0, r1, r9}
     3a8:	03000001 	movweq	r0, #1
     3ac:	012b0504 	teqeq	fp, r4, lsl #10
     3b0:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
     3b4:	00012605 	andeq	r2, r1, r5, lsl #12
     3b8:	01100400 	tsteq	r0, r0, lsl #8
     3bc:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     3c0:	0000005a 	andeq	r0, r0, sl, asr r0
     3c4:	b4080103 	strlt	r0, [r8], #-259	; 0x103
     3c8:	03000000 	movweq	r0, #0
     3cc:	00cf0702 	sbceq	r0, pc, r2, lsl #14
     3d0:	5f040000 	svcpl	0x00040000
     3d4:	03000001 	movweq	r0, #1
     3d8:	00007334 	andeq	r7, r0, r4, lsr r3
     3dc:	07040300 	streq	r0, [r4, -r0, lsl #6]
     3e0:	000000fe 	strdeq	r0, [r0], -lr
     3e4:	f9070803 			; <UNDEFINED> instruction: 0xf9070803
     3e8:	03000000 	movweq	r0, #0
     3ec:	011d0704 	tsteq	sp, r4, lsl #14
     3f0:	04050000 	streq	r0, [r5], #-0
     3f4:	00900406 	addseq	r0, r0, r6, lsl #8
     3f8:	01030000 	mrseq	r0, (UNDEF: 3)
     3fc:	0000bd08 	andeq	fp, r0, r8, lsl #26
     400:	9d040600 	stcls	6, cr0, [r4, #-0]
     404:	07000000 	streq	r0, [r0, -r0]
     408:	00000090 	muleq	r0, r0, r0
     40c:	0e040c08 	cdpeq	12, 0, cr0, cr4, cr8, {0}
     410:	000000d9 	ldrdeq	r0, [r0], -r9
     414:	00787409 	rsbseq	r7, r8, r9, lsl #8
     418:	004f0f04 	subeq	r0, pc, r4, lsl #30
     41c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     420:	04007872 	streq	r7, [r0], #-2162	; 0x872
     424:	00004f0f 	andeq	r4, r0, pc, lsl #30
     428:	180a0100 	stmdane	sl, {r8}
     42c:	04000001 	streq	r0, [r0], #-1
     430:	00006810 	andeq	r6, r0, r0, lsl r8
     434:	000a0400 	andeq	r0, sl, r0, lsl #8
     438:	04000000 	streq	r0, [r0], #-0
     43c:	00006811 	andeq	r6, r0, r1, lsl r8
     440:	04000800 	streq	r0, [r0], #-2048	; 0x800
     444:	000000e2 	andeq	r0, r0, r2, ror #1
     448:	00a21204 	adceq	r1, r2, r4, lsl #4
     44c:	81040000 	mrshi	r0, (UNDEF: 4)
     450:	05000002 	streq	r0, [r0, #-2]
     454:	0000ef28 	andeq	lr, r0, r8, lsr #30
     458:	02070b00 	andeq	r0, r7, #0, 22
     45c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
     460:	00010600 	andeq	r0, r1, r0, lsl #12
     464:	03020c00 	movweq	r0, #11264	; 0x2c00
     468:	00880000 	addeq	r0, r8, r0
     46c:	00000000 	andeq	r0, r0, r0
     470:	00020904 	andeq	r0, r2, r4, lsl #18
     474:	e4620500 	strbt	r0, [r2], #-1280	; 0x500
     478:	0d000000 	stceq	0, cr0, [r0, #-0]
     47c:	00000226 	andeq	r0, r0, r6, lsr #4
     480:	3f030902 	svccc	0x00030902
     484:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     488:	00000498 	muleq	r0, r8, r4
     48c:	002c0902 	eoreq	r0, ip, r2, lsl #18
     490:	6e0f0000 	cdpvs	0, 0, cr0, cr15, cr0, {0}
     494:	2c090200 	sfmcs	f0, 4, [r9], {-0}
     498:	10000000 	andne	r0, r0, r0
     49c:	0002a511 	andeq	sl, r2, r1, lsl r5
     4a0:	2c0c0200 	sfmcs	f0, 4, [ip], {-0}
     4a4:	00000000 	andeq	r0, r0, r0
     4a8:	01e20d00 	mvneq	r0, r0, lsl #26
     4ac:	17020000 	strne	r0, [r2, -r0]
     4b0:	00017603 	andeq	r7, r1, r3, lsl #12
     4b4:	69700f00 	ldmdbvs	r0!, {r8, r9, sl, fp}^
     4b8:	1702006e 	strne	r0, [r2, -lr, rrx]
     4bc:	0000002c 	andeq	r0, r0, ip, lsr #32
     4c0:	0200760f 	andeq	r7, r0, #15728640	; 0xf00000
     4c4:	00002c17 	andeq	r2, r0, r7, lsl ip
     4c8:	04980e00 	ldreq	r0, [r8], #3584	; 0xe00
     4cc:	17020000 	strne	r0, [r2, -r0]
     4d0:	0000002c 	andeq	r0, r0, ip, lsr #32
     4d4:	00022c0e 	andeq	r2, r2, lr, lsl #24
     4d8:	2c170200 	lfmcs	f0, 4, [r7], {-0}
     4dc:	00000000 	andeq	r0, r0, r0
     4e0:	00024112 	andeq	r4, r2, r2, lsl r1
     4e4:	40090100 	andmi	r0, r9, r0, lsl #2
     4e8:	58000081 	stmdapl	r0, {r0, r7}
     4ec:	01000001 	tsteq	r0, r1
     4f0:	0007559c 	muleq	r7, ip, r5
     4f4:	01d11300 	bicseq	r1, r1, r0, lsl #6
     4f8:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     4fc:	00000755 	andeq	r0, r0, r5, asr r7
     500:	00000074 	andeq	r0, r0, r4, ror r0
     504:	01006314 	tsteq	r0, r4, lsl r3
     508:	00005a09 	andeq	r5, r0, r9, lsl #20
     50c:	00009500 	andeq	r9, r0, r0, lsl #10
     510:	78741500 	ldmdavc	r4!, {r8, sl, ip}^
     514:	250b0100 	strcs	r0, [fp, #-256]	; 0x100
     518:	06000000 	streq	r0, [r0], -r0
     51c:	ff080076 			; <UNDEFINED> instruction: 0xff080076
     520:	6e169f1a 	mrcvs	15, 0, r9, cr6, cr10, {0}
     524:	680c0100 	stmdavs	ip, {r8}
     528:	b6000000 	strlt	r0, [r0], -r0
     52c:	16000000 	strne	r0, [r0], -r0
     530:	0d010075 	stceq	0, cr0, [r1, #-468]	; 0xfffffe2c
     534:	00000068 	andeq	r0, r0, r8, rrx
     538:	000000b6 	strheq	r0, [r0], -r6
     53c:	01007317 	tsteq	r0, r7, lsl r3
     540:	0000680e 	andeq	r6, r0, lr, lsl #16
     544:	6e651600 	cdpvs	6, 6, cr1, cr5, cr0, {0}
     548:	11010064 	tstne	r1, r4, rrx
     54c:	0000002c 	andeq	r0, r0, ip, lsr #32
     550:	000000c9 	andeq	r0, r0, r9, asr #1
     554:	00049818 	andeq	r9, r4, r8, lsl r8
     558:	2c120100 	ldfcss	f0, [r2], {-0}
     55c:	01000000 	mrseq	r0, (UNDEF: 0)
     560:	81501954 	cmphi	r0, r4, asr r9
     564:	00040000 	andeq	r0, r4, r0
     568:	02100000 	andseq	r0, r0, #0
     56c:	a5110000 	ldrge	r0, [r1, #-0]
     570:	01000002 	tsteq	r0, r2
     574:	00002c0e 	andeq	r2, r0, lr, lsl #24
     578:	54190000 	ldrpl	r0, [r9], #-0
     57c:	04000081 	streq	r0, [r0], #-129	; 0x81
     580:	2b000000 	blcs	588 <_start-0x7a78>
     584:	18000002 	stmdane	r0, {r1}
     588:	000002a5 	andeq	r0, r0, r5, lsr #5
     58c:	002c1201 	eoreq	r1, ip, r1, lsl #4
     590:	54010000 	strpl	r0, [r1], #-0
     594:	013f1a00 	teqeq	pc, r0, lsl #20
     598:	81580000 	cmphi	r8, r0
     59c:	001c0000 	andseq	r0, ip, r0
     5a0:	15010000 	strne	r0, [r1, #-0]
     5a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a8:	00016a1b 	andeq	r6, r1, fp, lsl sl
     5ac:	0000f200 	andeq	pc, r0, r0, lsl #4
     5b0:	015f1c00 	cmpeq	pc, r0, lsl #24
     5b4:	54010000 	strpl	r0, [r1], #-0
     5b8:	0001561d 	andeq	r5, r1, sp, lsl r6
     5bc:	4b1c0000 	blmi	7005c4 <__bss_end__+0x6f683c>
     5c0:	01000001 	tsteq	r0, r1
     5c4:	01111a56 	tsteq	r1, r6, asr sl
     5c8:	81640000 	cmnhi	r4, r0
     5cc:	00100000 	andseq	r0, r0, r0
     5d0:	1a020000 	bne	805d8 <__bss_end__+0x76850>
     5d4:	00000292 	muleq	r0, r2, r2
     5d8:	0001281b 	andeq	r2, r1, fp, lsl r8
     5dc:	00010500 	andeq	r0, r1, r0, lsl #10
     5e0:	011d1c00 	tsteq	sp, r0, lsl #24
     5e4:	54010000 	strpl	r0, [r1], #-0
     5e8:	0081641e 	addeq	r6, r1, lr, lsl r4
     5ec:	00000400 	andeq	r0, r0, r0, lsl #8
     5f0:	01321f00 	teqeq	r2, r0, lsl #30
     5f4:	01180000 	tsteq	r8, r0
     5f8:	00000000 	andeq	r0, r0, r0
     5fc:	00816420 	addeq	r6, r1, r0, lsr #8
     600:	00111500 	andseq	r1, r1, r0, lsl #10
     604:	51012100 	mrspl	r2, (UNDEF: 17)
     608:	01213001 	teqeq	r1, r1
     60c:	00760250 	rsbseq	r0, r6, r0, asr r2
     610:	3f1a0000 	svccc	0x001a0000
     614:	78000001 	stmdavc	r0, {r0}
     618:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     61c:	01000000 	mrseq	r0, (UNDEF: 0)
     620:	00032b17 	andeq	r2, r3, r7, lsl fp
     624:	016a1b00 	cmneq	sl, r0, lsl #22
     628:	012b0000 	teqeq	fp, r0
     62c:	5f1c0000 	svcpl	0x001c0000
     630:	01000001 	tsteq	r0, r1
     634:	01561b54 	cmpeq	r6, r4, asr fp
     638:	014d0000 	mrseq	r0, (UNDEF: 77)
     63c:	4b1c0000 	blmi	700644 <__bss_end__+0x6f68bc>
     640:	01000001 	tsteq	r0, r1
     644:	01111a56 	tsteq	r1, r6, asr sl
     648:	81840000 	orrhi	r0, r4, r0
     64c:	00100000 	andseq	r0, r0, r0
     650:	1a020000 	bne	80658 <__bss_end__+0x768d0>
     654:	00000312 	andeq	r0, r0, r2, lsl r3
     658:	0001281b 	andeq	r2, r1, fp, lsl r8
     65c:	00017e00 	andeq	r7, r1, r0, lsl #28
     660:	011d1c00 	tsteq	sp, r0, lsl #24
     664:	54010000 	strpl	r0, [r1], #-0
     668:	0081841e 	addeq	r8, r1, lr, lsl r4
     66c:	00000400 	andeq	r0, r0, r0, lsl #8
     670:	01321f00 	teqeq	r2, r0, lsl #30
     674:	01a00000 	moveq	r0, r0
     678:	00000000 	andeq	r0, r0, r0
     67c:	00818420 	addeq	r8, r1, r0, lsr #8
     680:	00111500 	andseq	r1, r1, r0, lsl #10
     684:	51012100 	mrspl	r2, (UNDEF: 17)
     688:	31007704 	tstcc	r0, r4, lsl #14
     68c:	5001211a 	andpl	r2, r1, sl, lsl r1
     690:	00007602 	andeq	r7, r0, r2, lsl #12
     694:	013f1a00 	teqeq	pc, r0, lsl #20
     698:	81980000 	orrshi	r0, r8, r0
     69c:	001c0000 	andseq	r0, ip, r0
     6a0:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
     6a4:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
     6a8:	00016a1b 	andeq	r6, r1, fp, lsl sl
     6ac:	0001b300 	andeq	fp, r1, r0, lsl #6
     6b0:	015f1c00 	cmpeq	pc, r0, lsl #24
     6b4:	54010000 	strpl	r0, [r1], #-0
     6b8:	0001561c 	andeq	r5, r1, ip, lsl r6
     6bc:	00770800 	rsbseq	r0, r7, r0, lsl #16
     6c0:	ff081a32 			; <UNDEFINED> instruction: 0xff081a32
     6c4:	4b1c9f1a 	blmi	728334 <__bss_end__+0x71e5ac>
     6c8:	01000001 	tsteq	r0, r1
     6cc:	01111a56 	tsteq	r1, r6, asr sl
     6d0:	81a40000 			; <UNDEFINED> instruction: 0x81a40000
     6d4:	00100000 	andseq	r0, r0, r0
     6d8:	1a020000 	bne	806e0 <__bss_end__+0x76958>
     6dc:	0000039a 	muleq	r0, sl, r3
     6e0:	0001281b 	andeq	r2, r1, fp, lsl r8
     6e4:	0001d800 	andeq	sp, r1, r0, lsl #16
     6e8:	011d1c00 	tsteq	sp, r0, lsl #24
     6ec:	54010000 	strpl	r0, [r1], #-0
     6f0:	0081a41e 	addeq	sl, r1, lr, lsl r4
     6f4:	00000400 	andeq	r0, r0, r0, lsl #8
     6f8:	01321f00 	teqeq	r2, r0, lsl #30
     6fc:	01fd0000 	mvnseq	r0, r0
     700:	00000000 	andeq	r0, r0, r0
     704:	0081a420 	addeq	sl, r1, r0, lsr #8
     708:	00111500 	andseq	r1, r1, r0, lsl #10
     70c:	51012100 	mrspl	r2, (UNDEF: 17)
     710:	32007704 	andcc	r7, r0, #4, 14	; 0x100000
     714:	5001211a 	andpl	r2, r1, sl, lsl r1
     718:	00007602 	andeq	r7, r0, r2, lsl #12
     71c:	013f1a00 	teqeq	pc, r0, lsl #20
     720:	81b80000 			; <UNDEFINED> instruction: 0x81b80000
     724:	001c0000 	andseq	r0, ip, r0
     728:	1b010000 	blne	40730 <__bss_end__+0x369a8>
     72c:	0000043b 	andeq	r0, r0, fp, lsr r4
     730:	00016a1b 	andeq	r6, r1, fp, lsl sl
     734:	00021000 	andeq	r1, r2, r0
     738:	015f1c00 	cmpeq	pc, r0, lsl #24
     73c:	54010000 	strpl	r0, [r1], #-0
     740:	0001561c 	andeq	r5, r1, ip, lsl r6
     744:	00770800 	rsbseq	r0, r7, r0, lsl #16
     748:	ff081a34 			; <UNDEFINED> instruction: 0xff081a34
     74c:	4b1c9f1a 	blmi	7283bc <__bss_end__+0x71e634>
     750:	01000001 	tsteq	r0, r1
     754:	01111a56 	tsteq	r1, r6, asr sl
     758:	81c40000 	bichi	r0, r4, r0
     75c:	00100000 	andseq	r0, r0, r0
     760:	1a020000 	bne	80768 <__bss_end__+0x769e0>
     764:	00000422 	andeq	r0, r0, r2, lsr #8
     768:	0001281b 	andeq	r2, r1, fp, lsl r8
     76c:	00023200 	andeq	r3, r2, r0, lsl #4
     770:	011d1c00 	tsteq	sp, r0, lsl #24
     774:	54010000 	strpl	r0, [r1], #-0
     778:	0081c41e 	addeq	ip, r1, lr, lsl r4
     77c:	00000400 	andeq	r0, r0, r0, lsl #8
     780:	01321f00 	teqeq	r2, r0, lsl #30
     784:	02540000 	subseq	r0, r4, #0
     788:	00000000 	andeq	r0, r0, r0
     78c:	0081c420 	addeq	ip, r1, r0, lsr #8
     790:	00111500 	andseq	r1, r1, r0, lsl #10
     794:	51012100 	mrspl	r2, (UNDEF: 17)
     798:	34007704 	strcc	r7, [r0], #-1796	; 0x704
     79c:	5001211a 	andpl	r2, r1, sl, lsl r1
     7a0:	00007602 	andeq	r7, r0, r2, lsl #12
     7a4:	013f1a00 	teqeq	pc, r0, lsl #20
     7a8:	81d80000 	bicshi	r0, r8, r0
     7ac:	001c0000 	andseq	r0, ip, r0
     7b0:	1d010000 	stcne	0, cr0, [r1, #-0]
     7b4:	000004c3 	andeq	r0, r0, r3, asr #9
     7b8:	00016a1b 	andeq	r6, r1, fp, lsl sl
     7bc:	00026700 	andeq	r6, r2, r0, lsl #14
     7c0:	015f1c00 	cmpeq	pc, r0, lsl #24
     7c4:	54010000 	strpl	r0, [r1], #-0
     7c8:	0001561c 	andeq	r5, r1, ip, lsl r6
     7cc:	00770800 	rsbseq	r0, r7, r0, lsl #16
     7d0:	ff081a38 			; <UNDEFINED> instruction: 0xff081a38
     7d4:	4b1c9f1a 	blmi	728444 <__bss_end__+0x71e6bc>
     7d8:	01000001 	tsteq	r0, r1
     7dc:	01111a56 	tsteq	r1, r6, asr sl
     7e0:	81e40000 	mvnhi	r0, r0
     7e4:	00100000 	andseq	r0, r0, r0
     7e8:	1a020000 	bne	807f0 <__bss_end__+0x76a68>
     7ec:	000004aa 	andeq	r0, r0, sl, lsr #9
     7f0:	0001281b 	andeq	r2, r1, fp, lsl r8
     7f4:	00028c00 	andeq	r8, r2, r0, lsl #24
     7f8:	011d1c00 	tsteq	sp, r0, lsl #24
     7fc:	54010000 	strpl	r0, [r1], #-0
     800:	0081e41e 	addeq	lr, r1, lr, lsl r4
     804:	00000400 	andeq	r0, r0, r0, lsl #8
     808:	01321f00 	teqeq	r2, r0, lsl #30
     80c:	02b10000 	adcseq	r0, r1, #0
     810:	00000000 	andeq	r0, r0, r0
     814:	0081e420 	addeq	lr, r1, r0, lsr #8
     818:	00111500 	andseq	r1, r1, r0, lsl #10
     81c:	51012100 	mrspl	r2, (UNDEF: 17)
     820:	38007704 	stmdacc	r0, {r2, r8, r9, sl, ip, sp, lr}
     824:	5001211a 	andpl	r2, r1, sl, lsl r1
     828:	00007602 	andeq	r7, r0, r2, lsl #12
     82c:	013f1a00 	teqeq	pc, r0, lsl #20
     830:	81f80000 	mvnshi	r0, r0
     834:	001c0000 	andseq	r0, ip, r0
     838:	1f010000 	svcne	0x00010000
     83c:	0000054b 	andeq	r0, r0, fp, asr #10
     840:	00016a1b 	andeq	r6, r1, fp, lsl sl
     844:	0002c400 	andeq	ip, r2, r0, lsl #8
     848:	015f1c00 	cmpeq	pc, r0, lsl #24
     84c:	54010000 	strpl	r0, [r1], #-0
     850:	0001561c 	andeq	r5, r1, ip, lsl r6
     854:	00770800 	rsbseq	r0, r7, r0, lsl #16
     858:	ff081a40 			; <UNDEFINED> instruction: 0xff081a40
     85c:	4b1c9f1a 	blmi	7284cc <__bss_end__+0x71e744>
     860:	01000001 	tsteq	r0, r1
     864:	01111a56 	tsteq	r1, r6, asr sl
     868:	82040000 	andhi	r0, r4, #0
     86c:	00100000 	andseq	r0, r0, r0
     870:	1a020000 	bne	80878 <__bss_end__+0x76af0>
     874:	00000532 	andeq	r0, r0, r2, lsr r5
     878:	0001281b 	andeq	r2, r1, fp, lsl r8
     87c:	0002eb00 	andeq	lr, r2, r0, lsl #22
     880:	011d1c00 	tsteq	sp, r0, lsl #24
     884:	54010000 	strpl	r0, [r1], #-0
     888:	0082041e 	addeq	r0, r2, lr, lsl r4
     88c:	00000400 	andeq	r0, r0, r0, lsl #8
     890:	01321f00 	teqeq	r2, r0, lsl #30
     894:	03120000 	tsteq	r2, #0
     898:	00000000 	andeq	r0, r0, r0
     89c:	00820420 	addeq	r0, r2, r0, lsr #8
     8a0:	00111500 	andseq	r1, r1, r0, lsl #10
     8a4:	51012100 	mrspl	r2, (UNDEF: 17)
     8a8:	40007704 	andmi	r7, r0, r4, lsl #14
     8ac:	5001211a 	andpl	r2, r1, sl, lsl r1
     8b0:	00007602 	andeq	r7, r0, r2, lsl #12
     8b4:	013f1a00 	teqeq	pc, r0, lsl #20
     8b8:	82180000 	andshi	r0, r8, #0
     8bc:	001c0000 	andseq	r0, ip, r0
     8c0:	21010000 	mrscs	r0, (UNDEF: 1)
     8c4:	000005d5 	ldrdeq	r0, [r0], -r5
     8c8:	00016a1b 	andeq	r6, r1, fp, lsl sl
     8cc:	00032500 	andeq	r2, r3, r0, lsl #10
     8d0:	015f1c00 	cmpeq	pc, r0, lsl #24
     8d4:	54010000 	strpl	r0, [r1], #-0
     8d8:	0001561c 	andeq	r5, r1, ip, lsl r6
     8dc:	00770900 	rsbseq	r0, r7, r0, lsl #18
     8e0:	081a2008 	ldmdaeq	sl, {r3, sp}
     8e4:	1c9f1aff 	vldmiane	pc, {s2-s256}
     8e8:	0000014b 	andeq	r0, r0, fp, asr #2
     8ec:	111a5601 	tstne	sl, r1, lsl #12
     8f0:	24000001 	strcs	r0, [r0], #-1
     8f4:	10000082 	andne	r0, r0, r2, lsl #1
     8f8:	02000000 	andeq	r0, r0, #0
     8fc:	0005bb1a 	andeq	fp, r5, sl, lsl fp
     900:	01281b00 	teqeq	r8, r0, lsl #22
     904:	034f0000 	movteq	r0, #61440	; 0xf000
     908:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     90c:	01000001 	tsteq	r0, r1
     910:	82241e54 	eorhi	r1, r4, #84, 28	; 0x540
     914:	00040000 	andeq	r0, r4, r0
     918:	321f0000 	andscc	r0, pc, #0
     91c:	79000001 	stmdbvc	r0, {r0}
     920:	00000003 	andeq	r0, r0, r3
     924:	82242000 	eorhi	r2, r4, #0
     928:	11150000 	tstne	r5, r0
     92c:	01210000 	teqeq	r1, r0
     930:	00770551 	rsbseq	r0, r7, r1, asr r5
     934:	211a2008 	tstcs	sl, r8
     938:	76025001 	strvc	r5, [r2], -r1
     93c:	1a000000 	bne	944 <_start-0x76bc>
     940:	0000013f 	andeq	r0, r0, pc, lsr r1
     944:	00008238 	andeq	r8, r0, r8, lsr r2
     948:	0000001c 	andeq	r0, r0, ip, lsl r0
     94c:	065f2301 	ldrbeq	r2, [pc], -r1, lsl #6
     950:	6a1b0000 	bvs	6c0958 <__bss_end__+0x6b6bd0>
     954:	8c000001 	stchi	0, cr0, [r0], {1}
     958:	1c000003 	stcne	0, cr0, [r0], {3}
     95c:	0000015f 	andeq	r0, r0, pc, asr r1
     960:	561c5401 	ldrpl	r5, [ip], -r1, lsl #8
     964:	09000001 	stmdbeq	r0, {r0}
     968:	40080077 	andmi	r0, r8, r7, ror r0
     96c:	1aff081a 	bne	fffc29dc <__bss_end__+0xfffb8c54>
     970:	014b1c9f 			; <UNDEFINED> instruction: 0x014b1c9f
     974:	56010000 	strpl	r0, [r1], -r0
     978:	0001111a 	andeq	r1, r1, sl, lsl r1
     97c:	00824400 	addeq	r4, r2, r0, lsl #8
     980:	00001000 	andeq	r1, r0, r0
     984:	451a0200 	ldrmi	r0, [sl, #-512]	; 0x200
     988:	1b000006 	blne	9a8 <_start-0x7658>
     98c:	00000128 	andeq	r0, r0, r8, lsr #2
     990:	000003ae 	andeq	r0, r0, lr, lsr #7
     994:	00011d1c 	andeq	r1, r1, ip, lsl sp
     998:	1e540100 	rdfnes	f0, f4, f0
     99c:	00008244 	andeq	r8, r0, r4, asr #4
     9a0:	00000004 	andeq	r0, r0, r4
     9a4:	0001321f 	andeq	r3, r1, pc, lsl r2
     9a8:	0003d000 	andeq	sp, r3, r0
     9ac:	20000000 	andcs	r0, r0, r0
     9b0:	00008244 	andeq	r8, r0, r4, asr #4
     9b4:	00001115 	andeq	r1, r0, r5, lsl r1
     9b8:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
     9bc:	40080077 	andmi	r0, r8, r7, ror r0
     9c0:	5001211a 	andpl	r2, r1, sl, lsl r1
     9c4:	00007602 	andeq	r7, r0, r2, lsl #12
     9c8:	013f1a00 	teqeq	pc, r0, lsl #20
     9cc:	82580000 	subshi	r0, r8, #0
     9d0:	001c0000 	andseq	r0, ip, r0
     9d4:	25010000 	strcs	r0, [r1, #-0]
     9d8:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     9dc:	00016a1c 	andeq	r6, r1, ip, lsl sl
     9e0:	1c580100 	ldfnee	f0, [r8], {-0}
     9e4:	0000015f 	andeq	r0, r0, pc, asr r1
     9e8:	561b5401 	ldrpl	r5, [fp], -r1, lsl #8
     9ec:	e3000001 	movw	r0, #1
     9f0:	1c000003 	stcne	0, cr0, [r0], {3}
     9f4:	0000014b 	andeq	r0, r0, fp, asr #2
     9f8:	111a5601 	tstne	sl, r1, lsl #12
     9fc:	64000001 	strvs	r0, [r0], #-1
     a00:	10000082 	andne	r0, r0, r2, lsl #1
     a04:	02000000 	andeq	r0, r0, #0
     a08:	0006c51a 	andeq	ip, r6, sl, lsl r5
     a0c:	01281c00 	teqeq	r8, r0, lsl #24
     a10:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     a14:	00011d1c 	andeq	r1, r1, ip, lsl sp
     a18:	1e540100 	rdfnes	f0, f4, f0
     a1c:	00008264 	andeq	r8, r0, r4, ror #4
     a20:	00000004 	andeq	r0, r0, r4
     a24:	0001321f 	andeq	r3, r1, pc, lsl r2
     a28:	00041600 	andeq	r1, r4, r0, lsl #12
     a2c:	20000000 	andcs	r0, r0, r0
     a30:	00008264 	andeq	r8, r0, r4, ror #4
     a34:	00001115 	andeq	r1, r0, r5, lsl r1
     a38:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
     a3c:	80080077 	andhi	r0, r8, r7, ror r0
     a40:	5001211a 	andpl	r2, r1, sl, lsl r1
     a44:	00007602 	andeq	r7, r0, r2, lsl #12
     a48:	013f2200 	teqeq	pc, r0, lsl #4
     a4c:	82780000 	rsbshi	r0, r8, #0
     a50:	001c0000 	andseq	r0, ip, r0
     a54:	27010000 	strcs	r0, [r1, -r0]
     a58:	00016a1c 	andeq	r6, r1, ip, lsl sl
     a5c:	1c550100 	ldfnee	f0, [r5], {-0}
     a60:	0000015f 	andeq	r0, r0, pc, asr r1
     a64:	561d5401 	ldrpl	r5, [sp], -r1, lsl #8
     a68:	01000001 	tsteq	r0, r1
     a6c:	00014b1c 	andeq	r4, r1, ip, lsl fp
     a70:	1a560100 	bne	1580e78 <__bss_end__+0x15770f0>
     a74:	00000111 	andeq	r0, r0, r1, lsl r1
     a78:	00008284 	andeq	r8, r0, r4, lsl #5
     a7c:	00000010 	andeq	r0, r0, r0, lsl r0
     a80:	073e1a02 	ldreq	r1, [lr, -r2, lsl #20]!
     a84:	281c0000 	ldmdacs	ip, {}	; <UNPREDICTABLE>
     a88:	01000001 	tsteq	r0, r1
     a8c:	011d1c55 	tsteq	sp, r5, asr ip
     a90:	54010000 	strpl	r0, [r1], #-0
     a94:	0082841e 	addeq	r8, r2, lr, lsl r4
     a98:	00000400 	andeq	r0, r0, r0, lsl #8
     a9c:	01321f00 	teqeq	r2, r0, lsl #30
     aa0:	04290000 	strteq	r0, [r9], #-0
     aa4:	00000000 	andeq	r0, r0, r0
     aa8:	00828420 	addeq	r8, r2, r0, lsr #8
     aac:	00111500 	andseq	r1, r1, r0, lsl #10
     ab0:	51012100 	mrspl	r2, (UNDEF: 17)
     ab4:	01213101 	teqeq	r1, r1, lsl #2
     ab8:	00760250 	rsbseq	r0, r6, r0, asr r2
     abc:	06000000 	streq	r0, [r0], -r0
     ac0:	0000d904 	andeq	sp, r0, r4, lsl #18
     ac4:	03172300 	tsteq	r7, #0, 6
     ac8:	2b010000 	blcs	40ad0 <__bss_end__+0x36d48>
     acc:	00000025 	andeq	r0, r0, r5, lsr #32
     ad0:	00079503 	andeq	r9, r7, r3, lsl #10
     ad4:	78720f00 	ldmdavc	r2!, {r8, r9, sl, fp}^
     ad8:	252b0100 	strcs	r0, [fp, #-256]!	; 0x100
     adc:	0f000000 	svceq	0x00000000
     ae0:	2b010076 	blcs	40cc0 <__bss_end__+0x36f38>
     ae4:	00000025 	andeq	r0, r0, r5, lsr #32
     ae8:	0002340e 	andeq	r3, r2, lr, lsl #8
     aec:	2c2b0100 	stfcss	f0, [fp], #-0
     af0:	11000000 	mrsne	r0, (UNDEF: 0)
     af4:	00000498 	muleq	r0, r8, r4
     af8:	002c2c01 	eoreq	r2, ip, r1, lsl #24
     afc:	24000000 	strcs	r0, [r0], #-0
     b00:	000001f2 	strdeq	r0, [r0], -r2
     b04:	00253801 	eoreq	r3, r5, r1, lsl #16
     b08:	82980000 	addshi	r0, r8, #0
     b0c:	01c80000 	biceq	r0, r8, r0
     b10:	9c010000 	stcls	0, cr0, [r1], {-0}
     b14:	00000b51 	andeq	r0, r0, r1, asr fp
     b18:	0001d113 	andeq	sp, r1, r3, lsl r1
     b1c:	55380100 	ldrpl	r0, [r8, #-256]!	; 0x100
     b20:	3c000007 	stccc	0, cr0, [r0], {7}
     b24:	13000004 	movwne	r0, #4
     b28:	00000234 	andeq	r0, r0, r4, lsr r2
     b2c:	00253801 	eoreq	r3, r5, r1, lsl #16
     b30:	04810000 	streq	r0, [r1], #0
     b34:	72150000 	andsvc	r0, r5, #0
     b38:	39010078 	stmdbcc	r1, {r3, r4, r5, r6}
     b3c:	00000025 	andeq	r0, r0, r5, lsr #32
     b40:	73165501 	tstvc	r6, #4194304	; 0x400000
     b44:	2c400100 	stfcse	f0, [r0], {-0}
     b48:	9f000000 	svcls	0x00000000
     b4c:	16000004 	strne	r0, [r0], -r4
     b50:	43010075 	movwmi	r0, #4213	; 0x1075
     b54:	00000068 	andeq	r0, r0, r8, rrx
     b58:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
     b5c:	01006e16 	tsteq	r0, r6, lsl lr
     b60:	00002c44 	andeq	r2, r0, r4, asr #24
     b64:	0004c500 	andeq	ip, r4, r0, lsl #10
     b68:	00631600 	rsbeq	r1, r3, r0, lsl #12
     b6c:	002c4501 	eoreq	r4, ip, r1, lsl #10
     b70:	04dc0000 	ldrbeq	r0, [ip], #0
     b74:	5b1a0000 	blpl	680b7c <__bss_end__+0x676df4>
     b78:	ac000007 	stcge	0, cr0, [r0], {7}
     b7c:	34000082 	strcc	r0, [r0], #-130	; 0x82
     b80:	01000000 	mrseq	r0, (UNDEF: 0)
     b84:	00086f3c 	andeq	r6, r8, ip, lsr pc
     b88:	077e1b00 	ldrbeq	r1, [lr, -r0, lsl #22]!
     b8c:	05060000 	streq	r0, [r6, #-0]
     b90:	751d0000 	ldrvc	r0, [sp, #-0]
     b94:	00000007 	andeq	r0, r0, r7
     b98:	00076b1c 	andeq	r6, r7, ip, lsl fp
     b9c:	1e550100 	rdfnes	f0, f5, f0
     ba0:	000082ac 	andeq	r8, r0, ip, lsr #5
     ba4:	00000034 	andeq	r0, r0, r4, lsr r0
     ba8:	0007891f 	andeq	r8, r7, pc, lsl r9
     bac:	00052400 	andeq	r2, r5, r0, lsl #8
     bb0:	82b02500 	adcshi	r2, r0, #0, 10
     bb4:	112b0000 	teqne	fp, r0
     bb8:	bc260000 	stclt	0, cr0, [r6], #-0
     bbc:	36000082 	strcc	r0, [r0], -r2, lsl #1
     bc0:	64000011 	strvs	r0, [r0], #-17
     bc4:	21000008 	tstcs	r0, r8
     bc8:	75025001 	strvc	r5, [r2, #-1]
     bcc:	c8250000 	stmdagt	r5!, {}	; <UNPREDICTABLE>
     bd0:	2b000082 	blcs	de0 <_start-0x7220>
     bd4:	00000011 	andeq	r0, r0, r1, lsl r0
     bd8:	82e81900 	rschi	r1, r8, #0, 18
     bdc:	00040000 	andeq	r0, r4, r0
     be0:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     be4:	a5270000 	strge	r0, [r7, #-0]!
     be8:	01000002 	tsteq	r0, r2
     bec:	00002c40 	andeq	r2, r0, r0, asr #24
     bf0:	00054200 	andeq	r4, r5, r0, lsl #4
     bf4:	111a0000 	tstne	sl, r0
     bf8:	f4000001 	vst4.8	{d0-d3}, [r0], r1
     bfc:	10000082 	andne	r0, r0, r2, lsl #1
     c00:	01000000 	mrseq	r0, (UNDEF: 0)
     c04:	0008c548 	andeq	ip, r8, r8, asr #10
     c08:	01281b00 	teqeq	r8, r0, lsl #22
     c0c:	05550000 	ldrbeq	r0, [r5, #-0]
     c10:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
     c14:	7a000001 	bvc	c20 <_start-0x73e0>
     c18:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     c1c:	000082f4 	strdeq	r8, [r0], -r4
     c20:	00000004 	andeq	r0, r0, r4
     c24:	0001321f 	andeq	r3, r1, pc, lsl r2
     c28:	00058d00 	andeq	r8, r5, r0, lsl #26
     c2c:	1a000000 	bne	c34 <_start-0x73cc>
     c30:	00000111 	andeq	r0, r0, r1, lsl r1
     c34:	00008314 	andeq	r8, r0, r4, lsl r3
     c38:	00000010 	andeq	r0, r0, r0, lsl r0
     c3c:	08fe4c01 	ldmeq	lr!, {r0, sl, fp, lr}^
     c40:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
     c44:	a0000001 	andge	r0, r0, r1
     c48:	1b000005 	blne	c64 <_start-0x739c>
     c4c:	0000011d 	andeq	r0, r0, sp, lsl r1
     c50:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
     c54:	0083141e 	addeq	r1, r3, lr, lsl r4
     c58:	00000400 	andeq	r0, r0, r0, lsl #8
     c5c:	01321f00 	teqeq	r2, r0, lsl #30
     c60:	05c60000 	strbeq	r0, [r6]
     c64:	00000000 	andeq	r0, r0, r0
     c68:	0001111a 	andeq	r1, r1, sl, lsl r1
     c6c:	00833800 	addeq	r3, r3, r0, lsl #16
     c70:	00001000 	andeq	r1, r0, r0
     c74:	374f0100 	strbcc	r0, [pc, -r0, lsl #2]
     c78:	1b000009 	blne	ca4 <_start-0x735c>
     c7c:	00000128 	andeq	r0, r0, r8, lsr #2
     c80:	000005d9 	ldrdeq	r0, [r0], -r9
     c84:	00011d1b 	andeq	r1, r1, fp, lsl sp
     c88:	0005ec00 	andeq	lr, r5, r0, lsl #24
     c8c:	83381e00 	teqhi	r8, #0, 28
     c90:	00040000 	andeq	r0, r4, r0
     c94:	321f0000 	andscc	r0, pc, #0
     c98:	ff000001 			; <UNDEFINED> instruction: 0xff000001
     c9c:	00000005 	andeq	r0, r0, r5
     ca0:	01111a00 	tsteq	r1, r0, lsl #20
     ca4:	835c0000 	cmphi	ip, #0
     ca8:	00100000 	andseq	r0, r0, r0
     cac:	52010000 	andpl	r0, r1, #0
     cb0:	00000970 	andeq	r0, r0, r0, ror r9
     cb4:	0001281b 	andeq	r2, r1, fp, lsl r8
     cb8:	00061200 	andeq	r1, r6, r0, lsl #4
     cbc:	011d1b00 	tsteq	sp, r0, lsl #22
     cc0:	06250000 	strteq	r0, [r5], -r0
     cc4:	5c1e0000 	ldcpl	0, cr0, [lr], {-0}
     cc8:	04000083 	streq	r0, [r0], #-131	; 0x83
     ccc:	1f000000 	svcne	0x00000000
     cd0:	00000132 	andeq	r0, r0, r2, lsr r1
     cd4:	00000638 	andeq	r0, r0, r8, lsr r6
     cd8:	111a0000 	tstne	sl, r0
     cdc:	80000001 	andhi	r0, r0, r1
     ce0:	10000083 	andne	r0, r0, r3, lsl #1
     ce4:	01000000 	mrseq	r0, (UNDEF: 0)
     ce8:	0009a955 	andeq	sl, r9, r5, asr r9
     cec:	01281b00 	teqeq	r8, r0, lsl #22
     cf0:	064b0000 	strbeq	r0, [fp], -r0
     cf4:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
     cf8:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
     cfc:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     d00:	00008380 	andeq	r8, r0, r0, lsl #7
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0001321f 	andeq	r3, r1, pc, lsl r2
     d0c:	00067100 	andeq	r7, r6, r0, lsl #2
     d10:	1a000000 	bne	d18 <_start-0x72e8>
     d14:	00000111 	andeq	r0, r0, r1, lsl r1
     d18:	000083a4 	andeq	r8, r0, r4, lsr #7
     d1c:	00000010 	andeq	r0, r0, r0, lsl r0
     d20:	09e25801 	stmibeq	r2!, {r0, fp, ip, lr}^
     d24:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
     d28:	84000001 	strhi	r0, [r0], #-1
     d2c:	1b000006 	blne	d4c <_start-0x72b4>
     d30:	0000011d 	andeq	r0, r0, sp, lsl r1
     d34:	00000697 	muleq	r0, r7, r6
     d38:	0083a41e 	addeq	sl, r3, lr, lsl r4
     d3c:	00000400 	andeq	r0, r0, r0, lsl #8
     d40:	01321f00 	teqeq	r2, r0, lsl #30
     d44:	06aa0000 	strteq	r0, [sl], r0
     d48:	00000000 	andeq	r0, r0, r0
     d4c:	0001111a 	andeq	r1, r1, sl, lsl r1
     d50:	0083c800 	addeq	ip, r3, r0, lsl #16
     d54:	00001000 	andeq	r1, r0, r0
     d58:	1b5b0100 	blne	16c1160 <__bss_end__+0x16b73d8>
     d5c:	1b00000a 	blne	d8c <_start-0x7274>
     d60:	00000128 	andeq	r0, r0, r8, lsr #2
     d64:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
     d68:	00011d1b 	andeq	r1, r1, fp, lsl sp
     d6c:	0006d000 	andeq	sp, r6, r0
     d70:	83c81e00 	bichi	r1, r8, #0, 28
     d74:	00040000 	andeq	r0, r4, r0
     d78:	321f0000 	andscc	r0, pc, #0
     d7c:	e3000001 	movw	r0, #1
     d80:	00000006 	andeq	r0, r0, r6
     d84:	01111a00 	tsteq	r1, r0, lsl #20
     d88:	83ec0000 	mvnhi	r0, #0
     d8c:	00100000 	andseq	r0, r0, r0
     d90:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
     d94:	00000a50 	andeq	r0, r0, r0, asr sl
     d98:	0001281b 	andeq	r2, r1, fp, lsl r8
     d9c:	0006f600 	andeq	pc, r6, r0, lsl #12
     da0:	011d2800 	tsteq	sp, r0, lsl #16
     da4:	ec1e0000 	ldc	0, cr0, [lr], {-0}
     da8:	04000083 	streq	r0, [r0], #-131	; 0x83
     dac:	1f000000 	svcne	0x00000000
     db0:	00000132 	andeq	r0, r0, r2, lsr r1
     db4:	00000709 	andeq	r0, r0, r9, lsl #14
     db8:	5b1a0000 	blpl	680dc0 <__bss_end__+0x677038>
     dbc:	0c000007 	stceq	0, cr0, [r0], {7}
     dc0:	34000084 	strcc	r0, [r0], #-132	; 0x84
     dc4:	01000000 	mrseq	r0, (UNDEF: 0)
     dc8:	000ab465 	andeq	fp, sl, r5, ror #8
     dcc:	077e2800 	ldrbeq	r2, [lr, -r0, lsl #16]!
     dd0:	751b0000 	ldrvc	r0, [fp, #-0]
     dd4:	1c000007 	stcne	0, cr0, [r0], {7}
     dd8:	1b000007 	blne	dfc <_start-0x7204>
     ddc:	0000076b 	andeq	r0, r0, fp, ror #14
     de0:	0000073c 	andeq	r0, r0, ip, lsr r7
     de4:	00840c1e 	addeq	r0, r4, lr, lsl ip
     de8:	00003400 	andeq	r3, r0, r0, lsl #8
     dec:	07891f00 	streq	r1, [r9, r0, lsl #30]
     df0:	075a0000 	ldrbeq	r0, [sl, -r0]
     df4:	10250000 	eorne	r0, r5, r0
     df8:	2b000084 	blcs	1010 <_start-0x6ff0>
     dfc:	26000011 			; <UNDEFINED> instruction: 0x26000011
     e00:	0000841c 	andeq	r8, r0, ip, lsl r4
     e04:	00001136 	andeq	r1, r0, r6, lsr r1
     e08:	00000aa9 	andeq	r0, r0, r9, lsr #21
     e0c:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e10:	25000075 	strcs	r0, [r0, #-117]	; 0x75
     e14:	00008428 	andeq	r8, r0, r8, lsr #8
     e18:	0000112b 	andeq	r1, r0, fp, lsr #2
     e1c:	10260000 	eorne	r0, r6, r0
     e20:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e24:	c8000011 	stmdagt	r0, {r0, r4}
     e28:	2100000a 	tstcs	r0, sl
     e2c:	75025001 	strvc	r5, [r2, #-1]
     e30:	30260000 	eorcc	r0, r6, r0
     e34:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e38:	dc000011 	stcle	0, cr0, [r0], {17}
     e3c:	2100000a 	tstcs	r0, sl
     e40:	75025001 	strvc	r5, [r2, #-1]
     e44:	54260000 	strtpl	r0, [r6], #-0
     e48:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e4c:	f0000011 			; <UNDEFINED> instruction: 0xf0000011
     e50:	2100000a 	tstcs	r0, sl
     e54:	75025001 	strvc	r5, [r2, #-1]
     e58:	78260000 	stmdavc	r6!, {}	; <UNPREDICTABLE>
     e5c:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e60:	04000011 	streq	r0, [r0], #-17
     e64:	2100000b 	tstcs	r0, fp
     e68:	75025001 	strvc	r5, [r2, #-1]
     e6c:	9c260000 	stcls	0, cr0, [r6], #-0
     e70:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e74:	18000011 	stmdane	r0, {r0, r4}
     e78:	2100000b 	tstcs	r0, fp
     e7c:	75025001 	strvc	r5, [r2, #-1]
     e80:	c0260000 	eorgt	r0, r6, r0
     e84:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e88:	2c000011 	stccs	0, cr0, [r0], {17}
     e8c:	2100000b 	tstcs	r0, fp
     e90:	75025001 	strvc	r5, [r2, #-1]
     e94:	e4260000 	strt	r0, [r6], #-0
     e98:	36000083 	strcc	r0, [r0], -r3, lsl #1
     e9c:	40000011 	andmi	r0, r0, r1, lsl r0
     ea0:	2100000b 	tstcs	r0, fp
     ea4:	75025001 	strvc	r5, [r2, #-1]
     ea8:	04200000 	strteq	r0, [r0], #-0
     eac:	36000084 	strcc	r0, [r0], -r4, lsl #1
     eb0:	21000011 	tstcs	r0, r1, lsl r0
     eb4:	75025001 	strvc	r5, [r2, #-1]
     eb8:	24000000 	strcs	r0, [r0], #-0
     ebc:	000000a1 	andeq	r0, r0, r1, lsr #1
     ec0:	00257001 	eoreq	r7, r5, r1
     ec4:	84600000 	strbthi	r0, [r0], #-0
     ec8:	008c0000 	addeq	r0, ip, r0
     ecc:	9c010000 	stcls	0, cr0, [r1], {-0}
     ed0:	00000c2c 	andeq	r0, r0, ip, lsr #24
     ed4:	01007514 	tsteq	r0, r4, lsl r5
     ed8:	00075570 	andeq	r5, r7, r0, ror r5
     edc:	00077800 	andeq	r7, r7, r0, lsl #16
     ee0:	75621400 	strbvc	r1, [r2, #-1024]!	; 0x400
     ee4:	70010066 	andvc	r0, r1, r6, rrx
     ee8:	00000c2c 	andeq	r0, r0, ip, lsr #24
     eec:	000007ac 	andeq	r0, r0, ip, lsr #15
     ef0:	0002bd13 	andeq	fp, r2, r3, lsl sp
     ef4:	68700100 	ldmdavs	r0!, {r8}^
     ef8:	e0000000 	and	r0, r0, r0
     efc:	14000007 	strne	r0, [r0], #-7
     f00:	00646e65 	rsbeq	r6, r4, r5, ror #28
     f04:	004f7001 	subeq	r7, pc, r1
     f08:	08190000 	ldmdaeq	r9, {}	; <UNPREDICTABLE>
     f0c:	cf290000 	svcgt	0x00290000
     f10:	01000002 	tsteq	r0, r2
     f14:	00006870 	andeq	r6, r0, r0, ror r8
     f18:	00910200 	addseq	r0, r1, r0, lsl #4
     f1c:	0000ec2a 	andeq	lr, r0, sl, lsr #24
     f20:	000c4200 	andeq	r4, ip, r0, lsl #4
     f24:	34030500 	strcc	r0, [r3], #-1280	; 0x500
     f28:	16000097 			; <UNDEFINED> instruction: 0x16000097
     f2c:	74010069 	strvc	r0, [r1], #-105	; 0x69
     f30:	00000025 	andeq	r0, r0, r5, lsr #32
     f34:	00000853 	andeq	r0, r0, r3, asr r8
     f38:	00027927 	andeq	r7, r2, r7, lsr #18
     f3c:	4f750100 	svcmi	0x00750100
     f40:	72000000 	andvc	r0, r0, #0
     f44:	26000008 	strcs	r0, [r0], -r8
     f48:	00008490 	muleq	r0, r0, r4
     f4c:	0000114b 	andeq	r1, r0, fp, asr #2
     f50:	00000c0c 	andeq	r0, r0, ip, lsl #24
     f54:	02530121 	subseq	r0, r3, #1073741832	; 0x40000008
     f58:	01217108 	teqeq	r1, r8, lsl #2
     f5c:	34030552 	strcc	r0, [r3], #-1362	; 0x552
     f60:	21000097 	swpcs	r0, r7, [r0]	; <UNPREDICTABLE>
     f64:	03055101 	movweq	r5, #20737	; 0x5101
     f68:	000097c8 	andeq	r9, r0, r8, asr #15
     f6c:	05500121 	ldrbeq	r0, [r0, #-289]	; 0x121
     f70:	0097ac03 	addseq	sl, r7, r3, lsl #24
     f74:	94250000 	strtls	r0, [r5], #-0
     f78:	61000084 	smlabbvs	r0, r4, r0, r0
     f7c:	20000011 	andcs	r0, r0, r1, lsl r0
     f80:	000084b0 			; <UNDEFINED> instruction: 0x000084b0
     f84:	00000795 	muleq	r0, r5, r7
     f88:	02510121 	subseq	r0, r1, #1073741832	; 0x40000008
     f8c:	0121007a 	teqeq	r1, sl, ror r0
     f90:	00780250 	rsbseq	r0, r8, r0, asr r2
     f94:	04060000 	streq	r0, [r6], #-0
     f98:	0000004f 	andeq	r0, r0, pc, asr #32
     f9c:	0000902b 	andeq	r9, r0, fp, lsr #32
     fa0:	000c4200 	andeq	r4, ip, r0, lsl #4
     fa4:	00812c00 	addeq	r2, r1, r0, lsl #24
     fa8:	00120000 	andseq	r0, r2, r0
     fac:	000c3207 	andeq	r3, ip, r7, lsl #4
     fb0:	02902400 	addseq	r2, r0, #0, 8
     fb4:	84010000 	strhi	r0, [r1], #-0
     fb8:	00000025 	andeq	r0, r0, r5, lsr #32
     fbc:	000084ec 	andeq	r8, r0, ip, ror #9
     fc0:	00000078 	andeq	r0, r0, r8, ror r0
     fc4:	0d059c01 	stceq	12, cr9, [r5, #-4]
     fc8:	75140000 	ldrvc	r0, [r4, #-0]
     fcc:	55840100 	strpl	r0, [r4, #256]	; 0x100
     fd0:	85000007 	strhi	r0, [r0, #-7]
     fd4:	14000008 	strne	r0, [r0], #-8
     fd8:	00667562 	rsbeq	r7, r6, r2, ror #10
     fdc:	0c2c8401 	cfstrseq	mvf8, [ip], #-4
     fe0:	08b90000 	ldmeq	r9!, {}	; <UNPREDICTABLE>
     fe4:	bd130000 	ldclt	0, cr0, [r3, #-0]
     fe8:	01000002 	tsteq	r0, r2
     fec:	00006885 	andeq	r6, r0, r5, lsl #17
     ff0:	0008ed00 	andeq	lr, r8, r0, lsl #26
     ff4:	02cf1300 	sbceq	r1, pc, #0, 6
     ff8:	85010000 	strhi	r0, [r1, #-0]
     ffc:	00000068 	andeq	r0, r0, r8, rrx
    1000:	00000926 	andeq	r0, r0, r6, lsr #18
    1004:	0000ec2a 	andeq	lr, r0, sl, lsr #24
    1008:	000d1500 	andeq	r1, sp, r0, lsl #10
    100c:	48030500 	stmdami	r3, {r8, sl}
    1010:	16000097 			; <UNDEFINED> instruction: 0x16000097
    1014:	8a010069 	bhi	411c0 <__bss_end__+0x37438>
    1018:	00000025 	andeq	r0, r0, r5, lsr #32
    101c:	0000095a 	andeq	r0, r0, sl, asr r9
    1020:	00851826 	addeq	r1, r5, r6, lsr #16
    1024:	00114b00 	andseq	r4, r1, r0, lsl #22
    1028:	000ce500 	andeq	lr, ip, r0, lsl #10
    102c:	53012100 	movwpl	r2, #4352	; 0x1100
    1030:	21870802 	orrcs	r0, r7, r2, lsl #16
    1034:	03055201 	movweq	r5, #20993	; 0x5201
    1038:	00009748 	andeq	r9, r0, r8, asr #14
    103c:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
    1040:	0097c803 	addseq	ip, r7, r3, lsl #16
    1044:	50012100 	andpl	r2, r1, r0, lsl #2
    1048:	97ac0305 	strls	r0, [ip, r5, lsl #6]!
    104c:	25000000 	strcs	r0, [r0, #-0]
    1050:	0000851c 	andeq	r8, r0, ip, lsl r5
    1054:	00001161 	andeq	r1, r0, r1, ror #2
    1058:	00853820 	addeq	r3, r5, r0, lsr #16
    105c:	00079500 	andeq	r9, r7, r0, lsl #10
    1060:	51012100 	mrspl	r2, (UNDEF: 17)
    1064:	21007802 	tstcs	r0, r2, lsl #16
    1068:	77025001 	strvc	r5, [r2, -r1]
    106c:	2b000000 	blcs	1074 <_start-0x6f8c>
    1070:	00000090 	muleq	r0, r0, r0
    1074:	00000d15 	andeq	r0, r0, r5, lsl sp
    1078:	0000812c 	andeq	r8, r0, ip, lsr #2
    107c:	07001400 	streq	r1, [r0, -r0, lsl #8]
    1080:	00000d05 	andeq	r0, r0, r5, lsl #26
    1084:	00001524 	andeq	r1, r0, r4, lsr #10
    1088:	d9970100 	ldmible	r7, {r8}
    108c:	64000000 	strvs	r0, [r0], #-0
    1090:	b0000085 	andlt	r0, r0, r5, lsl #1
    1094:	01000000 	mrseq	r0, (UNDEF: 0)
    1098:	000e139c 	muleq	lr, ip, r3
    109c:	78741400 	ldmdavc	r4!, {sl, ip}^
    10a0:	4f970100 	svcmi	0x00970100
    10a4:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    10a8:	14000009 	strne	r0, [r0], #-9
    10ac:	01007872 	tsteq	r0, r2, ror r8
    10b0:	00004f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    10b4:	00099a00 	andeq	r9, r9, r0, lsl #20
    10b8:	01181300 	tsteq	r8, r0, lsl #6
    10bc:	97010000 	strls	r0, [r1, -r0]
    10c0:	00000068 	andeq	r0, r0, r8, rrx
    10c4:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    10c8:	0001d629 	andeq	sp, r1, r9, lsr #12
    10cc:	68970100 	ldmvs	r7, {r8}
    10d0:	02000000 	andeq	r0, r0, #0
    10d4:	6d2d0091 	stcvs	0, cr0, [sp, #-580]!	; 0xfffffdbc
    10d8:	01007a68 	tsteq	r0, r8, ror #20
    10dc:	00002c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    10e0:	b9270000 	stmdblt	r7!, {}	; <UNPREDICTABLE>
    10e4:	021e2729 	andseq	r2, lr, #10747904	; 0xa40000
    10e8:	a0010000 	andge	r0, r1, r0
    10ec:	0000002c 	andeq	r0, r0, ip, lsr #32
    10f0:	000009d9 	ldrdeq	r0, [r0], -r9
    10f4:	0000ec2a 	andeq	lr, r0, sl, lsr #24
    10f8:	000e2300 	andeq	r2, lr, r0, lsl #6
    10fc:	60030500 	andvs	r0, r3, r0, lsl #10
    1100:	19000097 	stmdbne	r0, {r0, r1, r2, r4, r7}
    1104:	0000858c 	andeq	r8, r0, ip, lsl #11
    1108:	00000008 	andeq	r0, r0, r8
    110c:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    1110:	006e692e 	rsbeq	r6, lr, lr, lsr #18
    1114:	002c9b01 	eoreq	r9, ip, r1, lsl #22
    1118:	00010000 	andeq	r0, r1, r0
    111c:	00858426 	addeq	r8, r5, r6, lsr #8
    1120:	00116800 	andseq	r6, r1, r0, lsl #16
    1124:	000dc600 	andeq	ip, sp, r0, lsl #12
    1128:	50012100 	andpl	r2, r1, r0, lsl #2
    112c:	00007802 	andeq	r7, r0, r2, lsl #16
    1130:	00858c26 	addeq	r8, r5, r6, lsr #24
    1134:	00117900 	andseq	r7, r1, r0, lsl #18
    1138:	000dda00 	andeq	sp, sp, r0, lsl #20
    113c:	50012100 	andpl	r2, r1, r0, lsl #2
    1140:	00007702 	andeq	r7, r0, r2, lsl #14
    1144:	0085e826 	addeq	lr, r5, r6, lsr #16
    1148:	00114b00 	andseq	r4, r1, r0, lsl #22
    114c:	000e0900 	andeq	r0, lr, r0, lsl #18
    1150:	53012100 	movwpl	r2, #4352	; 0x1100
    1154:	21a10802 			; <UNDEFINED> instruction: 0x21a10802
    1158:	03055201 	movweq	r5, #20993	; 0x5201
    115c:	00009760 	andeq	r9, r0, r0, ror #14
    1160:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
    1164:	0097c803 	addseq	ip, r7, r3, lsl #16
    1168:	50012100 	andpl	r2, r1, r0, lsl #2
    116c:	97d40305 	ldrbls	r0, [r4, r5, lsl #6]
    1170:	25000000 	strcs	r0, [r0, #-0]
    1174:	000085ec 	andeq	r8, r0, ip, ror #11
    1178:	00001161 	andeq	r1, r0, r1, ror #2
    117c:	00902b00 	addseq	r2, r0, r0, lsl #22
    1180:	0e230000 	cdpeq	0, 2, cr0, cr3, cr0, {0}
    1184:	812c0000 	teqhi	ip, r0
    1188:	13000000 	movwne	r0, #0
    118c:	0e130700 	cdpeq	7, 1, cr0, cr3, cr0, {0}
    1190:	11240000 	teqne	r4, r0
    1194:	01000002 	tsteq	r0, r2
    1198:	000025ad 	andeq	r2, r0, sp, lsr #11
    119c:	00861400 	addeq	r1, r6, r0, lsl #8
    11a0:	00003800 	andeq	r3, r0, r0, lsl #16
    11a4:	c29c0100 	addsgt	r0, ip, #0, 2
    11a8:	1300000e 	movwne	r0, #14
    11ac:	000001d1 	ldrdeq	r0, [r0], -r1
    11b0:	0755ad01 	ldrbeq	sl, [r5, -r1, lsl #26]
    11b4:	0a070000 	beq	1c11bc <__bss_end__+0x1b7434>
    11b8:	72160000 	andsvc	r0, r6, #0
    11bc:	01007365 	tsteq	r0, r5, ror #6
    11c0:	000025ae 	andeq	r2, r0, lr, lsr #11
    11c4:	000a2800 	andeq	r2, sl, r0, lsl #16
    11c8:	00ec2a00 	rsceq	r2, ip, r0, lsl #20
    11cc:	0ed20000 	cdpeq	0, 13, cr0, cr2, cr0, {0}
    11d0:	03050000 	movweq	r0, #20480	; 0x5000
    11d4:	00009774 	andeq	r9, r0, r4, ror r7
    11d8:	00862026 	addeq	r2, r6, r6, lsr #32
    11dc:	00079500 	andeq	r9, r7, r0, lsl #10
    11e0:	000e8900 	andeq	r8, lr, r0, lsl #18
    11e4:	51012100 	mrspl	r2, (UNDEF: 17)
    11e8:	21ff0902 	mvnscs	r0, r2, lsl #18
    11ec:	f3035001 	vhadd.u8	d5, d3, d1
    11f0:	26005001 	strcs	r5, [r0], -r1
    11f4:	0000863c 	andeq	r8, r0, ip, lsr r6
    11f8:	0000114b 	andeq	r1, r0, fp, asr #2
    11fc:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
    1200:	02530121 	subseq	r0, r3, #1073741832	; 0x40000008
    1204:	0121b008 	teqeq	r1, r8
    1208:	74030552 	strvc	r0, [r3], #-1362	; 0x552
    120c:	21000097 	swpcs	r0, r7, [r0]	; <UNPREDICTABLE>
    1210:	03055101 	movweq	r5, #20737	; 0x5101
    1214:	000097c8 	andeq	r9, r0, r8, asr #15
    1218:	05500121 	ldrbeq	r0, [r0, #-289]	; 0x121
    121c:	00981803 	addseq	r1, r8, r3, lsl #16
    1220:	40250000 	eormi	r0, r5, r0
    1224:	61000086 	smlabbvs	r0, r6, r0, r0
    1228:	00000011 	andeq	r0, r0, r1, lsl r0
    122c:	0000902b 	andeq	r9, r0, fp, lsr #32
    1230:	000ed200 	andeq	sp, lr, r0, lsl #4
    1234:	00812c00 	addeq	r2, r1, r0, lsl #24
    1238:	000c0000 	andeq	r0, ip, r0
    123c:	000ec207 	andeq	ip, lr, r7, lsl #4
    1240:	024e1200 	subeq	r1, lr, #0, 4
    1244:	b4010000 	strlt	r0, [r1], #-0
    1248:	0000864c 	andeq	r8, r0, ip, asr #12
    124c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1250:	0f1b9c01 	svceq	0x001b9c01
    1254:	d1130000 	tstle	r3, r0
    1258:	01000001 	tsteq	r0, r1
    125c:	000755b4 			; <UNDEFINED> instruction: 0x000755b4
    1260:	000a3b00 	andeq	r3, sl, r0, lsl #22
    1264:	736d1400 	cmnvc	sp, #0, 8
    1268:	b4010067 	strlt	r0, [r1], #-103	; 0x67
    126c:	00000097 	muleq	r0, r7, r0
    1270:	00000a59 	andeq	r0, r0, r9, asr sl
    1274:	00866420 	addeq	r6, r6, r0, lsr #8
    1278:	00017600 	andeq	r7, r1, r0, lsl #12
    127c:	50012100 	andpl	r2, r1, r0, lsl #2
    1280:	00007502 	andeq	r7, r0, r2, lsl #10
    1284:	00922400 	addseq	r2, r2, r0, lsl #8
    1288:	bd010000 	stclt	0, cr0, [r1, #-0]
    128c:	00000025 	andeq	r0, r0, r5, lsr #32
    1290:	00008678 	andeq	r8, r0, r8, ror r6
    1294:	00000080 	andeq	r0, r0, r0, lsl #1
    1298:	10069c01 	andne	r9, r6, r1, lsl #24
    129c:	d1130000 	tstle	r3, r0
    12a0:	01000001 	tsteq	r0, r1
    12a4:	000755bd 			; <UNDEFINED> instruction: 0x000755bd
    12a8:	000a7700 	andeq	r7, sl, r0, lsl #14
    12ac:	6d662f00 	stclvs	15, cr2, [r6, #-0]
    12b0:	bd010074 	stclt	0, cr0, [r1, #-464]	; 0xfffffe30
    12b4:	00000097 	muleq	r0, r7, r0
    12b8:	30749102 	rsbscc	r9, r4, r2, lsl #2
    12bc:	66756215 			; <UNDEFINED> instruction: 0x66756215
    12c0:	06be0100 	ldrteq	r0, [lr], r0, lsl #2
    12c4:	03000010 	movweq	r0, #16
    12c8:	187c9c91 	ldmdane	ip!, {r0, r4, r7, sl, fp, ip, pc}^
    12cc:	00000327 	andeq	r0, r0, r7, lsr #6
    12d0:	0106c001 	tsteq	r6, r1
    12d4:	91030000 	mrsls	r0, (UNDEF: 3)
    12d8:	73167c98 	tstvc	r6, #152, 24	; 0x9800
    12dc:	c201007a 	andgt	r0, r1, #122	; 0x7a
    12e0:	00000025 	andeq	r0, r0, r5, lsr #32
    12e4:	00000aa3 	andeq	r0, r0, r3, lsr #21
    12e8:	0000ec2a 	andeq	lr, r0, sl, lsr #24
    12ec:	00102700 	andseq	r2, r0, r0, lsl #14
    12f0:	84030500 	strhi	r0, [r3], #-1280	; 0x500
    12f4:	26000097 			; <UNDEFINED> instruction: 0x26000097
    12f8:	000086a0 	andeq	r8, r0, r0, lsr #13
    12fc:	0000118a 	andeq	r1, r0, sl, lsl #3
    1300:	00000fb6 			; <UNDEFINED> instruction: 0x00000fb6
    1304:	02530121 	subseq	r0, r3, #1073741832	; 0x40000008
    1308:	01215891 			; <UNDEFINED> instruction: 0x01215891
    130c:	54910352 	ldrpl	r0, [r1], #850	; 0x352
    1310:	51012106 	tstpl	r1, r6, lsl #2
    1314:	01cc0a03 	biceq	r0, ip, r3, lsl #20
    1318:	03500121 	cmpeq	r0, #1073741832	; 0x40000008
    131c:	007bfc91 			; <UNDEFINED> instruction: 0x007bfc91
    1320:	0086c426 	addeq	ip, r6, r6, lsr #8
    1324:	00114b00 	andseq	r4, r1, r0, lsl #22
    1328:	000fe500 	andeq	lr, pc, r0, lsl #10
    132c:	53012100 	movwpl	r2, #4352	; 0x1100
    1330:	21c40802 	biccs	r0, r4, r2, lsl #16
    1334:	03055201 	movweq	r5, #20993	; 0x5201
    1338:	00009784 	andeq	r9, r0, r4, lsl #15
    133c:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
    1340:	0097c803 	addseq	ip, r7, r3, lsl #16
    1344:	50012100 	andpl	r2, r1, r0, lsl #2
    1348:	98500305 	ldmdals	r0, {r0, r2, r8, r9}^
    134c:	25000000 	strcs	r0, [r0, #-0]
    1350:	000086c8 	andeq	r8, r0, r8, asr #13
    1354:	00001161 	andeq	r1, r0, r1, ror #2
    1358:	0086d420 	addeq	sp, r6, r0, lsr #8
    135c:	000ed700 	andeq	sp, lr, r0, lsl #14
    1360:	51012100 	mrspl	r2, (UNDEF: 17)
    1364:	7bfc9103 	blvc	fff25778 <__bss_end__+0xfff1b9f0>
    1368:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
    136c:	00000075 	andeq	r0, r0, r5, ror r0
    1370:	0000902b 	andeq	r9, r0, fp, lsr #32
    1374:	00101700 	andseq	r1, r0, r0, lsl #14
    1378:	00813100 	addeq	r3, r1, r0, lsl #2
    137c:	01cb0000 	biceq	r0, fp, r0
    1380:	00902b00 	addseq	r2, r0, r0, lsl #22
    1384:	10270000 	eorne	r0, r7, r0
    1388:	812c0000 	teqhi	ip, r0
    138c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1390:	10170700 	andsne	r0, r7, r0, lsl #14
    1394:	eb240000 	bl	90139c <__bss_end__+0x8f7614>
    1398:	01000002 	tsteq	r0, r2
    139c:	000025c9 	andeq	r2, r0, r9, asr #11
    13a0:	0086f800 	addeq	pc, r6, r0, lsl #16
    13a4:	00004800 	andeq	r4, r0, r0, lsl #16
    13a8:	009c0100 	addseq	r0, ip, r0, lsl #2
    13ac:	14000011 	strne	r0, [r0], #-17
    13b0:	c9010075 	stmdbgt	r1, {r0, r2, r4, r5, r6}
    13b4:	00000755 	andeq	r0, r0, r5, asr r7
    13b8:	00000ae2 	andeq	r0, r0, r2, ror #21
    13bc:	66756214 			; <UNDEFINED> instruction: 0x66756214
    13c0:	2cc90100 	stfcse	f0, [r9], {0}
    13c4:	0300000c 	movweq	r0, #12
    13c8:	1300000b 	movwne	r0, #11
    13cc:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    13d0:	0068c901 	rsbeq	ip, r8, r1, lsl #18
    13d4:	0b240000 	bleq	9013dc <__bss_end__+0x8f7654>
    13d8:	65140000 	ldrvs	r0, [r4, #-0]
    13dc:	0100646e 	tsteq	r0, lr, ror #8
    13e0:	00004fc9 	andeq	r4, r0, r9, asr #31
    13e4:	000b4500 	andeq	r4, fp, r0, lsl #10
    13e8:	65721600 	ldrbvs	r1, [r2, #-1536]!	; 0x600
    13ec:	ca010073 	bgt	415c0 <__bss_end__+0x37838>
    13f0:	00000025 	andeq	r0, r0, r5, lsr #32
    13f4:	00000b66 	andeq	r0, r0, r6, ror #22
    13f8:	0000ec2a 	andeq	lr, r0, sl, lsr #24
    13fc:	00111000 	andseq	r1, r1, r0
    1400:	94030500 	strls	r0, [r3], #-1280	; 0x500
    1404:	26000097 			; <UNDEFINED> instruction: 0x26000097
    1408:	0000870c 	andeq	r8, r0, ip, lsl #14
    140c:	00000b51 	andeq	r0, r0, r1, asr fp
    1410:	000010c7 	andeq	r1, r0, r7, asr #1
    1414:	03520121 	cmpeq	r2, #1073741832	; 0x40000008
    1418:	215201f3 	ldrshcs	r0, [r2, #-19]	; 0xffffffed
    141c:	f3035101 	vrhadd.u8	d5, d3, d1
    1420:	01215101 	teqeq	r1, r1, lsl #2
    1424:	01f30350 	mvnseq	r0, r0, asr r3
    1428:	7d022150 	stfvcs	f2, [r2, #-320]	; 0xfffffec0
    142c:	ff090200 			; <UNDEFINED> instruction: 0xff090200
    1430:	87282600 	strhi	r2, [r8, -r0, lsl #12]!
    1434:	114b0000 	mrsne	r0, (UNDEF: 75)
    1438:	10f60000 	rscsne	r0, r6, r0
    143c:	01210000 	teqeq	r1, r0
    1440:	cc080253 	sfmgt	f0, 4, [r8], {83}	; 0x53
    1444:	05520121 	ldrbeq	r0, [r2, #-289]	; 0x121
    1448:	00979403 	addseq	r9, r7, r3, lsl #8
    144c:	51012100 	mrspl	r2, (UNDEF: 17)
    1450:	97c80305 	strbls	r0, [r8, r5, lsl #6]
    1454:	01210000 	teqeq	r1, r0
    1458:	18030550 	stmdane	r3, {r4, r6, r8, sl}
    145c:	00000098 	muleq	r0, r8, r0
    1460:	00872c25 	addeq	r2, r7, r5, lsr #24
    1464:	00116100 	andseq	r6, r1, r0, lsl #2
    1468:	902b0000 	eorls	r0, fp, r0
    146c:	10000000 	andne	r0, r0, r0
    1470:	2c000011 	stccs	0, cr0, [r0], {17}
    1474:	00000081 	andeq	r0, r0, r1, lsl #1
    1478:	00070016 	andeq	r0, r7, r6, lsl r0
    147c:	32000011 	andcc	r0, r0, #17
    1480:	000002c4 	andeq	r0, r0, r4, asr #5
    1484:	112b2106 	teqne	fp, r6, lsl #2
    1488:	2c330000 	ldccs	0, cr0, [r3], #-0
    148c:	33000000 	movwcc	r0, #0
    1490:	0000002c 	andeq	r0, r0, ip, lsr #32
    1494:	02aa3400 	adceq	r3, sl, #0, 8
    1498:	54070000 	strpl	r0, [r7], #-0
    149c:	0000002c 	andeq	r0, r0, ip, lsr #32
    14a0:	00026535 	andeq	r6, r2, r5, lsr r5
    14a4:	25240600 	strcs	r0, [r4, #-1536]!	; 0x600
    14a8:	4b000000 	blmi	14b0 <_start-0x6b50>
    14ac:	33000011 	movwcc	r0, #17
    14b0:	0000002c 	andeq	r0, r0, ip, lsr #32
    14b4:	025e3500 	subseq	r3, lr, #0, 10
    14b8:	27070000 	strcs	r0, [r7, -r0]
    14bc:	00000025 	andeq	r0, r0, r5, lsr #32
    14c0:	00001161 	andeq	r1, r0, r1, ror #2
    14c4:	00009733 	andeq	r9, r0, r3, lsr r7
    14c8:	36003000 	strcc	r3, [r0], -r0
    14cc:	000000c2 	andeq	r0, r0, r2, asr #1
    14d0:	07326307 	ldreq	r6, [r2, -r7, lsl #6]!
    14d4:	06000003 	streq	r0, [r0], -r3
    14d8:	0011791d 	andseq	r7, r1, sp, lsl r9
    14dc:	002c3300 	eoreq	r3, ip, r0, lsl #6
    14e0:	32000000 	andcc	r0, r0, #0
    14e4:	000002dc 	ldrdeq	r0, [r0], -ip
    14e8:	118a1c06 	orrne	r1, sl, r6, lsl #24
    14ec:	2c330000 	ldccs	0, cr0, [r3], #-0
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00025b37 	andeq	r5, r2, r7, lsr fp
    14f8:	25020800 	strcs	r0, [r2, #-2048]	; 0x800
    14fc:	33000000 	movwcc	r0, #0
    1500:	0000008a 	andeq	r0, r0, sl, lsl #1
    1504:	00002533 	andeq	r2, r0, r3, lsr r5
    1508:	00973300 	addseq	r3, r7, r0, lsl #6
    150c:	06330000 	ldrteq	r0, [r3], -r0
    1510:	00000001 	andeq	r0, r0, r1
    1514:	00019100 	andeq	r9, r1, r0, lsl #2
    1518:	46000400 	strmi	r0, [r0], -r0, lsl #8
    151c:	04000004 	streq	r0, [r0], #-4
    1520:	00002901 	andeq	r2, r0, r1, lsl #18
    1524:	032c0100 	teqeq	ip, #0, 2
    1528:	033a0000 	teqeq	sl, #0
    152c:	87400000 	strbhi	r0, [r0, -r0]
    1530:	00580000 	subseq	r0, r8, r0
    1534:	05160000 	ldreq	r0, [r6, #-0]
    1538:	81020000 	mrshi	r0, (UNDEF: 2)
    153c:	02000002 	andeq	r0, r0, #2
    1540:	00003028 	andeq	r3, r0, r8, lsr #32
    1544:	02070300 	andeq	r0, r7, #0, 6
    1548:	03040000 	movweq	r0, #16384	; 0x4000
    154c:	00004700 	andeq	r4, r0, r0, lsl #14
    1550:	03020400 	movweq	r0, #9216	; 0x2400
    1554:	00470000 	subeq	r0, r7, r0
    1558:	00000000 	andeq	r0, r0, r0
    155c:	09020405 	stmdbeq	r2, {r0, r2, sl}
    1560:	02000002 	andeq	r0, r0, #2
    1564:	00002562 	andeq	r2, r0, r2, ror #10
    1568:	05040600 	streq	r0, [r4, #-1536]	; 0x600
    156c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1570:	03070407 	movweq	r0, #29703	; 0x7407
    1574:	07000001 	streq	r0, [r0, -r1]
    1578:	00b60601 	adcseq	r0, r6, r1, lsl #12
    157c:	02070000 	andeq	r0, r7, #0
    1580:	00014805 	andeq	r4, r1, r5, lsl #16
    1584:	05040700 	streq	r0, [r4, #-1792]	; 0x700
    1588:	0000012b 	andeq	r0, r0, fp, lsr #2
    158c:	26050807 	strcs	r0, [r5], -r7, lsl #16
    1590:	07000001 	streq	r0, [r0, -r1]
    1594:	00b40801 	adcseq	r0, r4, r1, lsl #16
    1598:	02070000 	andeq	r0, r7, #0
    159c:	0000cf07 	andeq	ip, r0, r7, lsl #30
    15a0:	07040700 	streq	r0, [r4, -r0, lsl #14]
    15a4:	000000fe 	strdeq	r0, [r0], -lr
    15a8:	f9070807 			; <UNDEFINED> instruction: 0xf9070807
    15ac:	07000000 	streq	r0, [r0, -r0]
    15b0:	011d0704 	tsteq	sp, r4, lsl #14
    15b4:	04080000 	streq	r0, [r8], #-0
    15b8:	000000a7 	andeq	r0, r0, r7, lsr #1
    15bc:	bd080107 	stflts	f0, [r8, #-28]	; 0xffffffe4
    15c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15c4:	0000b404 	andeq	fp, r0, r4, lsl #8
    15c8:	00a70900 	adceq	r0, r7, r0, lsl #18
    15cc:	5e0a0000 	cdppl	0, 0, cr0, cr10, cr0, {0}
    15d0:	01000002 	tsteq	r0, r2
    15d4:	00005406 	andeq	r5, r0, r6, lsl #8
    15d8:	00874000 	addeq	r4, r7, r0
    15dc:	00005800 	andeq	r5, r0, r0, lsl #16
    15e0:	439c0100 	orrsmi	r0, ip, #0, 2
    15e4:	0b000001 	bleq	15f0 <_start-0x6a10>
    15e8:	00746d66 	rsbseq	r6, r4, r6, ror #26
    15ec:	00ae0601 	adceq	r0, lr, r1, lsl #12
    15f0:	91020000 	mrsls	r0, (UNDEF: 2)
    15f4:	620d0c70 	andvs	r0, sp, #112, 24	; 0x7000
    15f8:	01006675 	tsteq	r0, r5, ror r6
    15fc:	00014308 	andeq	r4, r1, r8, lsl #6
    1600:	84030500 	strhi	r0, [r3], #-1280	; 0x500
    1604:	0e000099 	mcreq	0, 0, r0, cr0, cr9, {4}
    1608:	00000327 	andeq	r0, r0, r7, lsr #6
    160c:	00490901 	subeq	r0, r9, r1, lsl #18
    1610:	91020000 	mrsls	r0, (UNDEF: 2)
    1614:	7a730f5c 	bvc	1cc538c <__bss_end__+0x1cbb604>
    1618:	540c0100 	strpl	r0, [ip], #-256	; 0x100
    161c:	84000000 	strhi	r0, [r0], #-0
    1620:	1000000b 	andne	r0, r0, fp
    1624:	00008768 	andeq	r8, r0, r8, ror #14
    1628:	00000174 	andeq	r0, r0, r4, ror r1
    162c:	00000136 	andeq	r0, r0, r6, lsr r1
    1630:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    1634:	01114c91 			; <UNDEFINED> instruction: 0x01114c91
    1638:	48910352 	ldmmi	r1, {r1, r4, r6, r8, r9}
    163c:	51011106 	tstpl	r1, r6, lsl #2
    1640:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1644:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    1648:	12000074 	andne	r0, r0, #116	; 0x74
    164c:	0000877c 	andeq	r8, r0, ip, ror r7
    1650:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    1654:	00000074 	andeq	r0, r0, r4, ror r0
    1658:	0000a713 	andeq	sl, r0, r3, lsl r7
    165c:	00015400 	andeq	r5, r1, r0, lsl #8
    1660:	009a1400 	addseq	r1, sl, r0, lsl #8
    1664:	03ff0000 	mvnseq	r0, #0
    1668:	00541500 	subseq	r1, r4, r0, lsl #10
    166c:	01630000 	cmneq	r3, r0
    1670:	ae160000 	cdpge	0, 1, cr0, cr6, cr0, {0}
    1674:	00000000 	andeq	r0, r0, r0
    1678:	00039317 	andeq	r9, r3, r7, lsl r3
    167c:	6e200400 	cdpvs	4, 2, cr0, cr0, cr0, {0}
    1680:	08000001 	stmdaeq	r0, {r0}
    1684:	00015404 	andeq	r5, r1, r4, lsl #8
    1688:	025b1800 	subseq	r1, fp, #0, 16
    168c:	02050000 	andeq	r0, r5, #0
    1690:	00000054 	andeq	r0, r0, r4, asr r0
    1694:	0000a116 	andeq	sl, r0, r6, lsl r1
    1698:	00541600 	subseq	r1, r4, r0, lsl #12
    169c:	ae160000 	cdpge	0, 1, cr0, cr6, cr0, {0}
    16a0:	16000000 	strne	r0, [r0], -r0
    16a4:	00000049 	andeq	r0, r0, r9, asr #32
    16a8:	00ee0000 	rsceq	r0, lr, r0
    16ac:	00040000 	andeq	r0, r4, r0
    16b0:	00000577 	andeq	r0, r0, r7, ror r5
    16b4:	00290104 	eoreq	r0, r9, r4, lsl #2
    16b8:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    16bc:	3a000003 	bcc	16d0 <_start-0x6930>
    16c0:	98000003 	stmdals	r0, {r0, r1}
    16c4:	34000087 	strcc	r0, [r0], #-135	; 0x87
    16c8:	1c000000 	stcne	0, cr0, [r0], {-0}
    16cc:	02000006 	andeq	r0, r0, #6
    16d0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    16d4:	04030074 	streq	r0, [r3], #-116	; 0x74
    16d8:	00010307 	andeq	r0, r1, r7, lsl #6
    16dc:	06010300 	streq	r0, [r1], -r0, lsl #6
    16e0:	000000b6 	strheq	r0, [r0], -r6
    16e4:	48050203 	stmdami	r5, {r0, r1, r9}
    16e8:	03000001 	movweq	r0, #1
    16ec:	012b0504 	teqeq	fp, r4, lsl #10
    16f0:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    16f4:	00012605 	andeq	r2, r1, r5, lsl #12
    16f8:	08010300 	stmdaeq	r1, {r8, r9}
    16fc:	000000b4 	strheq	r0, [r0], -r4
    1700:	cf070203 	svcgt	0x00070203
    1704:	03000000 	movweq	r0, #0
    1708:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    170c:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1710:	0000f907 	andeq	pc, r0, r7, lsl #18
    1714:	07040300 	streq	r0, [r4, -r0, lsl #6]
    1718:	0000011d 	andeq	r0, r0, sp, lsl r1
    171c:	bd080103 	stflts	f0, [r8, #-12]
    1720:	04000000 	streq	r0, [r0], #-0
    1724:	00007f04 	andeq	r7, r0, r4, lsl #30
    1728:	00720500 	rsbseq	r0, r2, r0, lsl #10
    172c:	8a060000 	bhi	181734 <__bss_end__+0x1779ac>
    1730:	01000003 	tsteq	r0, r3
    1734:	00002504 	andeq	r2, r0, r4, lsl #10
    1738:	00879800 	addeq	r9, r7, r0, lsl #16
    173c:	00003400 	andeq	r3, r0, r0, lsl #8
    1740:	ab9c0100 	blge	fe701b48 <__bss_end__+0xfe6f7dc0>
    1744:	07000000 	streq	r0, [r0, -r0]
    1748:	04010070 	streq	r0, [r1], #-112	; 0x70
    174c:	00000079 	andeq	r0, r0, r9, ror r0
    1750:	00000bad 	andeq	r0, r0, sp, lsr #23
    1754:	00250800 	eoreq	r0, r5, r0, lsl #16
    1758:	00ba0000 	adcseq	r0, sl, r0
    175c:	25090000 	strcs	r0, [r9, #-0]
    1760:	00000000 	andeq	r0, r0, r0
    1764:	0003980a 	andeq	r9, r3, sl, lsl #16
    1768:	c51d0200 	ldrgt	r0, [sp, #-512]	; 0x200
    176c:	04000000 	streq	r0, [r0], #-0
    1770:	0000ab04 	andeq	sl, r0, r4, lsl #22
    1774:	00250800 	eoreq	r0, r5, r0, lsl #16
    1778:	00da0000 	sbcseq	r0, sl, r0
    177c:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
    1780:	00000000 	andeq	r0, r0, r0
    1784:	0003930b 	andeq	r9, r3, fp, lsl #6
    1788:	eb0c0100 	bl	301b90 <__bss_end__+0x2f7e08>
    178c:	05000000 	streq	r0, [r0, #-0]
    1790:	0095dc03 	addseq	sp, r5, r3, lsl #24
    1794:	cb040400 	blgt	10279c <__bss_end__+0xf8a14>
    1798:	00000000 	andeq	r0, r0, r0
    179c:	000000be 	strheq	r0, [r0], -lr
    17a0:	06100004 	ldreq	r0, [r0], -r4
    17a4:	01040000 	mrseq	r0, (UNDEF: 4)
    17a8:	00000029 	andeq	r0, r0, r9, lsr #32
    17ac:	0003a401 	andeq	sl, r3, r1, lsl #8
    17b0:	00033a00 	andeq	r3, r3, r0, lsl #20
    17b4:	0087cc00 	addeq	ip, r7, r0, lsl #24
    17b8:	00002000 	andeq	r2, r0, r0
    17bc:	0006b600 	andeq	fp, r6, r0, lsl #12
    17c0:	06010200 	streq	r0, [r1], -r0, lsl #4
    17c4:	000000b6 	strheq	r0, [r0], -r6
    17c8:	b4080102 	strlt	r0, [r8], #-258	; 0x102
    17cc:	02000000 	andeq	r0, r0, #0
    17d0:	01480502 	cmpeq	r8, r2, lsl #10
    17d4:	02020000 	andeq	r0, r2, #0
    17d8:	0000cf07 	andeq	ip, r0, r7, lsl #30
    17dc:	05040300 	streq	r0, [r4, #-768]	; 0x300
    17e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    17e4:	03070402 	movweq	r0, #29698	; 0x7402
    17e8:	02000001 	andeq	r0, r0, #1
    17ec:	01260508 	teqeq	r6, r8, lsl #10
    17f0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    17f4:	0000f907 	andeq	pc, r0, r7, lsl #18
    17f8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    17fc:	0000012b 	andeq	r0, r0, fp, lsr #2
    1800:	1d070402 	cfstrsne	mvf0, [r7, #-8]
    1804:	02000001 	andeq	r0, r0, #1
    1808:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    180c:	01020000 	mrseq	r0, (UNDEF: 2)
    1810:	0000bd08 	andeq	fp, r0, r8, lsl #26
    1814:	7f040400 	svcvc	0x00040400
    1818:	05000000 	streq	r0, [r0, #-0]
    181c:	00000072 	andeq	r0, r0, r2, ror r0
    1820:	00000e06 	andeq	r0, r0, r6, lsl #28
    1824:	48d40200 	ldmmi	r4, {r9}^
    1828:	07000000 	streq	r0, [r0, -r0]
    182c:	00000168 	andeq	r0, r0, r8, ror #2
    1830:	00842303 	addeq	r2, r4, r3, lsl #6
    1834:	87cc0000 	strbhi	r0, [ip, r0]
    1838:	00200000 	eoreq	r0, r0, r0
    183c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1840:	01007008 	tsteq	r0, r8
    1844:	00007903 	andeq	r7, r0, r3, lsl #18
    1848:	000bcb00 	andeq	ip, fp, r0, lsl #22
    184c:	65720900 	ldrbvs	r0, [r2, #-2304]!	; 0x900
    1850:	04010074 	streq	r0, [r1], #-116	; 0x74
    1854:	00000084 	andeq	r0, r0, r4, lsl #1
    1858:	00000bec 	andeq	r0, r0, ip, ror #23
    185c:	06540000 	ldrbeq	r0, [r4], -r0
    1860:	00040000 	andeq	r0, r4, r0
    1864:	0000068f 	andeq	r0, r0, pc, lsl #13
    1868:	00290104 	eoreq	r0, r9, r4, lsl #2
    186c:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    1870:	3a000003 	bcc	1884 <_start-0x677c>
    1874:	ec000003 	stc	0, cr0, [r0], {3}
    1878:	f0000087 			; <UNDEFINED> instruction: 0xf0000087
    187c:	ab000004 	blge	1894 <_start-0x676c>
    1880:	02000007 	andeq	r0, r0, #7
    1884:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1888:	04030074 	streq	r0, [r3], #-116	; 0x74
    188c:	00010307 	andeq	r0, r1, r7, lsl #6
    1890:	06010300 	streq	r0, [r1], -r0, lsl #6
    1894:	000000b6 	strheq	r0, [r0], -r6
    1898:	48050203 	stmdami	r5, {r0, r1, r9}
    189c:	03000001 	movweq	r0, #1
    18a0:	012b0504 	teqeq	fp, r4, lsl #10
    18a4:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    18a8:	00012605 	andeq	r2, r1, r5, lsl #12
    18ac:	08010300 	stmdaeq	r1, {r8, r9}
    18b0:	000000b4 	strheq	r0, [r0], -r4
    18b4:	cf070203 	svcgt	0x00070203
    18b8:	03000000 	movweq	r0, #0
    18bc:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    18c0:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    18c4:	0000f907 	andeq	pc, r0, r7, lsl #18
    18c8:	07040300 	streq	r0, [r4, -r0, lsl #6]
    18cc:	0000011d 	andeq	r0, r0, sp, lsl r1
    18d0:	04050404 	streq	r0, [r5], #-1028	; 0x404
    18d4:	0000007a 	andeq	r0, r0, sl, ror r0
    18d8:	bd080103 	stflts	f0, [r8, #-12]
    18dc:	05000000 	streq	r0, [r0, #-0]
    18e0:	00008704 	andeq	r8, r0, r4, lsl #14
    18e4:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    18e8:	81070000 	mrshi	r0, (UNDEF: 7)
    18ec:	02000002 	andeq	r0, r0, #2
    18f0:	00009728 	andeq	r9, r0, r8, lsr #14
    18f4:	02070800 	andeq	r0, r7, #0, 16
    18f8:	04040000 	streq	r0, [r4], #-0
    18fc:	0000ae00 	andeq	sl, r0, r0, lsl #28
    1900:	03020900 	movweq	r0, #10496	; 0x2900
    1904:	00720000 	rsbseq	r0, r2, r0
    1908:	00000000 	andeq	r0, r0, r0
    190c:	00020907 	andeq	r0, r2, r7, lsl #18
    1910:	8c620200 	sfmhi	f0, 2, [r2], #-0
    1914:	0a000000 	beq	191c <_start-0x66e4>
    1918:	000003c0 	andeq	r0, r0, r0, asr #7
    191c:	00252701 	eoreq	r2, r5, r1, lsl #14
    1920:	87ec0000 	strbhi	r0, [ip, r0]!
    1924:	00140000 	andseq	r0, r4, r0
    1928:	9c010000 	stcls	0, cr0, [r1], {-0}
    192c:	000000e0 	andeq	r0, r0, r0, ror #1
    1930:	0100630b 	tsteq	r0, fp, lsl #6
    1934:	00002527 	andeq	r2, r0, r7, lsr #10
    1938:	000c0b00 	andeq	r0, ip, r0, lsl #22
    193c:	700c0000 	andvc	r0, ip, r0
    1940:	01006461 	tsteq	r0, r1, ror #8
    1944:	0000742e 	andeq	r7, r0, lr, lsr #8
    1948:	00880000 	addeq	r0, r8, r0
    194c:	00002c00 	andeq	r2, r0, r0, lsl #24
    1950:	309c0100 	addscc	r0, ip, r0, lsl #2
    1954:	0b000001 	bleq	1960 <_start-0x66a0>
    1958:	2e010070 	mcrcs	0, 0, r0, cr1, cr0, {3}
    195c:	00000074 	andeq	r0, r0, r4, ror r0
    1960:	00000c39 	andeq	r0, r0, r9, lsr ip
    1964:	0003d00d 	andeq	sp, r3, sp
    1968:	742e0100 	strtvc	r0, [lr], #-256	; 0x100
    196c:	64000000 	strvs	r0, [r0], #-0
    1970:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    1974:	000003fe 	strdeq	r0, [r0], -lr
    1978:	00252e01 	eoreq	r2, r5, r1, lsl #28
    197c:	52010000 	andpl	r0, r1, #0
    1980:	6e656c0f 	cdpvs	12, 6, cr6, cr5, cr15, {0}
    1984:	252f0100 	strcs	r0, [pc, #-256]!	; 188c <_start-0x6774>
    1988:	01000000 	mrseq	r0, (UNDEF: 0)
    198c:	b80a0051 	stmdalt	sl, {r0, r4, r6}
    1990:	01000003 	tsteq	r0, r3
    1994:	00007437 	andeq	r7, r0, r7, lsr r4
    1998:	00882c00 	addeq	r2, r8, r0, lsl #24
    199c:	00004000 	andeq	r4, r0, r0
    19a0:	9c9c0100 	ldflss	f0, [ip], {0}
    19a4:	0b000001 	bleq	19b0 <_start-0x6650>
    19a8:	00747364 	rsbseq	r7, r4, r4, ror #6
    19ac:	00743701 	rsbseq	r3, r4, r1, lsl #14
    19b0:	0c850000 	stceq	0, cr0, [r5], {0}
    19b4:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
    19b8:	25370100 	ldrcs	r0, [r7, #-256]!	; 0x100
    19bc:	bd000000 	stclt	0, cr0, [r0, #-0]
    19c0:	0b00000c 	bleq	19f8 <_start-0x6608>
    19c4:	37010070 	smlsdxcc	r1, r0, r0, r0
    19c8:	00000074 	andeq	r0, r0, r4, ror r0
    19cc:	00000cde 	ldrdeq	r0, [r0], -lr
    19d0:	0004980d 	andeq	r9, r4, sp, lsl #16
    19d4:	74370100 	ldrtvc	r0, [r7], #-256	; 0x100
    19d8:	14000000 	strne	r0, [r0], #-0
    19dc:	1000000d 	andne	r0, r0, sp
    19e0:	006e656c 	rsbeq	r6, lr, ip, ror #10
    19e4:	00253901 	eoreq	r3, r5, r1, lsl #18
    19e8:	0d320000 	ldceq	0, cr0, [r2, #-0]
    19ec:	730f0000 	movwvc	r0, #61440	; 0xf000
    19f0:	743d0100 	ldrtvc	r0, [sp], #-256	; 0x100
    19f4:	01000000 	mrseq	r0, (UNDEF: 0)
    19f8:	0c0a0050 	stceq	0, cr0, [sl], {80}	; 0x50
    19fc:	01000004 	tsteq	r0, r4
    1a00:	00007447 	andeq	r7, r0, r7, asr #8
    1a04:	00886c00 	addeq	r6, r8, r0, lsl #24
    1a08:	00019800 	andeq	r9, r1, r0, lsl #16
    1a0c:	ca9c0100 	bgt	fe701e14 <__bss_end__+0xfe6f808c>
    1a10:	0d000002 	stceq	0, cr0, [r0, #-8]
    1a14:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a18:	002c4701 	eoreq	r4, ip, r1, lsl #14
    1a1c:	0d590000 	ldcleq	0, cr0, [r9, #-0]
    1a20:	640b0000 	strvs	r0, [fp], #-0
    1a24:	01007473 	tsteq	r0, r3, ror r4
    1a28:	00007447 	andeq	r7, r0, r7, asr #8
    1a2c:	000d8700 	andeq	r8, sp, r0, lsl #14
    1a30:	006e0b00 	rsbeq	r0, lr, r0, lsl #22
    1a34:	00254701 	eoreq	r4, r5, r1, lsl #14
    1a38:	0df50000 	ldcleq	0, cr0, [r5]
    1a3c:	760b0000 	strvc	r0, [fp], -r0
    1a40:	01006c61 	tsteq	r0, r1, ror #24
    1a44:	00002547 	andeq	r2, r0, r7, asr #10
    1a48:	000e2100 	andeq	r2, lr, r0, lsl #2
    1a4c:	03fe0d00 	mvnseq	r0, #0, 26
    1a50:	47010000 	strmi	r0, [r1, -r0]
    1a54:	00000025 	andeq	r0, r0, r5, lsr #32
    1a58:	00000eab 	andeq	r0, r0, fp, lsr #29
    1a5c:	0003d50e 	andeq	sp, r3, lr, lsl #10
    1a60:	25470100 	strbcs	r0, [r7, #-256]	; 0x100
    1a64:	02000000 	andeq	r0, r0, #0
    1a68:	620f0491 	andvs	r0, pc, #-1862270976	; 0x91000000
    1a6c:	01006675 	tsteq	r0, r5, ror r6
    1a70:	0002ca4c 	andeq	ip, r2, ip, asr #20
    1a74:	a8910300 	ldmge	r1, {r8, r9}
    1a78:	0070107f 	rsbseq	r1, r0, pc, ror r0
    1a7c:	00744c01 	rsbseq	r4, r4, r1, lsl #24
    1a80:	0ed50000 	cdpeq	0, 13, cr0, cr5, cr0, {0}
    1a84:	75100000 	ldrvc	r0, [r0, #-0]
    1a88:	2c4d0100 	stfcse	f0, [sp], {-0}
    1a8c:	7a000000 	bvc	1a94 <_start-0x656c>
    1a90:	1100000f 	tstne	r0, pc
    1a94:	000000ec 	andeq	r0, r0, ip, ror #1
    1a98:	000002ea 	andeq	r0, r0, sl, ror #5
    1a9c:	98740305 	ldmdals	r4!, {r0, r2, r8, r9}^
    1aa0:	d8120000 	ldmdale	r2, {}	; <UNPREDICTABLE>
    1aa4:	74000088 	strvc	r0, [r0], #-136	; 0x88
    1aa8:	61000000 	mrsvs	r0, (UNDEF: 0)
    1aac:	13000002 	movwne	r0, #2
    1ab0:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
    1ab4:	002c5201 	eoreq	r5, ip, r1, lsl #4
    1ab8:	108a0000 	addne	r0, sl, r0
    1abc:	14000000 	strne	r0, [r0], #-0
    1ac0:	000089bc 			; <UNDEFINED> instruction: 0x000089bc
    1ac4:	0000063a 	andeq	r0, r0, sl, lsr r6
    1ac8:	00000290 	muleq	r0, r0, r2
    1acc:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
    1ad0:	01157508 	tsteq	r5, r8, lsl #10
    1ad4:	74030552 	strvc	r0, [r3], #-1362	; 0x552
    1ad8:	15000098 	strne	r0, [r0, #-152]	; 0x98
    1adc:	03055101 	movweq	r5, #20737	; 0x5101
    1ae0:	000098ac 	andeq	r9, r0, ip, lsr #17
    1ae4:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    1ae8:	00989803 	addseq	r9, r8, r3, lsl #16
    1aec:	c0160000 	andsgt	r0, r6, r0
    1af0:	50000089 	andpl	r0, r0, r9, lsl #1
    1af4:	14000006 	strne	r0, [r0], #-6
    1af8:	000089cc 	andeq	r8, r0, ip, asr #19
    1afc:	000000e0 	andeq	r0, r0, r0, ror #1
    1b00:	000002ad 	andeq	r0, r0, sp, lsr #5
    1b04:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    1b08:	1700007d 	smlsdxne	r0, sp, r0, r0
    1b0c:	000089e0 	andeq	r8, r0, r0, ror #19
    1b10:	00000130 	andeq	r0, r0, r0, lsr r1
    1b14:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
    1b18:	0115007d 	tsteq	r5, sp, ror r0
    1b1c:	00740251 	rsbseq	r0, r4, r1, asr r2
    1b20:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    1b24:	00000075 	andeq	r0, r0, r5, ror r0
    1b28:	00007a18 	andeq	r7, r0, r8, lsl sl
    1b2c:	0002da00 	andeq	sp, r2, r0, lsl #20
    1b30:	006b1900 	rsbeq	r1, fp, r0, lsl #18
    1b34:	003f0000 	eorseq	r0, pc, r0
    1b38:	00007a18 	andeq	r7, r0, r8, lsl sl
    1b3c:	0002ea00 	andeq	lr, r2, r0, lsl #20
    1b40:	006b1900 	rsbeq	r1, fp, r0, lsl #18
    1b44:	00040000 	andeq	r0, r4, r0
    1b48:	0002da06 	andeq	sp, r2, r6, lsl #20
    1b4c:	03ef1a00 	mvneq	r1, #0, 20
    1b50:	1f010000 	svcne	0x00010000
    1b54:	00008a04 	andeq	r8, r0, r4, lsl #20
    1b58:	00000050 	andeq	r0, r0, r0, asr r0
    1b5c:	036a9c01 	cmneq	sl, #256	; 0x100
    1b60:	040d0000 	streq	r0, [sp], #-0
    1b64:	01000004 	tsteq	r0, r4
    1b68:	0003791f 	andeq	r7, r3, pc, lsl r9
    1b6c:	0010b600 	andseq	fp, r0, r0, lsl #12
    1b70:	03c80d00 	biceq	r0, r8, #0, 26
    1b74:	1f010000 	svcne	0x00010000
    1b78:	0000038e 	andeq	r0, r0, lr, lsl #7
    1b7c:	000010e2 	andeq	r1, r0, r2, ror #1
    1b80:	0000ec11 	andeq	lr, r0, r1, lsl ip
    1b84:	0003a400 	andeq	sl, r3, r0, lsl #8
    1b88:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
    1b8c:	14000098 	strne	r0, [r0], #-152	; 0x98
    1b90:	00008a24 	andeq	r8, r0, r4, lsr #20
    1b94:	0000063a 	andeq	r0, r0, sl, lsr r6
    1b98:	00000360 	andeq	r0, r0, r0, ror #6
    1b9c:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
    1ba0:	01152008 	tsteq	r5, r8
    1ba4:	7c030552 	cfstr32vc	mvfx0, [r3], {82}	; 0x52
    1ba8:	15000098 	strne	r0, [r0, #-152]	; 0x98
    1bac:	03055101 	movweq	r5, #20737	; 0x5101
    1bb0:	000098ac 	andeq	r9, r0, ip, lsr #17
    1bb4:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    1bb8:	0098e403 	addseq	lr, r8, r3, lsl #8
    1bbc:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
    1bc0:	5000008a 	andpl	r0, r0, sl, lsl #1
    1bc4:	00000006 	andeq	r0, r0, r6
    1bc8:	0000251b 	andeq	r2, r0, fp, lsl r5
    1bcc:	00037900 	andeq	r7, r3, r0, lsl #18
    1bd0:	00251c00 	eoreq	r1, r5, r0, lsl #24
    1bd4:	05000000 	streq	r0, [r0, #-0]
    1bd8:	00036a04 	andeq	r6, r3, r4, lsl #20
    1bdc:	00251b00 	eoreq	r1, r5, r0, lsl #22
    1be0:	038e0000 	orreq	r0, lr, #0
    1be4:	811c0000 	tsthi	ip, r0
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	037f0405 	cmneq	pc, #83886080	; 0x5000000
    1bf0:	7a180000 	bvc	601bf8 <__bss_end__+0x5f7e70>
    1bf4:	a4000000 	strge	r0, [r0], #-0
    1bf8:	19000003 	stmdbne	r0, {r0, r1}
    1bfc:	0000006b 	andeq	r0, r0, fp, rrx
    1c00:	9406000e 	strls	r0, [r6], #-14
    1c04:	1d000003 	stcne	0, cr0, [r0, #-12]
    1c08:	0000025b 	andeq	r0, r0, fp, asr r2
    1c0c:	00257d01 	eoreq	r7, r5, r1, lsl #26
    1c10:	8a540000 	bhi	1501c18 <__bss_end__+0x14f7e90>
    1c14:	02880000 	addeq	r0, r8, #0
    1c18:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c1c:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1c20:	6675620b 	ldrbtvs	r6, [r5], -fp, lsl #4
    1c24:	747d0100 	ldrbtvc	r0, [sp], #-256	; 0x100
    1c28:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1c2c:	0b000011 	bleq	1c78 <_start-0x6388>
    1c30:	7d01006e 	stcvc	0, cr0, [r1, #-440]	; 0xfffffe48
    1c34:	00000025 	andeq	r0, r0, r5, lsr #32
    1c38:	0000113a 	andeq	r1, r0, sl, lsr r1
    1c3c:	746d660b 	strbtvc	r6, [sp], #-1547	; 0x60b
    1c40:	817d0100 	cmnhi	sp, r0, lsl #2
    1c44:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1c48:	0d000011 	stceq	0, cr0, [r0, #-68]	; 0xffffffbc
    1c4c:	00000327 	andeq	r0, r0, r7, lsr #6
    1c50:	00ae7d01 	adceq	r7, lr, r1, lsl #26
    1c54:	119c0000 	orrsne	r0, ip, r0
    1c58:	70100000 	andsvc	r0, r0, r0
    1c5c:	747e0100 	ldrbtvc	r0, [lr], #-256	; 0x100
    1c60:	af000000 	svcge	0x00000000
    1c64:	10000011 	andne	r0, r0, r1, lsl r0
    1c68:	7e010065 	cdpvc	0, 0, cr0, cr1, cr5, {3}
    1c6c:	00000074 	andeq	r0, r0, r4, ror r0
    1c70:	0000122d 	andeq	r1, r0, sp, lsr #4
    1c74:	0000ec11 	andeq	lr, r0, r1, lsl ip
    1c78:	00060f00 	andeq	r0, r6, r0, lsl #30
    1c7c:	8c030500 	cfstr32hi	mvfx0, [r3], {-0}
    1c80:	1e000098 	mcrne	0, 0, r0, cr0, cr8, {4}
    1c84:	00008aa8 	andeq	r8, r0, r8, lsr #21
    1c88:	000001f4 	strdeq	r0, [r0], -r4
    1c8c:	01007310 	tsteq	r0, r0, lsl r3
    1c90:	0000748b 	andeq	r7, r0, fp, lsl #9
    1c94:	00125400 	andseq	r5, r2, r0, lsl #8
    1c98:	756e0f00 	strbvc	r0, [lr, #-3840]!	; 0xf00
    1c9c:	8b01006d 	blhi	41e58 <__bss_end__+0x380d0>
    1ca0:	00000614 	andeq	r0, r0, r4, lsl r6
    1ca4:	7ed89103 	atnvce	f1, f3
    1ca8:	0003fe13 	andeq	pc, r3, r3, lsl lr	; <UNPREDICTABLE>
    1cac:	2c8c0100 	stfcss	f0, [ip], {0}
    1cb0:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    1cb4:	14000012 	strne	r0, [r0], #-18
    1cb8:	00008ad8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    1cbc:	000000b9 	strheq	r0, [r0], -r9
    1cc0:	0000046d 	andeq	r0, r0, sp, ror #8
    1cc4:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    1cc8:	14000075 	strne	r0, [r0], #-117	; 0x75
    1ccc:	00008afc 	strdeq	r8, [r0], -ip
    1cd0:	0000063a 	andeq	r0, r0, sl, lsr r6
    1cd4:	0000049c 	muleq	r0, ip, r4
    1cd8:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
    1cdc:	01159208 	tsteq	r5, r8, lsl #4
    1ce0:	8c030552 	cfstr32hi	mvfx0, [r3], {82}	; 0x52
    1ce4:	15000098 	strne	r0, [r0, #-152]	; 0x98
    1ce8:	03055101 	movweq	r5, #20737	; 0x5101
    1cec:	000098ac 	andeq	r9, r0, ip, lsr #17
    1cf0:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    1cf4:	0098fc03 	addseq	pc, r8, r3, lsl #24
    1cf8:	00160000 	andseq	r0, r6, r0
    1cfc:	5000008b 	andpl	r0, r0, fp, lsl #1
    1d00:	14000006 	strne	r0, [r0], #-6
    1d04:	00008b80 	andeq	r8, r0, r0, lsl #23
    1d08:	0000063a 	andeq	r0, r0, sl, lsr r6
    1d0c:	000004d4 	ldrdeq	r0, [r0], -r4
    1d10:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
    1d14:	01159808 	tsteq	r5, r8, lsl #16
    1d18:	8c030552 	cfstr32hi	mvfx0, [r3], {82}	; 0x52
    1d1c:	15000098 	strne	r0, [r0, #-152]	; 0x98
    1d20:	03055101 	movweq	r5, #20737	; 0x5101
    1d24:	000098ac 	andeq	r9, r0, ip, lsr #17
    1d28:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    1d2c:	00991803 	addseq	r1, r9, r3, lsl #16
    1d30:	84160000 	ldrhi	r0, [r6], #-0
    1d34:	5000008b 	andpl	r0, r0, fp, lsl #1
    1d38:	14000006 	strne	r0, [r0], #-6
    1d3c:	00008ba8 	andeq	r8, r0, r8, lsr #23
    1d40:	0000019c 	muleq	r0, ip, r1
    1d44:	0000050a 	andeq	r0, r0, sl, lsl #10
    1d48:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
    1d4c:	01158008 	tsteq	r5, r8
    1d50:	d0910351 	addsle	r0, r1, r1, asr r3
    1d54:	5001157e 	andpl	r1, r1, lr, ror r5
    1d58:	02153a01 	andseq	r3, r5, #4096	; 0x1000
    1d5c:	3101047d 	tstcc	r1, sp, ror r4
    1d60:	007d0215 	rsbseq	r0, sp, r5, lsl r2
    1d64:	00007702 	andeq	r7, r0, r2, lsl #14
    1d68:	008bd014 	addeq	sp, fp, r4, lsl r0
    1d6c:	00019c00 	andeq	r9, r1, r0, lsl #24
    1d70:	00053700 	andeq	r3, r5, r0, lsl #14
    1d74:	52011500 	andpl	r1, r1, #0, 10
    1d78:	15800802 	strne	r0, [r0, #2050]	; 0x802
    1d7c:	91035101 	tstls	r3, r1, lsl #2
    1d80:	01157ed0 			; <UNDEFINED> instruction: 0x01157ed0
    1d84:	153a0150 	ldrne	r0, [sl, #-336]!	; 0x150
    1d88:	01047d02 	tsteq	r4, r2, lsl #26
    1d8c:	7d021530 	cfstr32vc	mvfx1, [r2, #-192]	; 0xffffff40
    1d90:	00770200 	rsbseq	r0, r7, r0, lsl #4
    1d94:	8bf81400 	blhi	ffe06d9c <__bss_end__+0xffdfd014>
    1d98:	019c0000 	orrseq	r0, ip, r0
    1d9c:	05640000 	strbeq	r0, [r4, #-0]!
    1da0:	01150000 	tsteq	r5, r0
    1da4:	80080252 	andhi	r0, r8, r2, asr r2
    1da8:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    1dac:	157ed091 	ldrbne	sp, [lr, #-145]!	; 0x91
    1db0:	40015001 	andmi	r5, r1, r1
    1db4:	047d0215 	ldrbteq	r0, [sp], #-533	; 0x215
    1db8:	02153001 	andseq	r3, r5, #1
    1dbc:	7702007d 	smlsdxvc	r2, sp, r0, r0
    1dc0:	20140000 	andscs	r0, r4, r0
    1dc4:	9c00008c 	stcls	0, cr0, [r0], {140}	; 0x8c
    1dc8:	91000001 	tstls	r0, r1
    1dcc:	15000005 	strne	r0, [r0, #-5]
    1dd0:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    1dd4:	51011580 	smlabbpl	r1, r0, r5, r1
    1dd8:	7ed09103 	atnvcs	f1, f3
    1ddc:	01500115 	cmpeq	r0, r5, lsl r1
    1de0:	7d021532 	cfstr32vc	mvfx1, [r2, #-200]	; 0xffffff38
    1de4:	15300104 	ldrne	r0, [r0, #-260]!	; 0x104
    1de8:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    1dec:	14000077 	strne	r0, [r0], #-119	; 0x77
    1df0:	00008c54 	andeq	r8, r0, r4, asr ip
    1df4:	0000019c 	muleq	r0, ip, r1
    1df8:	000005be 			; <UNDEFINED> instruction: 0x000005be
    1dfc:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
    1e00:	01158008 	tsteq	r5, r8
    1e04:	d0910351 	addsle	r0, r1, r1, asr r3
    1e08:	5001157e 	andpl	r1, r1, lr, ror r5
    1e0c:	02153801 	andseq	r3, r5, #65536	; 0x10000
    1e10:	3001047d 	andcc	r0, r1, sp, ror r4
    1e14:	007d0215 	rsbseq	r0, sp, r5, lsl r2
    1e18:	00007702 	andeq	r7, r0, r2, lsl #14
    1e1c:	008c7014 	addeq	r7, ip, r4, lsl r0
    1e20:	00063a00 	andeq	r3, r6, r0, lsl #20
    1e24:	0005f400 	andeq	pc, r5, r0, lsl #8
    1e28:	53011500 	movwpl	r1, #5376	; 0x1500
    1e2c:	15b90802 	ldrne	r0, [r9, #2050]!	; 0x802
    1e30:	03055201 	movweq	r5, #20993	; 0x5201
    1e34:	0000988c 	andeq	r9, r0, ip, lsl #17
    1e38:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    1e3c:	0098ac03 	addseq	sl, r8, r3, lsl #24
    1e40:	50011500 	andpl	r1, r1, r0, lsl #10
    1e44:	99400305 	stmdbls	r0, {r0, r2, r8, r9}^
    1e48:	02150000 	andseq	r0, r5, #0
    1e4c:	7902007d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6}
    1e50:	74160000 	ldrvc	r0, [r6], #-0
    1e54:	5000008c 	andpl	r0, r0, ip, lsl #1
    1e58:	00000006 	andeq	r0, r0, r6
    1e5c:	007a1800 	rsbseq	r1, sl, r0, lsl #16
    1e60:	060f0000 	streq	r0, [pc], -r0
    1e64:	6b190000 	blvs	641e6c <__bss_end__+0x6380e4>
    1e68:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1e6c:	05ff0600 	ldrbeq	r0, [pc, #1536]!	; 2474 <_start-0x5b8c>
    1e70:	7a180000 	bvc	601e78 <__bss_end__+0x5f80f0>
    1e74:	24000000 	strcs	r0, [r0], #-0
    1e78:	19000006 	stmdbne	r0, {r1, r2}
    1e7c:	0000006b 	andeq	r0, r0, fp, rrx
    1e80:	981f007f 	ldmdals	pc, {r0, r1, r2, r3, r4, r5, r6}	; <UNPREDICTABLE>
    1e84:	03000003 	movweq	r0, #3
    1e88:	0003791d 	andeq	r7, r3, sp, lsl r9
    1e8c:	03931f00 	orrseq	r1, r3, #0, 30
    1e90:	20030000 	andcs	r0, r3, r0
    1e94:	0000038e 	andeq	r0, r0, lr, lsl #7
    1e98:	00025e20 	andeq	r5, r2, r0, lsr #28
    1e9c:	25270300 	strcs	r0, [r7, #-768]!	; 0x300
    1ea0:	50000000 	andpl	r0, r0, r0
    1ea4:	1c000006 	stcne	0, cr0, [r0], {6}
    1ea8:	00000081 	andeq	r0, r0, r1, lsl #1
    1eac:	c2220021 	eorgt	r0, r2, #33	; 0x21
    1eb0:	03000000 	movweq	r0, #0
    1eb4:	00b80063 	adcseq	r0, r8, r3, rrx
    1eb8:	00040000 	andeq	r0, r4, r0
    1ebc:	0000086d 	andeq	r0, r0, sp, ror #16
    1ec0:	00290104 	eoreq	r0, r9, r4, lsl #2
    1ec4:	1f010000 	svcne	0x00010000
    1ec8:	3a000004 	bcc	1ee0 <_start-0x6120>
    1ecc:	dc000003 	stcle	0, cr0, [r0], {3}
    1ed0:	2000008c 	andcs	r0, r0, ip, lsl #1
    1ed4:	8b000000 	blhi	1edc <_start-0x6124>
    1ed8:	02000009 	andeq	r0, r0, #9
    1edc:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1ee0:	04030074 	streq	r0, [r3], #-116	; 0x74
    1ee4:	00010307 	andeq	r0, r1, r7, lsl #6
    1ee8:	06010300 	streq	r0, [r1], -r0, lsl #6
    1eec:	000000b6 	strheq	r0, [r0], -r6
    1ef0:	48050203 	stmdami	r5, {r0, r1, r9}
    1ef4:	03000001 	movweq	r0, #1
    1ef8:	012b0504 	teqeq	fp, r4, lsl #10
    1efc:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1f00:	00012605 	andeq	r2, r1, r5, lsl #12
    1f04:	08010300 	stmdaeq	r1, {r8, r9}
    1f08:	000000b4 	strheq	r0, [r0], -r4
    1f0c:	cf070203 	svcgt	0x00070203
    1f10:	03000000 	movweq	r0, #0
    1f14:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    1f18:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1f1c:	0000f907 	andeq	pc, r0, r7, lsl #18
    1f20:	07040300 	streq	r0, [r4, -r0, lsl #6]
    1f24:	0000011d 	andeq	r0, r0, sp, lsl r1
    1f28:	bd080103 	stflts	f0, [r8, #-12]
    1f2c:	04000000 	streq	r0, [r0], #-0
    1f30:	00000152 	andeq	r0, r0, r2, asr r1
    1f34:	8cdc0301 	ldclhi	3, cr0, [ip], {1}
    1f38:	00100000 	andseq	r0, r0, r0
    1f3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f40:	0000009c 	muleq	r0, ip, r0
    1f44:	01007205 	tsteq	r0, r5, lsl #4
    1f48:	00002c04 	andeq	r2, r0, r4, lsl #24
    1f4c:	0012d300 	andseq	sp, r2, r0, lsl #6
    1f50:	11060000 	mrsne	r0, (UNDEF: 6)
    1f54:	01000004 	tsteq	r0, r4
    1f58:	008cec0c 	addeq	lr, ip, ip, lsl #24
    1f5c:	00001000 	andeq	r1, r0, r0
    1f60:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    1f64:	0d010072 	stceq	0, cr0, [r1, #-456]	; 0xfffffe38
    1f68:	0000002c 	andeq	r0, r0, ip, lsr #32
    1f6c:	000012f7 	strdeq	r1, [r0], -r7
    1f70:	00ff0000 	rscseq	r0, pc, r0
    1f74:	00040000 	andeq	r0, r4, r0
    1f78:	000008d8 	ldrdeq	r0, [r0], -r8
    1f7c:	00290104 	eoreq	r0, r9, r4, lsl #2
    1f80:	3d010000 	stccc	0, cr0, [r1, #-0]
    1f84:	3a000004 	bcc	1f9c <_start-0x6064>
    1f88:	fc000003 	stc2	0, cr0, [r0], {3}
    1f8c:	2800008c 	stmdacs	r0, {r2, r3, r7}
    1f90:	d2000000 	andle	r0, r0, #0
    1f94:	02000009 	andeq	r0, r0, #9
    1f98:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1f9c:	04030074 	streq	r0, [r3], #-116	; 0x74
    1fa0:	00010307 	andeq	r0, r1, r7, lsl #6
    1fa4:	06010300 	streq	r0, [r1], -r0, lsl #6
    1fa8:	000000b6 	strheq	r0, [r0], -r6
    1fac:	48050203 	stmdami	r5, {r0, r1, r9}
    1fb0:	03000001 	movweq	r0, #1
    1fb4:	012b0504 	teqeq	fp, r4, lsl #10
    1fb8:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1fbc:	00012605 	andeq	r2, r1, r5, lsl #12
    1fc0:	08010300 	stmdaeq	r1, {r8, r9}
    1fc4:	000000b4 	strheq	r0, [r0], -r4
    1fc8:	cf070203 	svcgt	0x00070203
    1fcc:	03000000 	movweq	r0, #0
    1fd0:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    1fd4:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1fd8:	0000f907 	andeq	pc, r0, r7, lsl #18
    1fdc:	07040300 	streq	r0, [r4, -r0, lsl #6]
    1fe0:	0000011d 	andeq	r0, r0, sp, lsl r1
    1fe4:	bd080103 	stflts	f0, [r8, #-12]
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	00007f04 	andeq	r7, r0, r4, lsl #30
    1ff0:	00720500 	rsbseq	r0, r2, r0, lsl #10
    1ff4:	c2060000 	andgt	r0, r6, #0
    1ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    1ffc:	008cfc04 	addeq	pc, ip, r4, lsl #24
    2000:	00002800 	andeq	r2, r0, r0, lsl #16
    2004:	ca9c0100 	bgt	fe70240c <__bss_end__+0xfe6f8684>
    2008:	07000000 	streq	r0, [r0, -r0]
    200c:	00008d10 	andeq	r8, r0, r0, lsl sp
    2010:	000000ac 	andeq	r0, r0, ip, lsr #1
    2014:	05500108 	ldrbeq	r0, [r0, #-264]	; 0x108
    2018:	00997803 	addseq	r7, r9, r3, lsl #16
    201c:	18090000 	stmdane	r9, {}	; <UNPREDICTABLE>
    2020:	ea00008d 	b	225c <_start-0x5da4>
    2024:	c0000000 	andgt	r0, r0, r0
    2028:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    202c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    2030:	1c0a0064 	stcne	0, cr0, [sl], {100}	; 0x64
    2034:	fb00008d 	blx	2272 <_start-0x5d8e>
    2038:	00000000 	andeq	r0, r0, r0
    203c:	0000250b 	andeq	r2, r0, fp, lsl #10
    2040:	0000d900 	andeq	sp, r0, r0, lsl #18
    2044:	00790c00 	rsbseq	r0, r9, r0, lsl #24
    2048:	0d000000 	stceq	0, cr0, [r0, #-0]
    204c:	00000393 	muleq	r0, r3, r3
    2050:	00e42002 	rsceq	r2, r4, r2
    2054:	04040000 	streq	r0, [r4], #-0
    2058:	000000ca 	andeq	r0, r0, sl, asr #1
    205c:	0004570e 	andeq	r5, r4, lr, lsl #14
    2060:	fb4d0200 	blx	134286a <__bss_end__+0x1338ae2>
    2064:	0c000000 	stceq	0, cr0, [r0], {-0}
    2068:	0000002c 	andeq	r0, r0, ip, lsr #32
    206c:	04320f00 	ldrteq	r0, [r2], #-3840	; 0xf00
    2070:	60020000 	andvs	r0, r2, r0
    2074:	00010b00 	andeq	r0, r1, r0, lsl #22
    2078:	a2000400 	andge	r0, r0, #0, 8
    207c:	04000009 	streq	r0, [r0], #-9
    2080:	00002901 	andeq	r2, r0, r1, lsl #18
    2084:	04600100 	strbteq	r0, [r0], #-256	; 0x100
    2088:	033a0000 	teqeq	sl, #0
    208c:	8d240000 	stchi	0, cr0, [r4, #-0]
    2090:	00340000 	eorseq	r0, r4, r0
    2094:	0a690000 	beq	1a4209c <__bss_end__+0x1a38314>
    2098:	04020000 	streq	r0, [r2], #-0
    209c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    20a0:	07040300 	streq	r0, [r4, -r0, lsl #6]
    20a4:	00000103 	andeq	r0, r0, r3, lsl #2
    20a8:	b6060103 	strlt	r0, [r6], -r3, lsl #2
    20ac:	03000000 	movweq	r0, #0
    20b0:	01480502 	cmpeq	r8, r2, lsl #10
    20b4:	04030000 	streq	r0, [r3], #-0
    20b8:	00012b05 	andeq	r2, r1, r5, lsl #22
    20bc:	05080300 	streq	r0, [r8, #-768]	; 0x300
    20c0:	00000126 	andeq	r0, r0, r6, lsr #2
    20c4:	b4080103 	strlt	r0, [r8], #-259	; 0x103
    20c8:	03000000 	movweq	r0, #0
    20cc:	00cf0702 	sbceq	r0, pc, r2, lsl #14
    20d0:	04030000 	streq	r0, [r3], #-0
    20d4:	0000fe07 	andeq	pc, r0, r7, lsl #28
    20d8:	07080300 	streq	r0, [r8, -r0, lsl #6]
    20dc:	000000f9 	strdeq	r0, [r0], -r9
    20e0:	1d070403 	cfstrsne	mvf0, [r7, #-12]
    20e4:	03000001 	movweq	r0, #1
    20e8:	00bd0801 	adcseq	r0, sp, r1, lsl #16
    20ec:	96040000 	strls	r0, [r4], -r0
    20f0:	01000004 	tsteq	r0, r4
    20f4:	008d2403 	addeq	r2, sp, r3, lsl #8
    20f8:	00003400 	andeq	r3, r0, r0, lsl #8
    20fc:	de9c0100 	fmllee	f0, f4, f0
    2100:	05000000 	streq	r0, [r0, #-0]
    2104:	00000474 	andeq	r0, r0, r4, ror r4
    2108:	00250401 	eoreq	r0, r5, r1, lsl #8
    210c:	82050000 	andhi	r0, r5, #0
    2110:	01000004 	tsteq	r0, r4
    2114:	00002504 	andeq	r2, r0, r4, lsl #10
    2118:	00800600 	addeq	r0, r0, r0, lsl #12
    211c:	05010000 	streq	r0, [r1, #-0]
    2120:	000000b1 	strheq	r0, [r0], -r1
    2124:	62080007 	andvs	r0, r8, #7
    2128:	01007373 	tsteq	r0, r3, ror r3
    212c:	0000de07 	andeq	sp, r0, r7, lsl #28
    2130:	00131b00 	andseq	r1, r3, r0, lsl #22
    2134:	048e0900 	streq	r0, [lr], #2304	; 0x900
    2138:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    213c:	000000de 	ldrdeq	r0, [r0], -lr
    2140:	008d4c0a 	addeq	r4, sp, sl, lsl #24
    2144:	0000fa00 	andeq	pc, r0, r0, lsl #20
    2148:	8d500a00 	vldrhi	s1, [r0, #-0]
    214c:	01070000 	mrseq	r0, (UNDEF: 7)
    2150:	0b000000 	bleq	2158 <_start-0x5ea8>
    2154:	00002504 	andeq	r2, r0, r4, lsl #10
    2158:	04740500 	ldrbteq	r0, [r4], #-1280	; 0x500
    215c:	04010000 	streq	r0, [r1], #-0
    2160:	00000025 	andeq	r0, r0, r5, lsr #32
    2164:	00048205 	andeq	r8, r4, r5, lsl #4
    2168:	25040100 	strcs	r0, [r4, #-256]	; 0x100
    216c:	06000000 	streq	r0, [r0], -r0
    2170:	00000080 	andeq	r0, r0, r0, lsl #1
    2174:	01070501 	tsteq	r7, r1, lsl #10
    2178:	00070000 	andeq	r0, r7, r0
    217c:	0004320c 	andeq	r3, r4, ip, lsl #4
    2180:	00600200 	rsbeq	r0, r0, r0, lsl #4
    2184:	000001ad 	andeq	r0, r0, sp, lsr #3
    2188:	0a4c0004 	beq	13021a0 <__bss_end__+0x12f8418>
    218c:	01040000 	mrseq	r0, (UNDEF: 4)
    2190:	00000029 	andeq	r0, r0, r9, lsr #32
    2194:	0004b801 	andeq	fp, r4, r1, lsl #16
    2198:	00033a00 	andeq	r3, r3, r0, lsl #20
    219c:	00001800 	andeq	r1, r0, r0, lsl #16
    21a0:	00000000 	andeq	r0, r0, r0
    21a4:	000b0300 	andeq	r0, fp, r0, lsl #6
    21a8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    21ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
    21b0:	03070403 	movweq	r0, #29699	; 0x7403
    21b4:	03000001 	movweq	r0, #1
    21b8:	00b60601 	adcseq	r0, r6, r1, lsl #12
    21bc:	02030000 	andeq	r0, r3, #0
    21c0:	00014805 	andeq	r4, r1, r5, lsl #16
    21c4:	05040300 	streq	r0, [r4, #-768]	; 0x300
    21c8:	0000012b 	andeq	r0, r0, fp, lsr #2
    21cc:	26050803 	strcs	r0, [r5], -r3, lsl #16
    21d0:	03000001 	movweq	r0, #1
    21d4:	00b40801 	adcseq	r0, r4, r1, lsl #16
    21d8:	02030000 	andeq	r0, r3, #0
    21dc:	0000cf07 	andeq	ip, r0, r7, lsl #30
    21e0:	07040300 	streq	r0, [r4, -r0, lsl #6]
    21e4:	000000fe 	strdeq	r0, [r0], -lr
    21e8:	f9070803 			; <UNDEFINED> instruction: 0xf9070803
    21ec:	03000000 	movweq	r0, #0
    21f0:	011d0704 	tsteq	sp, r4, lsl #14
    21f4:	01030000 	mrseq	r0, (UNDEF: 3)
    21f8:	0000bd08 	andeq	fp, r0, r8, lsl #26
    21fc:	049e0400 	ldreq	r0, [lr], #1024	; 0x400
    2200:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    2204:	00000025 	andeq	r0, r0, r5, lsr #32
    2208:	00008d58 	andeq	r8, r0, r8, asr sp
    220c:	00000018 	andeq	r0, r0, r8, lsl r0
    2210:	00a29c01 	adceq	r9, r2, r1, lsl #24
    2214:	0a050000 	beq	14221c <__bss_end__+0x138494>
    2218:	01000005 	tsteq	r0, r5
    221c:	00002c0f 	andeq	r2, r0, pc, lsl #24
    2220:	00133b00 	andseq	r3, r3, r0, lsl #22
    2224:	ed060000 	stc	0, cr0, [r6, #-0]
    2228:	01000004 	tsteq	r0, r4
    222c:	008d7017 	addeq	r7, sp, r7, lsl r0
    2230:	00001400 	andeq	r1, r0, r0, lsl #8
    2234:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
    2238:	05000000 	streq	r0, [r0, #-0]
    223c:	0000050a 	andeq	r0, r0, sl, lsl #10
    2240:	002c1801 	eoreq	r1, ip, r1, lsl #16
    2244:	135a0000 	cmpne	sl, #0
    2248:	06000000 	streq	r0, [r0], -r0
    224c:	00000432 	andeq	r0, r0, r2, lsr r4
    2250:	8d841f01 	stchi	15, cr1, [r4, #4]
    2254:	00480000 	subeq	r0, r8, r0
    2258:	9c010000 	stcls	0, cr0, [r1], {-0}
    225c:	00000177 	andeq	r0, r0, r7, ror r1
    2260:	00050207 	andeq	r0, r5, r7, lsl #4
    2264:	772a0100 	strvc	r0, [sl, -r0, lsl #2]!
    2268:	1c000001 	stcne	0, cr0, [r0], {1}
    226c:	07201000 	streq	r1, [r0, -r0]!
    2270:	000004e5 	andeq	r0, r0, r5, ror #9
    2274:	01772b01 	cmneq	r7, r1, lsl #22
    2278:	00240000 	eoreq	r0, r4, r0
    227c:	ac072010 	stcge	0, cr2, [r7], {16}
    2280:	01000004 	tsteq	r0, r4
    2284:	0001772c 	andeq	r7, r1, ip, lsr #14
    2288:	00000000 	andeq	r0, r0, r0
    228c:	04cc085a 	strbeq	r0, [ip], #2138	; 0x85a
    2290:	2d010000 	stccs	0, cr0, [r1, #-0]
    2294:	00000177 	andeq	r0, r0, r7, ror r1
    2298:	8d8c0920 	stchi	9, cr0, [ip, #128]	; 0x80
    229c:	00790000 	rsbseq	r0, r9, r0
    22a0:	98090000 	stmdals	r9, {}	; <UNPREDICTABLE>
    22a4:	a200008d 	andge	r0, r0, #141	; 0x8d
    22a8:	0a000000 	beq	22b0 <_start-0x5d50>
    22ac:	00008da0 	andeq	r8, r0, r0, lsr #27
    22b0:	0000018d 	andeq	r0, r0, sp, lsl #3
    22b4:	0000013a 	andeq	r0, r0, sl, lsr r1
    22b8:	0150010b 	cmpeq	r0, fp, lsl #2
    22bc:	ac0a004e 	stcge	0, cr0, [sl], {78}	; 0x4e
    22c0:	9e00008d 	cdpls	0, 0, cr0, cr0, cr13, {4}
    22c4:	5a000001 	bpl	22d0 <_start-0x5d30>
    22c8:	0b000001 	bleq	22d4 <_start-0x5d2c>
    22cc:	0c055101 	stfeqs	f5, [r5], {1}
    22d0:	5a000001 	bpl	22dc <_start-0x5d24>
    22d4:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0x10b
    22d8:	1000240c 	andne	r2, r0, ip, lsl #8
    22dc:	b80c0020 	stmdalt	ip, {r5}
    22e0:	9e00008d 	cdpls	0, 0, cr0, cr0, cr13, {4}
    22e4:	0b000001 	bleq	22f0 <_start-0x5d10>
    22e8:	0c055101 	stfeqs	f5, [r5], {1}
    22ec:	5a000020 	bpl	2374 <_start-0x5c8c>
    22f0:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0x10b
    22f4:	10001c0c 	andne	r1, r0, ip, lsl #24
    22f8:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
    22fc:	00000025 	andeq	r0, r0, r5, lsr #32
    2300:	0004a108 	andeq	sl, r4, r8, lsl #2
    2304:	880d0100 	stmdahi	sp, {r8}
    2308:	10000001 	andne	r0, r0, r1
    230c:	00002c0d 	andeq	r2, r0, sp, lsl #24
    2310:	04570e00 	ldrbeq	r0, [r7], #-3584	; 0xe00
    2314:	4d020000 	stcmi	0, cr0, [r2, #-0]
    2318:	0000019e 	muleq	r0, lr, r1
    231c:	00002c0f 	andeq	r2, r0, pc, lsl #24
    2320:	fc100000 	ldc2	0, cr0, [r0], {-0}
    2324:	02000004 	andeq	r0, r0, #4
    2328:	002c0f94 	mlaeq	ip, r4, pc, r0	; <UNPREDICTABLE>
    232c:	2c0f0000 	stccs	0, cr0, [pc], {-0}
    2330:	00000000 	andeq	r0, r0, r0
    2334:	0001d800 	andeq	sp, r1, r0, lsl #16
    2338:	3a000400 	bcc	3340 <_start-0x4cc0>
    233c:	0400000b 	streq	r0, [r0], #-11
    2340:	00002901 	andeq	r2, r0, r1, lsl #18
    2344:	05190100 	ldreq	r0, [r9, #-256]	; 0x100
    2348:	033a0000 	teqeq	sl, #0
    234c:	8dcc0000 	stclhi	0, cr0, [ip]
    2350:	00880000 	addeq	r0, r8, r0
    2354:	0ba00000 	bleq	fe80235c <__bss_end__+0xfe7f85d4>
    2358:	04020000 	streq	r0, [r2], #-0
    235c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2360:	07040300 	streq	r0, [r4, -r0, lsl #6]
    2364:	00000103 	andeq	r0, r0, r3, lsl #2
    2368:	b6060103 	strlt	r0, [r6], -r3, lsl #2
    236c:	03000000 	movweq	r0, #0
    2370:	01480502 	cmpeq	r8, r2, lsl #10
    2374:	04030000 	streq	r0, [r3], #-0
    2378:	00012b05 	andeq	r2, r1, r5, lsl #22
    237c:	05080300 	streq	r0, [r8, #-768]	; 0x300
    2380:	00000126 	andeq	r0, r0, r6, lsr #2
    2384:	b4080103 	strlt	r0, [r8], #-259	; 0x103
    2388:	03000000 	movweq	r0, #0
    238c:	00cf0702 	sbceq	r0, pc, r2, lsl #14
    2390:	04030000 	streq	r0, [r3], #-0
    2394:	0000fe07 	andeq	pc, r0, r7, lsl #28
    2398:	07080300 	streq	r0, [r8, -r0, lsl #6]
    239c:	000000f9 	strdeq	r0, [r0], -r9
    23a0:	1d070403 	cfstrsne	mvf0, [r7, #-12]
    23a4:	03000001 	movweq	r0, #1
    23a8:	00bd0801 	adcseq	r0, sp, r1, lsl #16
    23ac:	38040000 	stmdacc	r4, {}	; <UNPREDICTABLE>
    23b0:	01000005 	tsteq	r0, r5
    23b4:	008dcc05 	addeq	ip, sp, r5, lsl #24
    23b8:	00001c00 	andeq	r1, r0, r0, lsl #24
    23bc:	9e9c0100 	fmllse	f0, f4, f0
    23c0:	05000000 	streq	r0, [r0, #-0]
    23c4:	00000532 	andeq	r0, r0, r2, lsr r5
    23c8:	002c0501 	eoreq	r0, ip, r1, lsl #10
    23cc:	13840000 	orrne	r0, r4, #0
    23d0:	06000000 	streq	r0, [r0], -r0
    23d4:	000002aa 	andeq	r0, r0, sl, lsr #5
    23d8:	002c0b01 	eoreq	r0, ip, r1, lsl #22
    23dc:	8de80000 	stclhi	0, cr0, [r8]
    23e0:	00140000 	andseq	r0, r4, r0
    23e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    23e8:	000000cb 	andeq	r0, r0, fp, asr #1
    23ec:	008df407 	addeq	pc, sp, r7, lsl #8
    23f0:	0001ca00 	andeq	ip, r1, r0, lsl #20
    23f4:	50010800 	andpl	r0, r1, r0, lsl #16
    23f8:	30040c05 	andcc	r0, r4, r5, lsl #24
    23fc:	00002000 	andeq	r2, r0, r0
    2400:	00054e06 	andeq	r4, r5, r6, lsl #28
    2404:	2c100100 	ldfcss	f0, [r0], {-0}
    2408:	fc000000 	stc2	0, cr0, [r0], {-0}
    240c:	0c00008d 	stceq	0, cr0, [r0], {141}	; 0x8d
    2410:	01000000 	mrseq	r0, (UNDEF: 0)
    2414:	0000f99c 	muleq	r0, ip, r9
    2418:	00750900 	rsbseq	r0, r5, r0, lsl #18
    241c:	002c1401 	eoreq	r1, ip, r1, lsl #8
    2420:	50010000 	andpl	r0, r1, r0
    2424:	008e040a 	addeq	r0, lr, sl, lsl #8
    2428:	00009e00 	andeq	r9, r0, r0, lsl #28
    242c:	45040000 	strmi	r0, [r4, #-0]
    2430:	01000005 	tsteq	r0, r5
    2434:	008e0819 	addeq	r0, lr, r9, lsl r8
    2438:	00002400 	andeq	r2, r0, r0, lsl #8
    243c:	579c0100 	ldrpl	r0, [ip, r0, lsl #2]
    2440:	0b000001 	bleq	244c <_start-0x5bb4>
    2444:	01007375 	tsteq	r0, r5, ror r3
    2448:	00002c19 	andeq	r2, r0, r9, lsl ip
    244c:	0013b800 	andseq	fp, r3, r0, lsl #16
    2450:	62720900 	rsbsvs	r0, r2, #0, 18
    2454:	2c1a0100 	ldfcss	f0, [sl], {-0}
    2458:	01000000 	mrseq	r0, (UNDEF: 0)
    245c:	8e180c54 	mrchi	12, 0, r0, cr8, cr4, {2}
    2460:	00100000 	andseq	r0, r0, r0
    2464:	014d0000 	mrseq	r0, (UNDEF: 77)
    2468:	720d0000 	andvc	r0, sp, #0
    246c:	1c010061 	stcne	0, cr0, [r1], {97}	; 0x61
    2470:	0000002c 	andeq	r0, r0, ip, lsr #32
    2474:	000013d6 	ldrdeq	r1, [r0], -r6
    2478:	008e1c0a 	addeq	r1, lr, sl, lsl #24
    247c:	0000cb00 	andeq	ip, r0, r0, lsl #22
    2480:	140a0000 	strne	r0, [sl], #-0
    2484:	cb00008e 	blgt	26c4 <_start-0x593c>
    2488:	00000000 	andeq	r0, r0, r0
    248c:	00045704 	andeq	r5, r4, r4, lsl #14
    2490:	2c220100 	stfcss	f0, [r2], #-0
    2494:	1400008e 	strne	r0, [r0], #-142	; 0x8e
    2498:	01000000 	mrseq	r0, (UNDEF: 0)
    249c:	0001909c 	muleq	r1, ip, r0
    24a0:	736d0b00 	cmnvc	sp, #0, 22
    24a4:	2c220100 	stfcss	f0, [r2], #-0
    24a8:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    24ac:	07000013 	smladeq	r0, r3, r0, r0
    24b0:	00008e3c 	andeq	r8, r0, ip, lsr lr
    24b4:	000000f9 	strdeq	r0, [r0], -r9
    24b8:	07500108 	ldrbeq	r0, [r0, -r8, lsl #2]
    24bc:	0a5001f3 	beq	1402c90 <__bss_end__+0x13f8f08>
    24c0:	001e03e8 	andseq	r0, lr, r8, ror #7
    24c4:	050f0400 	streq	r0, [pc, #-1024]	; 20cc <_start-0x5f34>
    24c8:	25010000 	strcs	r0, [r1, #-0]
    24cc:	00008e40 	andeq	r8, r0, r0, asr #28
    24d0:	00000014 	andeq	r0, r0, r4, lsl r0
    24d4:	01ca9c01 	biceq	r9, sl, r1, lsl #24
    24d8:	730b0000 	movwvc	r0, #45056	; 0xb000
    24dc:	01006365 	tsteq	r0, r5, ror #6
    24e0:	00002c25 	andeq	r2, r0, r5, lsr #24
    24e4:	00140a00 	andseq	r0, r4, r0, lsl #20
    24e8:	8e500700 	cdphi	7, 5, cr0, cr0, cr0, {0}
    24ec:	01570000 	cmpeq	r7, r0
    24f0:	01080000 	mrseq	r0, (UNDEF: 8)
    24f4:	01f30750 	mvnseq	r0, r0, asr r7
    24f8:	03e80a50 	mvneq	r0, #80, 20	; 0x50000
    24fc:	0e00001e 	mcreq	0, 0, r0, cr0, cr14, {0}
    2500:	0000052c 	andeq	r0, r0, ip, lsr #10
    2504:	002ca002 	eoreq	sl, ip, r2
    2508:	2c0f0000 	stccs	0, cr0, [pc], {-0}
    250c:	00000000 	andeq	r0, r0, r0
    2510:	0008cf00 	andeq	ip, r8, r0, lsl #30
    2514:	1d000400 	cfstrsne	mvf0, [r0, #-0]
    2518:	0400000c 	streq	r0, [r0], #-12
    251c:	00002901 	andeq	r2, r0, r1, lsl #18
    2520:	05f40100 	ldrbeq	r0, [r4, #256]!	; 0x100
    2524:	033a0000 	teqeq	sl, #0
    2528:	8e540000 	cdphi	0, 5, cr0, cr4, cr0, {0}
    252c:	05bc0000 	ldreq	r0, [ip, #0]!
    2530:	0c470000 	mareq	acc0, r0, r7
    2534:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2538:	0000f907 	andeq	pc, r0, r7, lsl #18
    253c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2540:	00000103 	andeq	r0, r0, r3, lsl #2
    2544:	b6060102 	strlt	r0, [r6], -r2, lsl #2
    2548:	02000000 	andeq	r0, r0, #0
    254c:	01480502 	cmpeq	r8, r2, lsl #10
    2550:	04020000 	streq	r0, [r2], #-0
    2554:	00012b05 	andeq	r2, r1, r5, lsl #22
    2558:	05080200 	streq	r0, [r8, #-512]	; 0x200
    255c:	00000126 	andeq	r0, r0, r6, lsr #2
    2560:	b4080102 	strlt	r0, [r8], #-258	; 0x102
    2564:	02000000 	andeq	r0, r0, #0
    2568:	00cf0702 	sbceq	r0, pc, r2, lsl #14
    256c:	04020000 	streq	r0, [r2], #-0
    2570:	0000fe07 	andeq	pc, r0, r7, lsl #28
    2574:	05040300 	streq	r0, [r4, #-768]	; 0x300
    2578:	00746e69 	rsbseq	r6, r4, r9, ror #28
    257c:	1d070402 	cfstrsne	mvf0, [r7, #-8]
    2580:	02000001 	andeq	r0, r0, #1
    2584:	00bd0801 	adcseq	r0, sp, r1, lsl #16
    2588:	01040000 	mrseq	r0, (UNDEF: 4)
    258c:	00b20c02 	adcseq	r0, r2, r2, lsl #24
    2590:	a0050000 	andge	r0, r5, r0
    2594:	00000005 	andeq	r0, r0, r5
    2598:	0006e205 	andeq	lr, r6, r5, lsl #4
    259c:	1b050100 	blne	1429a4 <__bss_end__+0x138c1c>
    25a0:	04000007 	streq	r0, [r0], #-7
    25a4:	00072a05 	andeq	r2, r7, r5, lsl #20
    25a8:	39050500 	stmdbcc	r5, {r8, sl}
    25ac:	06000007 	streq	r0, [r0], -r7
    25b0:	00074805 	andeq	r4, r7, r5, lsl #16
    25b4:	57050700 	strpl	r0, [r5, -r0, lsl #14]
    25b8:	03000007 	movweq	r0, #7
    25bc:	00076605 	andeq	r6, r7, r5, lsl #12
    25c0:	06000200 	streq	r0, [r0], -r0, lsl #4
    25c4:	0000070f 	andeq	r0, r0, pc, lsl #14
    25c8:	00791502 	rsbseq	r1, r9, r2, lsl #10
    25cc:	07070000 	streq	r0, [r7, -r0]
    25d0:	01000003 	tsteq	r0, r3
    25d4:	008e543f 	addeq	r5, lr, pc, lsr r4
    25d8:	0000d400 	andeq	sp, r0, r0, lsl #8
    25dc:	339c0100 	orrscc	r0, ip, #0, 2
    25e0:	08000001 	stmdaeq	r0, {r0}
    25e4:	006e6970 	rsbeq	r6, lr, r0, ror r9
    25e8:	002c3f01 	eoreq	r3, ip, r1, lsl #30
    25ec:	142b0000 	strtne	r0, [fp], #-0
    25f0:	eb090000 	bl	2425f8 <__bss_end__+0x238870>
    25f4:	01000005 	tsteq	r0, r5
    25f8:	00013347 	andeq	r3, r1, r7, asr #6
    25fc:	00144900 	andseq	r4, r4, r0, lsl #18
    2600:	07750900 	ldrbeq	r0, [r5, -r0, lsl #18]!
    2604:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    2608:	0000002c 	andeq	r0, r0, ip, lsr #32
    260c:	0000149e 	muleq	r0, lr, r4
    2610:	0006a309 	andeq	sl, r6, r9, lsl #6
    2614:	2c570100 	ldfcse	f0, [r7], {-0}
    2618:	6a000000 	bvs	2620 <_start-0x59e0>
    261c:	0a000016 	beq	267c <_start-0x5984>
    2620:	00008ee8 	andeq	r8, r0, r8, ror #29
    2624:	0000088e 	andeq	r0, r0, lr, lsl #17
    2628:	00000122 	andeq	r0, r0, r2, lsr #2
    262c:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    2630:	0c000075 	stceq	0, cr0, [r0], {117}	; 0x75
    2634:	00008f1c 	andeq	r8, r0, ip, lsl pc
    2638:	000008af 	andeq	r0, r0, pc, lsr #17
    263c:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    2640:	00000075 	andeq	r0, r0, r5, ror r0
    2644:	0139040d 	teqeq	r9, sp, lsl #8
    2648:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    264c:	0f000000 	svceq	0x00000000
    2650:	000006c8 	andeq	r0, r0, r8, asr #13
    2654:	6c036001 	stcvs	0, cr6, [r3], {1}
    2658:	10000001 	andne	r0, r0, r1
    265c:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2660:	002c6001 	eoreq	r6, ip, r1
    2664:	eb110000 	bl	44266c <__bss_end__+0x4388e4>
    2668:	01000005 	tsteq	r0, r5
    266c:	00013367 	andeq	r3, r1, r7, ror #6
    2670:	06a31100 	strteq	r1, [r3], r0, lsl #2
    2674:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    2678:	0000002c 	andeq	r0, r0, ip, lsr #32
    267c:	013e1200 	teqeq	lr, r0, lsl #4
    2680:	8f280000 	svchi	0x00280000
    2684:	00380000 	eorseq	r0, r8, r0
    2688:	9c010000 	stcls	0, cr0, [r1], {-0}
    268c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    2690:	00014a13 	andeq	r4, r1, r3, lsl sl
    2694:	00169a00 	andseq	r9, r6, r0, lsl #20
    2698:	01551400 	cmpeq	r5, r0, lsl #8
    269c:	16bb0000 	ldrtne	r0, [fp], r0
    26a0:	60140000 	andsvs	r0, r4, r0
    26a4:	f1000001 	cps	#1
    26a8:	0c000016 	stceq	0, cr0, [r0], {22}
    26ac:	00008f58 	andeq	r8, r0, r8, asr pc
    26b0:	000008af 	andeq	r0, r0, pc, lsr #17
    26b4:	0751010b 	ldrbeq	r0, [r1, -fp, lsl #2]
    26b8:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    26bc:	00241a4f 	eoreq	r1, r4, pc, asr #20
    26c0:	05b00f00 	ldreq	r0, [r0, #3840]!	; 0xf00
    26c4:	7b010000 	blvc	426cc <__bss_end__+0x38944>
    26c8:	0001de03 	andeq	sp, r1, r3, lsl #28
    26cc:	69701000 	ldmdbvs	r0!, {ip}^
    26d0:	7b01006e 	blvc	42890 <__bss_end__+0x38b08>
    26d4:	0000002c 	andeq	r0, r0, ip, lsr #32
    26d8:	0005eb11 	andeq	lr, r5, r1, lsl fp
    26dc:	33810100 	orrcc	r0, r1, #0, 2
    26e0:	11000001 	tstne	r0, r1
    26e4:	000006a3 	andeq	r0, r0, r3, lsr #13
    26e8:	002c8201 	eoreq	r8, ip, r1, lsl #4
    26ec:	12000000 	andne	r0, r0, #0
    26f0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    26f4:	00008f60 	andeq	r8, r0, r0, ror #30
    26f8:	00000038 	andeq	r0, r0, r8, lsr r0
    26fc:	02229c01 	eoreq	r9, r2, #256	; 0x100
    2700:	bc130000 	ldclt	0, cr0, [r3], {-0}
    2704:	31000001 	tstcc	r0, r1
    2708:	14000017 	strne	r0, [r0], #-23
    270c:	000001c7 	andeq	r0, r0, r7, asr #3
    2710:	00001752 	andeq	r1, r0, r2, asr r7
    2714:	0001d214 	andeq	sp, r1, r4, lsl r2
    2718:	00178800 	andseq	r8, r7, r0, lsl #16
    271c:	8f900c00 	svchi	0x00900c00
    2720:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2724:	010b0000 	mrseq	r0, (UNDEF: 11)
    2728:	f3310751 	vaba.u<illegal width 64>	q0, <illegal reg q0.5>, <illegal reg q0.5>
    272c:	1a4f5001 	bne	13d6738 <__bss_end__+0x13cc9b0>
    2730:	07000024 	streq	r0, [r0, -r4, lsr #32]
    2734:	000002dc 	ldrdeq	r0, [r0], -ip
    2738:	8f989501 	svchi	0x00989501
    273c:	00cc0000 	sbceq	r0, ip, r0
    2740:	9c010000 	stcls	0, cr0, [r1], {-0}
    2744:	00000298 	muleq	r0, r8, r2
    2748:	6e697008 	cdpvs	0, 6, cr7, cr9, cr8, {0}
    274c:	2c950100 	ldfcss	f0, [r5], {0}
    2750:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    2754:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    2758:	000005eb 	andeq	r0, r0, fp, ror #11
    275c:	01339b01 	teqeq	r3, r1, lsl #22
    2760:	17e60000 	strbne	r0, [r6, r0]!
    2764:	75090000 	strvc	r0, [r9, #-0]
    2768:	01000007 	tsteq	r0, r7
    276c:	00002c9d 	muleq	r0, sp, ip
    2770:	00183b00 	andseq	r3, r8, r0, lsl #22
    2774:	06a30900 	strteq	r0, [r3], r0, lsl #18
    2778:	ab010000 	blge	42780 <__bss_end__+0x389f8>
    277c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2780:	00001a07 	andeq	r1, r0, r7, lsl #20
    2784:	00902c0a 	addseq	r2, r0, sl, lsl #24
    2788:	00088e00 	andeq	r8, r8, r0, lsl #28
    278c:	00028700 	andeq	r8, r2, r0, lsl #14
    2790:	50010b00 	andpl	r0, r1, r0, lsl #22
    2794:	00007502 	andeq	r7, r0, r2, lsl #10
    2798:	0090580c 	addseq	r5, r0, ip, lsl #16
    279c:	0008af00 	andeq	sl, r8, r0, lsl #30
    27a0:	50010b00 	andpl	r0, r1, r0, lsl #22
    27a4:	00007502 	andeq	r7, r0, r2, lsl #10
    27a8:	02651500 	rsbeq	r1, r5, #0, 10
    27ac:	b3010000 	movwlt	r0, #4096	; 0x1000
    27b0:	00000064 	andeq	r0, r0, r4, rrx
    27b4:	00009064 	andeq	r9, r0, r4, rrx
    27b8:	0000004c 	andeq	r0, r0, ip, asr #32
    27bc:	02e09c01 	rsceq	r9, r0, #256	; 0x100
    27c0:	70080000 	andvc	r0, r8, r0
    27c4:	01006e69 	tsteq	r0, r9, ror #28
    27c8:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    27cc:	001a2500 	andseq	r2, sl, r0, lsl #10
    27d0:	00761600 	rsbseq	r1, r6, r0, lsl #12
    27d4:	002cb901 	eoreq	fp, ip, r1, lsl #18
    27d8:	1a7d0000 	bne	1f427e0 <__bss_end__+0x1f38a58>
    27dc:	84170000 	ldrhi	r0, [r7], #-0
    27e0:	8e000090 	mcrhi	0, 0, r0, cr0, cr0, {4}
    27e4:	17000008 	strne	r0, [r0, -r8]
    27e8:	00009094 	muleq	r0, r4, r0
    27ec:	0000088e 	andeq	r0, r0, lr, lsl #17
    27f0:	02c40700 	sbceq	r0, r4, #0, 14
    27f4:	c5010000 	strgt	r0, [r1, #-0]
    27f8:	000090b0 	strheq	r9, [r0], -r0
    27fc:	00000078 	andeq	r0, r0, r8, ror r0
    2800:	03aa9c01 			; <UNDEFINED> instruction: 0x03aa9c01
    2804:	70080000 	andvc	r0, r8, r0
    2808:	01006e69 	tsteq	r0, r9, ror #28
    280c:	00002cc5 	andeq	r2, r0, r5, asr #25
    2810:	001ab300 	andseq	fp, sl, r0, lsl #6
    2814:	00760800 	rsbseq	r0, r6, r0, lsl #16
    2818:	002cc501 	eoreq	ip, ip, r1, lsl #10
    281c:	1aed0000 	bne	ffb42824 <__bss_end__+0xffb38a9c>
    2820:	3e180000 	cdpcc	0, 1, cr0, cr8, cr0, {0}
    2824:	c4000001 	strgt	r0, [r0], #-1
    2828:	30000090 	mulcc	r0, r0, r0
    282c:	01000000 	mrseq	r0, (UNDEF: 0)
    2830:	00035fcc 	andeq	r5, r3, ip, asr #31
    2834:	014a1300 	mrseq	r1, (UNDEF: 122)
    2838:	1b270000 	blne	9c2840 <__bss_end__+0x9b8ab8>
    283c:	c4190000 	ldrgt	r0, [r9], #-0
    2840:	30000090 	mulcc	r0, r0, r0
    2844:	14000000 	strne	r0, [r0], #-0
    2848:	00000155 	andeq	r0, r0, r5, asr r1
    284c:	00001b48 	andeq	r1, r0, r8, asr #22
    2850:	00016014 	andeq	r6, r1, r4, lsl r0
    2854:	001b7e00 	andseq	r7, fp, r0, lsl #28
    2858:	90f00c00 	rscsls	r0, r0, r0, lsl #24
    285c:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2860:	010b0000 	mrseq	r0, (UNDEF: 11)
    2864:	f3310751 	vaba.u<illegal width 64>	q0, <illegal reg q0.5>, <illegal reg q0.5>
    2868:	1a4f5001 	bne	13d6874 <__bss_end__+0x13ccaec>
    286c:	00000024 	andeq	r0, r0, r4, lsr #32
    2870:	0001b01a 	andeq	fp, r1, sl, lsl r0
    2874:	0090f400 	addseq	pc, r0, r0, lsl #8
    2878:	00003400 	andeq	r3, r0, r0, lsl #8
    287c:	13ce0100 	bicne	r0, lr, #0, 2
    2880:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    2884:	00001bbe 			; <UNDEFINED> instruction: 0x00001bbe
    2888:	0090f419 	addseq	pc, r0, r9, lsl r4	; <UNPREDICTABLE>
    288c:	00003400 	andeq	r3, r0, r0, lsl #8
    2890:	01c71400 	biceq	r1, r7, r0, lsl #8
    2894:	1bdf0000 	blne	ff7c289c <__bss_end__+0xff7b8b14>
    2898:	d2140000 	andsle	r0, r4, #0
    289c:	15000001 	strne	r0, [r0, #-1]
    28a0:	0c00001c 	stceq	0, cr0, [r0], {28}
    28a4:	00009120 	andeq	r9, r0, r0, lsr #2
    28a8:	000008af 	andeq	r0, r0, pc, lsr #17
    28ac:	0751010b 	ldrbeq	r0, [r1, -fp, lsl #2]
    28b0:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    28b4:	00241a4f 	eoreq	r1, r4, pc, asr #20
    28b8:	07000000 	streq	r0, [r0, -r0]
    28bc:	00000656 	andeq	r0, r0, r6, asr r6
    28c0:	9128d101 	teqls	r8, r1, lsl #2
    28c4:	00d80000 	sbcseq	r0, r8, r0
    28c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    28cc:	0000042f 	andeq	r0, r0, pc, lsr #8
    28d0:	6e697008 	cdpvs	0, 6, cr7, cr9, cr8, {0}
    28d4:	2cd10100 	ldfcse	f0, [r1], {0}
    28d8:	55000000 	strpl	r0, [r0, #-0]
    28dc:	1b00001c 	blne	2954 <_start-0x56ac>
    28e0:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
    28e4:	00b2d101 	adcseq	sp, r2, r1, lsl #2
    28e8:	1c730000 	ldclne	0, cr0, [r3], #-0
    28ec:	eb090000 	bl	2428f4 <__bss_end__+0x238b6c>
    28f0:	01000005 	tsteq	r0, r5
    28f4:	000133d9 	ldrdeq	r3, [r1], -r9
    28f8:	001c9400 	andseq	r9, ip, r0, lsl #8
    28fc:	07750900 	ldrbeq	r0, [r5, -r0, lsl #18]!
    2900:	da010000 	ble	42908 <__bss_end__+0x38b80>
    2904:	0000002c 	andeq	r0, r0, ip, lsr #32
    2908:	00001ce9 	andeq	r1, r0, r9, ror #25
    290c:	0006a309 	andeq	sl, r6, r9, lsl #6
    2910:	2ce80100 	stfcse	f0, [r8]
    2914:	b5000000 	strlt	r0, [r0, #-0]
    2918:	0a00001e 	beq	2998 <_start-0x5668>
    291c:	000091c4 	andeq	r9, r0, r4, asr #3
    2920:	0000088e 	andeq	r0, r0, lr, lsl #17
    2924:	0000041e 	andeq	r0, r0, lr, lsl r4
    2928:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    292c:	0c000076 	stceq	0, cr0, [r0], {118}	; 0x76
    2930:	000091f4 	strdeq	r9, [r0], -r4
    2934:	000008af 	andeq	r0, r0, pc, lsr #17
    2938:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    293c:	00000076 	andeq	r0, r0, r6, ror r0
    2940:	0005941c 	andeq	r9, r5, ip, lsl r4
    2944:	01050100 	mrseq	r0, (UNDEF: 21)
    2948:	00000064 	andeq	r0, r0, r4, rrx
    294c:	00009200 	andeq	r9, r0, r0, lsl #4
    2950:	0000002c 	andeq	r0, r0, ip, lsr #32
    2954:	04639c01 	strbteq	r9, [r3], #-3073	; 0xc01
    2958:	971d0000 	ldrls	r0, [sp, -r0]
    295c:	01000005 	tsteq	r0, r5
    2960:	002c0105 	eoreq	r0, ip, r5, lsl #2
    2964:	1ee60000 	cdpne	0, 14, cr0, cr6, cr0, {0}
    2968:	10170000 	andsne	r0, r7, r0
    296c:	8e000092 	mcrhi	0, 0, r0, cr0, cr2, {4}
    2970:	00000008 	andeq	r0, r0, r8
    2974:	0006411e 	andeq	r4, r6, lr, lsl r1
    2978:	01140100 	tsteq	r4, r0, lsl #2
    297c:	0000922c 	andeq	r9, r0, ip, lsr #4
    2980:	00000084 	andeq	r0, r0, r4, lsl #1
    2984:	05279c01 	streq	r9, [r7, #-3073]!	; 0xc01
    2988:	701f0000 	andsvc	r0, pc, r0
    298c:	01006e69 	tsteq	r0, r9, ror #28
    2990:	002c0114 	eoreq	r0, ip, r4, lsl r1
    2994:	1f070000 	svcne	0x00070000
    2998:	bd200000 	stclt	0, cr0, [r0, #-0]
    299c:	01000005 	tsteq	r0, r5
    29a0:	002c0126 	eoreq	r0, ip, r6, lsr #2
    29a4:	1f330000 	svcne	0x00330000
    29a8:	48210000 	stmdami	r1!, {}	; <UNPREDICTABLE>
    29ac:	1c000092 	stcne	0, cr0, [r0], {146}	; 0x92
    29b0:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    29b4:	20000004 	andcs	r0, r0, r4
    29b8:	000006a3 	andeq	r0, r0, r3, lsr #13
    29bc:	2c011d01 	stccs	13, cr1, [r1], {1}
    29c0:	51000000 	mrspl	r0, (UNDEF: 0)
    29c4:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    29c8:	00009254 	andeq	r9, r0, r4, asr r2
    29cc:	0000088e 	andeq	r0, r0, lr, lsl #17
    29d0:	00926417 	addseq	r6, r2, r7, lsl r4
    29d4:	0008af00 	andeq	sl, r8, r0, lsl #30
    29d8:	68210000 	stmdavs	r1!, {}	; <UNPREDICTABLE>
    29dc:	20000092 	mulcs	r0, r2, r0
    29e0:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    29e4:	20000004 	andcs	r0, r0, r4
    29e8:	000006a3 	andeq	r0, r0, r3, lsr #13
    29ec:	2c012101 	stfcss	f2, [r1], {1}
    29f0:	6f000000 	svcvs	0x00000000
    29f4:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    29f8:	00009274 	andeq	r9, r0, r4, ror r2
    29fc:	0000088e 	andeq	r0, r0, lr, lsl #17
    2a00:	00928817 	addseq	r8, r2, r7, lsl r8
    2a04:	0008af00 	andeq	sl, r8, r0, lsl #30
    2a08:	40170000 	andsmi	r0, r7, r0
    2a0c:	cb000092 	blgt	2c5c <_start-0x53a4>
    2a10:	17000008 	strne	r0, [r0, -r8]
    2a14:	0000928c 	andeq	r9, r0, ip, lsl #5
    2a18:	000008cb 	andeq	r0, r0, fp, asr #17
    2a1c:	00929817 	addseq	r9, r2, r7, lsl r8
    2a20:	00088e00 	andeq	r8, r8, r0, lsl #28
    2a24:	92a41700 	adcls	r1, r4, #0, 14
    2a28:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2a2c:	a8170000 	ldmdage	r7, {}	; <UNPREDICTABLE>
    2a30:	cb000092 	blgt	2c80 <_start-0x5380>
    2a34:	00000008 	andeq	r0, r0, r8
    2a38:	0006f91e 	andeq	pc, r6, lr, lsl r9	; <UNPREDICTABLE>
    2a3c:	01310100 	teqeq	r1, r0, lsl #2
    2a40:	000092b0 			; <UNDEFINED> instruction: 0x000092b0
    2a44:	00000084 	andeq	r0, r0, r4, lsl #1
    2a48:	05eb9c01 	strbeq	r9, [fp, #3073]!	; 0xc01
    2a4c:	701f0000 	andsvc	r0, pc, r0
    2a50:	01006e69 	tsteq	r0, r9, ror #28
    2a54:	002c0131 	eoreq	r0, ip, r1, lsr r1
    2a58:	1f8d0000 	svcne	0x008d0000
    2a5c:	bd200000 	stclt	0, cr0, [r0, #-0]
    2a60:	01000005 	tsteq	r0, r5
    2a64:	002c0142 	eoreq	r0, ip, r2, asr #2
    2a68:	1fb90000 	svcne	0x00b90000
    2a6c:	cc210000 	stcgt	0, cr0, [r1], #-0
    2a70:	1c000092 	stcne	0, cr0, [r0], {146}	; 0x92
    2a74:	8d000000 	stchi	0, cr0, [r0, #-0]
    2a78:	20000005 	andcs	r0, r0, r5
    2a7c:	000006a3 	andeq	r0, r0, r3, lsr #13
    2a80:	2c013901 	stccs	9, cr3, [r1], {1}
    2a84:	d7000000 	strle	r0, [r0, -r0]
    2a88:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    2a8c:	000092d8 	ldrdeq	r9, [r0], -r8
    2a90:	0000088e 	andeq	r0, r0, lr, lsl #17
    2a94:	0092e817 	addseq	lr, r2, r7, lsl r8
    2a98:	0008af00 	andeq	sl, r8, r0, lsl #30
    2a9c:	ec210000 	stc	0, cr0, [r1], #-0
    2aa0:	20000092 	mulcs	r0, r2, r0
    2aa4:	bd000000 	stclt	0, cr0, [r0, #-0]
    2aa8:	20000005 	andcs	r0, r0, r5
    2aac:	000006a3 	andeq	r0, r0, r3, lsr #13
    2ab0:	2c013d01 	stccs	13, cr3, [r1], {1}
    2ab4:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    2ab8:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    2abc:	000092f8 	strdeq	r9, [r0], -r8
    2ac0:	0000088e 	andeq	r0, r0, lr, lsl #17
    2ac4:	00930c17 	addseq	r0, r3, r7, lsl ip
    2ac8:	0008af00 	andeq	sl, r8, r0, lsl #30
    2acc:	c4170000 	ldrgt	r0, [r7], #-0
    2ad0:	cb000092 	blgt	2d20 <_start-0x52e0>
    2ad4:	17000008 	strne	r0, [r0, -r8]
    2ad8:	00009310 	andeq	r9, r0, r0, lsl r3
    2adc:	000008cb 	andeq	r0, r0, fp, asr #17
    2ae0:	00931c17 	addseq	r1, r3, r7, lsl ip
    2ae4:	00088e00 	andeq	r8, r8, r0, lsl #28
    2ae8:	93281700 	teqls	r8, #0, 14
    2aec:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2af0:	2c170000 	ldccs	0, cr0, [r7], {-0}
    2af4:	cb000093 	blgt	2d48 <_start-0x52b8>
    2af8:	00000008 	andeq	r0, r0, r8
    2afc:	00055d1c 	andeq	r5, r5, ip, lsl sp
    2b00:	014c0100 	mrseq	r0, (UNDEF: 92)
    2b04:	00000064 	andeq	r0, r0, r4, rrx
    2b08:	00009334 	andeq	r9, r0, r4, lsr r3
    2b0c:	00000084 	andeq	r0, r0, r4, lsl #1
    2b10:	06919c01 	ldreq	r9, [r1], r1, lsl #24
    2b14:	701f0000 	andsvc	r0, pc, r0
    2b18:	01006e69 	tsteq	r0, r9, ror #28
    2b1c:	002c014c 	eoreq	r0, ip, ip, asr #2
    2b20:	20130000 	andscs	r0, r3, r0
    2b24:	50210000 	eorpl	r0, r1, r0
    2b28:	24000093 	strcs	r0, [r0], #-147	; 0x93
    2b2c:	45000000 	strmi	r0, [r0, #-0]
    2b30:	20000006 	andcs	r0, r0, r6
    2b34:	000005d4 	ldrdeq	r0, [r0], -r4
    2b38:	2c015301 	stccs	3, cr5, [r1], {1}
    2b3c:	55000000 	strpl	r0, [r0, #-0]
    2b40:	17000020 	strne	r0, [r0, -r0, lsr #32]
    2b44:	0000935c 	andeq	r9, r0, ip, asr r3
    2b48:	0000088e 	andeq	r0, r0, lr, lsl #17
    2b4c:	00936c17 	addseq	r6, r3, r7, lsl ip
    2b50:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2b54:	74210000 	strtvc	r0, [r1], #-0
    2b58:	2c000093 	stccs	0, cr0, [r0], {147}	; 0x93
    2b5c:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    2b60:	20000006 	andcs	r0, r0, r6
    2b64:	000005d4 	ldrdeq	r0, [r0], -r4
    2b68:	2c015601 	stccs	6, cr5, [r1], {1}
    2b6c:	6f000000 	svcvs	0x00000000
    2b70:	17000020 	strne	r0, [r0, -r0, lsr #32]
    2b74:	00009380 	andeq	r9, r0, r0, lsl #7
    2b78:	0000088e 	andeq	r0, r0, lr, lsl #17
    2b7c:	00938c17 	addseq	r8, r3, r7, lsl ip
    2b80:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2b84:	93981700 	orrsls	r1, r8, #0, 14
    2b88:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2b8c:	17000000 	strne	r0, [r0, -r0]
    2b90:	00009348 	andeq	r9, r0, r8, asr #6
    2b94:	000008cb 	andeq	r0, r0, fp, asr #17
    2b98:	0093a417 	addseq	sl, r3, r7, lsl r4
    2b9c:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2ba0:	761e0000 	ldrvc	r0, [lr], -r0
    2ba4:	01000006 	tsteq	r0, r6
    2ba8:	93b8015f 			; <UNDEFINED> instruction: 0x93b8015f
    2bac:	00580000 	subseq	r0, r8, r0
    2bb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2bb4:	000006f6 	strdeq	r0, [r0], -r6
    2bb8:	6e69701f 	mcrvs	0, 3, r7, cr9, cr15, {0}
    2bbc:	015f0100 	cmpeq	pc, r0, lsl #2
    2bc0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bc4:	00002082 	andeq	r2, r0, r2, lsl #1
    2bc8:	0093cc17 	addseq	ip, r3, r7, lsl ip
    2bcc:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2bd0:	93e80a00 	mvnls	r0, #0, 20
    2bd4:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2bd8:	06d60000 	ldrbeq	r0, [r6], r0
    2bdc:	010b0000 	mrseq	r0, (UNDEF: 11)
    2be0:	74310451 	ldrtvc	r0, [r1], #-1105	; 0x451
    2be4:	0a002400 	beq	bbec <__bss_end__+0x1e64>
    2be8:	00009404 	andeq	r9, r0, r4, lsl #8
    2bec:	000008af 	andeq	r0, r0, pc, lsr #17
    2bf0:	000006ec 	andeq	r0, r0, ip, ror #13
    2bf4:	0451010b 	ldrbeq	r0, [r1], #-267	; 0x10b
    2bf8:	24007431 	strcs	r7, [r0], #-1073	; 0x431
    2bfc:	94081700 	strls	r1, [r8], #-1792	; 0x700
    2c00:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2c04:	22000000 	andcs	r0, r0, #0
    2c08:	0000062f 	andeq	r0, r0, pc, lsr #12
    2c0c:	01332801 	teqeq	r3, r1, lsl #16
    2c10:	03050000 	movweq	r0, #20480	; 0x5000
    2c14:	0000963c 	andeq	r9, r0, ip, lsr r6
    2c18:	0006ab22 	andeq	sl, r6, r2, lsr #22
    2c1c:	33290100 	teqcc	r9, #0, 2
    2c20:	05000001 	streq	r0, [r0, #-1]
    2c24:	00963803 	addseq	r3, r6, r3, lsl #16
    2c28:	07802200 	streq	r2, [r0, r0, lsl #4]
    2c2c:	2a010000 	bcs	42c34 <__bss_end__+0x38eac>
    2c30:	00000133 	andeq	r0, r0, r3, lsr r1
    2c34:	96340305 	ldrtls	r0, [r4], -r5, lsl #6
    2c38:	fb220000 	blx	882c42 <__bss_end__+0x878eba>
    2c3c:	01000005 	tsteq	r0, r5
    2c40:	0001332c 	andeq	r3, r1, ip, lsr #6
    2c44:	e0030500 	and	r0, r3, r0, lsl #10
    2c48:	22000095 	andcs	r0, r0, #149	; 0x95
    2c4c:	00000603 	andeq	r0, r0, r3, lsl #12
    2c50:	01332d01 	teqeq	r3, r1, lsl #26
    2c54:	03050000 	movweq	r0, #20480	; 0x5000
    2c58:	000095e4 	andeq	r9, r0, r4, ror #11
    2c5c:	00057722 	andeq	r7, r5, r2, lsr #14
    2c60:	332e0100 	teqcc	lr, #0, 2
    2c64:	05000001 	streq	r0, [r0, #-1]
    2c68:	0095e803 	addseq	lr, r5, r3, lsl #16
    2c6c:	060b2200 	streq	r2, [fp], -r0, lsl #4
    2c70:	2f010000 	svccs	0x00010000
    2c74:	00000133 	andeq	r0, r0, r3, lsr r1
    2c78:	95ec0305 	strbls	r0, [ip, #773]!	; 0x305
    2c7c:	13220000 	teqne	r2, #0
    2c80:	01000006 	tsteq	r0, r6
    2c84:	00013330 	andeq	r3, r1, r0, lsr r3
    2c88:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
    2c8c:	22000095 	andcs	r0, r0, #149	; 0x95
    2c90:	0000061b 	andeq	r0, r0, fp, lsl r6
    2c94:	01333101 	teqeq	r3, r1, lsl #2
    2c98:	03050000 	movweq	r0, #20480	; 0x5000
    2c9c:	000095f4 	strdeq	r9, [r0], -r4
    2ca0:	0005c622 	andeq	ip, r5, r2, lsr #12
    2ca4:	33330100 	teqcc	r3, #0, 2
    2ca8:	05000001 	streq	r0, [r0, #-1]
    2cac:	0095f803 	addseq	pc, r5, r3, lsl #16
    2cb0:	05cd2200 	strbeq	r2, [sp, #512]	; 0x200
    2cb4:	34010000 	strcc	r0, [r1], #-0
    2cb8:	00000133 	andeq	r0, r0, r3, lsr r1
    2cbc:	95fc0305 	ldrbls	r0, [ip, #773]!	; 0x305
    2cc0:	7f220000 	svcvc	0x00220000
    2cc4:	01000005 	tsteq	r0, r5
    2cc8:	00013336 	andeq	r3, r1, r6, lsr r3
    2ccc:	00030500 	andeq	r0, r3, r0, lsl #10
    2cd0:	22000096 	andcs	r0, r0, #150	; 0x96
    2cd4:	0000063a 	andeq	r0, r0, sl, lsr r6
    2cd8:	01333701 	teqeq	r3, r1, lsl #14
    2cdc:	03050000 	movweq	r0, #20480	; 0x5000
    2ce0:	00009604 	andeq	r9, r0, r4, lsl #12
    2ce4:	0005dd22 	andeq	sp, r5, r2, lsr #26
    2ce8:	33390100 	teqcc	r9, #0, 2
    2cec:	05000001 	streq	r0, [r0, #-1]
    2cf0:	00960803 	addseq	r0, r6, r3, lsl #16
    2cf4:	05e42200 	strbeq	r2, [r4, #512]!	; 0x200
    2cf8:	3a010000 	bcc	42d00 <__bss_end__+0x38f78>
    2cfc:	00000133 	andeq	r0, r0, r3, lsr r1
    2d00:	960c0305 	strls	r0, [ip], -r5, lsl #6
    2d04:	87220000 	strhi	r0, [r2, -r0]!
    2d08:	01000006 	tsteq	r0, r6
    2d0c:	000133f0 	strdeq	r3, [r1], -r0
    2d10:	30030500 	andcc	r0, r3, r0, lsl #10
    2d14:	22000096 	andcs	r0, r0, #150	; 0x96
    2d18:	00000695 	muleq	r0, r5, r6
    2d1c:	0133f101 	teqeq	r3, r1, lsl #2
    2d20:	03050000 	movweq	r0, #20480	; 0x5000
    2d24:	00009610 	andeq	r9, r0, r0, lsl r6
    2d28:	0006ba22 	andeq	fp, r6, r2, lsr #20
    2d2c:	33f30100 	mvnscc	r0, #0, 2
    2d30:	05000001 	streq	r0, [r0, #-1]
    2d34:	00962803 	addseq	r2, r6, r3, lsl #16
    2d38:	06c12200 	strbeq	r2, [r1], r0, lsl #4
    2d3c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    2d40:	00000133 	andeq	r0, r0, r3, lsr r1
    2d44:	962c0305 	strtls	r0, [ip], -r5, lsl #6
    2d48:	68220000 	stmdavs	r2!, {}	; <UNPREDICTABLE>
    2d4c:	01000006 	tsteq	r0, r6
    2d50:	000133f6 	strdeq	r3, [r1], -r6
    2d54:	14030500 	strne	r0, [r3], #-1280	; 0x500
    2d58:	22000096 	andcs	r0, r0, #150	; 0x96
    2d5c:	0000066f 	andeq	r0, r0, pc, ror #12
    2d60:	0133f701 	teqeq	r3, r1, lsl #14
    2d64:	03050000 	movweq	r0, #20480	; 0x5000
    2d68:	00009618 	andeq	r9, r0, r8, lsl r6
    2d6c:	0006d422 	andeq	sp, r6, r2, lsr #8
    2d70:	33f90100 	mvnscc	r0, #0, 2
    2d74:	05000001 	streq	r0, [r0, #-1]
    2d78:	00962003 	addseq	r2, r6, r3
    2d7c:	06db2200 	ldrbeq	r2, [fp], r0, lsl #4
    2d80:	fa010000 	blx	42d88 <__bss_end__+0x39000>
    2d84:	00000133 	andeq	r0, r0, r3, lsr r1
    2d88:	96240305 	strtls	r0, [r4], -r5, lsl #6
    2d8c:	86220000 	strthi	r0, [r2], -r0
    2d90:	01000005 	tsteq	r0, r5
    2d94:	000133fc 	strdeq	r3, [r1], -ip
    2d98:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    2d9c:	23000096 	movwcs	r0, #150	; 0x96
    2da0:	000006f3 	strdeq	r0, [r0], -r3
    2da4:	002c2001 	eoreq	r2, ip, r1
    2da8:	08a30000 	stmiaeq	r3!, {}	; <UNPREDICTABLE>
    2dac:	a3240000 	teqge	r4, #0
    2db0:	00000008 	andeq	r0, r0, r8
    2db4:	08a9040d 	stmiaeq	r9!, {r0, r2, r3, sl}
    2db8:	ae250000 	cdpge	0, 2, cr0, cr5, cr0, {0}
    2dbc:	26000008 	strcs	r0, [r0], -r8
    2dc0:	00057127 	andeq	r7, r5, r7, lsr #2
    2dc4:	c51e0100 	ldrgt	r0, [lr, #-256]	; 0x100
    2dc8:	24000008 	strcs	r0, [r0], #-8
    2dcc:	000008c5 	andeq	r0, r0, r5, asr #17
    2dd0:	00002c24 	andeq	r2, r0, r4, lsr #24
    2dd4:	040d0000 	streq	r0, [sp], #-0
    2dd8:	000008ae 	andeq	r0, r0, lr, lsr #17
    2ddc:	00062328 	andeq	r2, r6, r8, lsr #6
    2de0:	00840300 	addeq	r0, r4, r0, lsl #6
    2de4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2de8:	0e600004 	cdpeq	0, 6, cr0, cr0, cr4, {0}
    2dec:	01040000 	mrseq	r0, (UNDEF: 4)
    2df0:	00000029 	andeq	r0, r0, r9, lsr #32
    2df4:	00027201 	andeq	r7, r2, r1, lsl #4
    2df8:	00033a00 	andeq	r3, r3, r0, lsl #20
    2dfc:	00947400 	addseq	r7, r4, r0, lsl #8
    2e00:	00015400 	andeq	r5, r1, r0, lsl #8
    2e04:	000d4400 	andeq	r4, sp, r0, lsl #8
    2e08:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2e0c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2e10:	03070403 	movweq	r0, #29699	; 0x7403
    2e14:	03000001 	movweq	r0, #1
    2e18:	00b60601 	adcseq	r0, r6, r1, lsl #12
    2e1c:	02030000 	andeq	r0, r3, #0
    2e20:	00014805 	andeq	r4, r1, r5, lsl #16
    2e24:	05040300 	streq	r0, [r4, #-768]	; 0x300
    2e28:	0000012b 	andeq	r0, r0, fp, lsr #2
    2e2c:	26050803 	strcs	r0, [r5], -r3, lsl #16
    2e30:	03000001 	movweq	r0, #1
    2e34:	00b40801 	adcseq	r0, r4, r1, lsl #16
    2e38:	02030000 	andeq	r0, r3, #0
    2e3c:	0000cf07 	andeq	ip, r0, r7, lsl #30
    2e40:	07040300 	streq	r0, [r4, -r0, lsl #6]
    2e44:	000000fe 	strdeq	r0, [r0], -lr
    2e48:	f9070803 			; <UNDEFINED> instruction: 0xf9070803
    2e4c:	03000000 	movweq	r0, #0
    2e50:	011d0704 	tsteq	sp, r4, lsl #14
    2e54:	01030000 	mrseq	r0, (UNDEF: 3)
    2e58:	0000bd08 	andeq	fp, r0, r8, lsl #26
    2e5c:	02010400 	andeq	r0, r1, #0, 8
    2e60:	0000b20c 	andeq	fp, r0, ip, lsl #4
    2e64:	05a00500 	streq	r0, [r0, #1280]!	; 0x500
    2e68:	05000000 	streq	r0, [r0, #-0]
    2e6c:	000006e2 	andeq	r0, r0, r2, ror #13
    2e70:	071b0501 	ldreq	r0, [fp, -r1, lsl #10]
    2e74:	05040000 	streq	r0, [r4, #-0]
    2e78:	0000072a 	andeq	r0, r0, sl, lsr #14
    2e7c:	07390505 	ldreq	r0, [r9, -r5, lsl #10]!
    2e80:	05060000 	streq	r0, [r6, #-0]
    2e84:	00000748 	andeq	r0, r0, r8, asr #14
    2e88:	07570507 	ldrbeq	r0, [r7, -r7, lsl #10]
    2e8c:	05030000 	streq	r0, [r3, #-0]
    2e90:	00000766 	andeq	r0, r0, r6, ror #14
    2e94:	0f060002 	svceq	0x00060002
    2e98:	02000007 	andeq	r0, r0, #7
    2e9c:	00007915 	andeq	r7, r0, r5, lsl r9
    2ea0:	07b60700 	ldreq	r0, [r6, r0, lsl #14]!
    2ea4:	57010000 	strpl	r0, [r1, -r0]
    2ea8:	00000025 	andeq	r0, r0, r5, lsr #32
    2eac:	00009474 	andeq	r9, r0, r4, ror r4
    2eb0:	0000001c 	andeq	r0, r0, ip, lsl r0
    2eb4:	00e09c01 	rsceq	r9, r0, r1, lsl #24
    2eb8:	84080000 	strhi	r0, [r8], #-0
    2ebc:	a8000094 	stmdage	r0, {r2, r4, r7}
    2ec0:	00000003 	andeq	r0, r0, r3
    2ec4:	00008809 	andeq	r8, r0, r9, lsl #16
    2ec8:	90370100 	eorsls	r0, r7, r0, lsl #2
    2ecc:	9c000094 	stcls	0, cr0, [r0], {148}	; 0x94
    2ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ed4:	0001e69c 	muleq	r1, ip, r6
    2ed8:	94980800 	ldrls	r0, [r8], #2048	; 0x800
    2edc:	03c90000 	biceq	r0, r9, #0
    2ee0:	a40a0000 	strge	r0, [sl], #-0
    2ee4:	d0000094 	mulle	r0, r4, r0
    2ee8:	16000003 	strne	r0, [r0], -r3
    2eec:	0b000001 	bleq	2ef8 <_start-0x5108>
    2ef0:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    2ef4:	0150010b 	cmpeq	r0, fp, lsl #2
    2ef8:	b00a003e 	andlt	r0, sl, lr, lsr r0
    2efc:	d0000094 	mulle	r0, r4, r0
    2f00:	2e000003 	cdpcs	0, 0, cr0, cr0, cr3, {0}
    2f04:	0b000001 	bleq	2f10 <_start-0x50f0>
    2f08:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    2f0c:	0150010b 	cmpeq	r0, fp, lsl #2
    2f10:	b408003f 	strlt	r0, [r8], #-63	; 0x3f
    2f14:	c9000094 	stmdbgt	r0, {r2, r4, r7}
    2f18:	0a000003 	beq	2f2c <_start-0x50d4>
    2f1c:	000094c4 	andeq	r9, r0, r4, asr #9
    2f20:	000003a8 	andeq	r0, r0, r8, lsr #7
    2f24:	0000014b 	andeq	r0, r0, fp, asr #2
    2f28:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    2f2c:	0a000075 	beq	3108 <_start-0x4ef8>
    2f30:	000094d0 	ldrdeq	r9, [r0], -r0
    2f34:	000003e6 	andeq	r0, r0, r6, ror #7
    2f38:	0000015f 	andeq	r0, r0, pc, asr r1
    2f3c:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    2f40:	08000075 	stmdaeq	r0, {r0, r2, r4, r5, r6}
    2f44:	000094d4 	ldrdeq	r9, [r0], -r4
    2f48:	000003c9 	andeq	r0, r0, r9, asr #7
    2f4c:	0094e00a 	addseq	lr, r4, sl
    2f50:	0003e600 	andeq	lr, r3, r0, lsl #12
    2f54:	00017b00 	andeq	r7, r1, r0, lsl #22
    2f58:	51010b00 	tstpl	r1, r0, lsl #22
    2f5c:	0a003001 	beq	ef68 <__bss_end__+0x51e0>
    2f60:	000094ec 	andeq	r9, r0, ip, ror #9
    2f64:	000003e6 	andeq	r0, r0, r6, ror #7
    2f68:	0000018e 	andeq	r0, r0, lr, lsl #3
    2f6c:	0151010b 	cmpeq	r1, fp, lsl #2
    2f70:	f80a0030 			; <UNDEFINED> instruction: 0xf80a0030
    2f74:	e6000094 			; <UNDEFINED> instruction: 0xe6000094
    2f78:	a1000003 	tstge	r0, r3
    2f7c:	0b000001 	bleq	2f88 <_start-0x5078>
    2f80:	36015101 	strcc	r5, [r1], -r1, lsl #2
    2f84:	95040a00 	strls	r0, [r4, #-2560]	; 0xa00
    2f88:	03e60000 	mvneq	r0, #0
    2f8c:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    2f90:	010b0000 	mrseq	r0, (UNDEF: 11)
    2f94:	00330151 	eorseq	r0, r3, r1, asr r1
    2f98:	0095100a 	addseq	r1, r5, sl
    2f9c:	0003e600 	andeq	lr, r3, r0, lsl #12
    2fa0:	0001c900 	andeq	ip, r1, r0, lsl #18
    2fa4:	51010b00 	tstpl	r1, r0, lsl #22
    2fa8:	010e0a03 	tsteq	lr, r3, lsl #20
    2fac:	951c0a00 	ldrls	r0, [ip, #-2560]	; 0xa00
    2fb0:	03e60000 	mvneq	r0, #0
    2fb4:	01dc0000 	bicseq	r0, ip, r0
    2fb8:	010b0000 	mrseq	r0, (UNDEF: 11)
    2fbc:	00330151 	eorseq	r0, r3, r1, asr r1
    2fc0:	00952008 	addseq	r2, r5, r8
    2fc4:	0003c900 	andeq	ip, r3, r0, lsl #18
    2fc8:	140c0000 	strne	r0, [ip], #-0
    2fcc:	01000002 	tsteq	r0, r2
    2fd0:	0000255d 	andeq	r2, r0, sp, asr r5
    2fd4:	00952c00 	addseq	r2, r5, r0, lsl #24
    2fd8:	00002800 	andeq	r2, r0, r0, lsl #16
    2fdc:	129c0100 	addsne	r0, ip, #0, 2
    2fe0:	08000002 	stmdaeq	r0, {r1}
    2fe4:	00009534 	andeq	r9, r0, r4, lsr r5
    2fe8:	000000bd 	strheq	r0, [r0], -sp
    2fec:	00954808 	addseq	r4, r5, r8, lsl #16
    2ff0:	0003a800 	andeq	sl, r3, r0, lsl #16
    2ff4:	000c0000 	andeq	r0, ip, r0
    2ff8:	01000008 	tsteq	r0, r8
    2ffc:	00002564 	andeq	r2, r0, r4, ror #10
    3000:	00955400 	addseq	r5, r5, r0, lsl #8
    3004:	00001c00 	andeq	r1, r0, r0, lsl #24
    3008:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
    300c:	08000002 	stmdaeq	r0, {r1}
    3010:	00009564 	andeq	r9, r0, r4, ror #10
    3014:	000003a8 	andeq	r0, r0, r8, lsr #7
    3018:	02440900 	subeq	r0, r4, #0, 18
    301c:	6a010000 	bvs	43024 <__bss_end__+0x3929c>
    3020:	00009570 	andeq	r9, r0, r0, ror r5
    3024:	0000002c 	andeq	r0, r0, ip, lsr #32
    3028:	02719c01 	rsbseq	r9, r1, #256	; 0x100
    302c:	630d0000 	movwvs	r0, #53248	; 0xd000
    3030:	2c6a0100 	stfcse	f0, [sl], #-0
    3034:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    3038:	08000020 	stmdaeq	r0, {r5}
    303c:	0000957c 	andeq	r9, r0, ip, ror r5
    3040:	00000212 	andeq	r0, r0, r2, lsl r2
    3044:	0095940e 	addseq	r9, r5, lr, lsl #8
    3048:	0003e600 	andeq	lr, r3, r0, lsl #12
    304c:	51010b00 	tstpl	r1, r0, lsl #22
    3050:	00007402 	andeq	r7, r0, r2, lsl #8
    3054:	07d40c00 	ldrbeq	r0, [r4, r0, lsl #24]
    3058:	74010000 	strvc	r0, [r1], #-0
    305c:	00000025 	andeq	r0, r0, r5, lsr #32
    3060:	0000959c 	muleq	r0, ip, r5
    3064:	0000000c 	andeq	r0, r0, ip
    3068:	02949c01 	addseq	r9, r4, #256	; 0x100
    306c:	a4080000 	strge	r0, [r8], #-0
    3070:	bd000095 	stclt	0, cr0, [r0, #-596]	; 0xfffffdac
    3074:	00000000 	andeq	r0, r0, r0
    3078:	00086f0c 	andeq	r6, r8, ip, lsl #30
    307c:	25780100 	ldrbcs	r0, [r8, #-256]!	; 0x100
    3080:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3084:	20000095 	mulcs	r0, r5, r0
    3088:	01000000 	mrseq	r0, (UNDEF: 0)
    308c:	0002c09c 	muleq	r2, ip, r0
    3090:	95b00800 	ldrls	r0, [r0, #2048]!	; 0x800
    3094:	02710000 	rsbseq	r0, r1, #0
    3098:	bc080000 	stclt	0, cr0, [r8], {-0}
    309c:	e6000095 			; <UNDEFINED> instruction: 0xe6000095
    30a0:	00000001 	andeq	r0, r0, r1
    30a4:	00081a0f 	andeq	r1, r8, pc, lsl #20
    30a8:	d1160100 	tstle	r6, r0, lsl #2
    30ac:	05000002 	streq	r0, [r0, #-2]
    30b0:	00967003 	addseq	r7, r6, r3
    30b4:	d7041000 	strle	r1, [r4, -r0]
    30b8:	11000002 	tstne	r0, r2
    30bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    30c0:	00080e0f 	andeq	r0, r8, pc, lsl #28
    30c4:	d1170100 	tstle	r7, r0, lsl #2
    30c8:	05000002 	streq	r0, [r0, #-2]
    30cc:	00964403 	addseq	r4, r6, r3, lsl #8
    30d0:	07990f00 	ldreq	r0, [r9, r0, lsl #30]
    30d4:	1a010000 	bne	430dc <__bss_end__+0x39354>
    30d8:	000002d1 	ldrdeq	r0, [r0], -r1
    30dc:	965c0305 	ldrbls	r0, [ip], -r5, lsl #6
    30e0:	e20f0000 	and	r0, pc, #0
    30e4:	01000007 	tsteq	r0, r7
    30e8:	0002d11b 	andeq	sp, r2, fp, lsl r1
    30ec:	4c030500 	cfstr32mi	mvfx0, [r3], {-0}
    30f0:	0f000096 	svceq	0x00000096
    30f4:	000007f1 	strdeq	r0, [r0], -r1
    30f8:	02d11c01 	sbcseq	r1, r1, #256	; 0x100
    30fc:	03050000 	movweq	r0, #20480	; 0x5000
    3100:	00009650 	andeq	r9, r0, r0, asr r6
    3104:	0008510f 	andeq	r5, r8, pc, lsl #2
    3108:	d11d0100 	tstle	sp, r0, lsl #2
    310c:	05000002 	streq	r0, [r0, #-2]
    3110:	00965403 	addseq	r5, r6, r3, lsl #8
    3114:	078a0f00 	streq	r0, [sl, r0, lsl #30]
    3118:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    311c:	000002d1 	ldrdeq	r0, [r0], -r1
    3120:	966c0305 	strbtls	r0, [ip], -r5, lsl #6
    3124:	600f0000 	andvs	r0, pc, r0
    3128:	01000008 	tsteq	r0, r8
    312c:	0002d11f 	andeq	sp, r2, pc, lsl r1
    3130:	40030500 	andmi	r0, r3, r0, lsl #10
    3134:	0f000096 	svceq	0x00000096
    3138:	000007a7 	andeq	r0, r0, r7, lsr #15
    313c:	02d12001 	sbcseq	r2, r1, #1
    3140:	03050000 	movweq	r0, #20480	; 0x5000
    3144:	00009668 	andeq	r9, r0, r8, ror #12
    3148:	0008420f 	andeq	r4, r8, pc, lsl #4
    314c:	d1210100 	teqle	r1, r0, lsl #2
    3150:	05000002 	streq	r0, [r0, #-2]
    3154:	00966403 	addseq	r6, r6, r3, lsl #8
    3158:	07c40f00 	strbeq	r0, [r4, r0, lsl #30]
    315c:	22010000 	andcs	r0, r1, #0
    3160:	000002d1 	ldrdeq	r0, [r0], -r1
    3164:	96480305 	strbls	r0, [r8], -r5, lsl #6
    3168:	320f0000 	andcc	r0, pc, #0
    316c:	01000008 	tsteq	r0, r8
    3170:	0002d123 	andeq	sp, r2, r3, lsr #2
    3174:	60030500 	andvs	r0, r3, r0, lsl #10
    3178:	0f000096 	svceq	0x00000096
    317c:	00000822 	andeq	r0, r0, r2, lsr #16
    3180:	02d12401 	sbcseq	r2, r1, #16777216	; 0x1000000
    3184:	03050000 	movweq	r0, #20480	; 0x5000
    3188:	00009658 	andeq	r9, r0, r8, asr r6
    318c:	0006f312 	andeq	pc, r6, r2, lsl r3	; <UNPREDICTABLE>
    3190:	2ca10300 	stccs	3, cr0, [r1]
    3194:	bd000000 	stclt	0, cr0, [r0, #-0]
    3198:	13000003 	movwne	r0, #3
    319c:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    31a0:	c3041000 	movwgt	r1, #16384	; 0x4000
    31a4:	14000003 	strne	r0, [r0], #-3
    31a8:	000003c8 	andeq	r0, r0, r8, asr #7
    31ac:	06231615 			; <UNDEFINED> instruction: 0x06231615
    31b0:	84030000 	strhi	r0, [r3], #-0
    31b4:	00065617 	andeq	r5, r6, r7, lsl r6
    31b8:	e6190200 	ldr	r0, [r9], -r0, lsl #4
    31bc:	13000003 	movwne	r0, #3
    31c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    31c4:	0000b213 	andeq	fp, r0, r3, lsl r2
    31c8:	71170000 	tstvc	r7, r0
    31cc:	03000005 	movweq	r0, #5
    31d0:	0003fc95 	muleq	r3, r5, ip
    31d4:	03fc1300 	mvnseq	r1, #0, 6
    31d8:	2c130000 	ldccs	0, cr0, [r3], {-0}
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	03c80410 	biceq	r0, r8, #16, 8	; 0x10000000
    31e4:	e0000000 	and	r0, r0, r0
    31e8:	04000000 	streq	r0, [r0], #-0
    31ec:	000fa800 	andeq	sl, pc, r0, lsl #16
    31f0:	29010400 	stmdbcs	r1, {sl}
    31f4:	01000000 	mrseq	r0, (UNDEF: 0)
    31f8:	00000890 	muleq	r0, r0, r8
    31fc:	0000033a 	andeq	r0, r0, sl, lsr r3
    3200:	000095c8 	andeq	r9, r0, r8, asr #11
    3204:	00000014 	andeq	r0, r0, r4, lsl r0
    3208:	00000dbf 			; <UNDEFINED> instruction: 0x00000dbf
    320c:	69050402 	stmdbvs	r5, {r1, sl}
    3210:	0300746e 	movweq	r7, #1134	; 0x46e
    3214:	01030704 	tsteq	r3, r4, lsl #14
    3218:	01030000 	mrseq	r0, (UNDEF: 3)
    321c:	0000b606 	andeq	fp, r0, r6, lsl #12
    3220:	05020300 	streq	r0, [r2, #-768]	; 0x300
    3224:	00000148 	andeq	r0, r0, r8, asr #2
    3228:	2b050403 	blcs	14423c <__bss_end__+0x13a4b4>
    322c:	03000001 	movweq	r0, #1
    3230:	01260508 	teqeq	r6, r8, lsl #10
    3234:	01030000 	mrseq	r0, (UNDEF: 3)
    3238:	0000b408 	andeq	fp, r0, r8, lsl #8
    323c:	07020300 	streq	r0, [r2, -r0, lsl #6]
    3240:	000000cf 	andeq	r0, r0, pc, asr #1
    3244:	fe070403 	cdp2	4, 0, cr0, cr7, cr3, {0}
    3248:	03000000 	movweq	r0, #0
    324c:	00f90708 	rscseq	r0, r9, r8, lsl #14
    3250:	04030000 	streq	r0, [r3], #-0
    3254:	00011d07 	andeq	r1, r1, r7, lsl #26
    3258:	08010300 	stmdaeq	r1, {r8, r9}
    325c:	000000bd 	strheq	r0, [r0], -sp
    3260:	00087f04 	andeq	r7, r8, r4, lsl #30
    3264:	25030100 	strcs	r0, [r3, #-256]	; 0x100
    3268:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    326c:	14000095 	strne	r0, [r0], #-149	; 0x95
    3270:	01000000 	mrseq	r0, (UNDEF: 0)
    3274:	0000b09c 	muleq	r0, ip, r0
    3278:	00630500 	rsbeq	r0, r3, r0, lsl #10
    327c:	00250301 	eoreq	r0, r5, r1, lsl #6
    3280:	20cc0000 	sbccs	r0, ip, r0
    3284:	d4060000 	strle	r0, [r6], #-0
    3288:	d6000095 			; <UNDEFINED> instruction: 0xd6000095
    328c:	07000000 	streq	r0, [r0, -r0]
    3290:	74025001 	strvc	r5, [r2], #-1
    3294:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3298:	00000025 	andeq	r0, r0, r5, lsr #32
    329c:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    32a0:	00002509 	andeq	r2, r0, r9, lsl #10
    32a4:	980a0000 	stmdals	sl, {}	; <UNPREDICTABLE>
    32a8:	01000003 	tsteq	r0, r3
    32ac:	0000d006 	andeq	sp, r0, r6
    32b0:	74030500 	strvc	r0, [r3], #-1280	; 0x500
    32b4:	0b000096 	bleq	3514 <_start-0x4aec>
    32b8:	0000b004 	andeq	fp, r0, r4
    32bc:	02440c00 	subeq	r0, r4, #0, 24
    32c0:	3a020000 	bcc	832c8 <__bss_end__+0x79540>
    32c4:	00002c09 	andeq	r2, r0, r9, lsl #24
    32c8:	Address 0x00000000000032c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__bss_end__+0x2b6324>
      18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__bss_end__+0x376ea0>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0b0b0024 	bleq	2c00c4 <__bss_end__+0x2b633c>
      30:	0e030b3e 	vmoveq.16	d3[0], r0
      34:	0f050000 	svceq	0x00050000
      38:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	13490026 	movtne	r0, #36902	; 0x9026
      44:	01070000 	mrseq	r0, (UNDEF: 7)
      48:	01134901 	tsteq	r3, r1, lsl #18
      4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
      50:	13490021 	movtne	r0, #36897	; 0x9021
      54:	00000b2f 	andeq	r0, r0, pc, lsr #22
      58:	0b011309 	bleq	44c84 <__bss_end__+0x3aefc>
      5c:	3b0b3a0b 	blcc	2ce890 <__bss_end__+0x2c4b08>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	000d0a00 	andeq	r0, sp, r0, lsl #20
      68:	0b3a0803 	bleq	e8207c <__bss_end__+0xe782f4>
      6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      70:	00000b38 	andeq	r0, r0, r8, lsr fp
      74:	03000d0b 	movweq	r0, #3339	; 0xd0b
      78:	3b0b3a0e 	blcc	2ce8b8 <__bss_end__+0x2c4b30>
      7c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
      80:	0c00000b 	stceq	0, cr0, [r0], {11}
      84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      88:	0b3a0e03 	bleq	e8389c <__bss_end__+0xe79b14>
      8c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      90:	06120111 			; <UNDEFINED> instruction: 0x06120111
      94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      98:	00130119 	andseq	r0, r3, r9, lsl r1
      9c:	00340d00 	eorseq	r0, r4, r0, lsl #26
      a0:	0b3a0803 	bleq	e820b4 <__bss_end__+0xe7832c>
      a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      a8:	00001802 	andeq	r1, r0, r2, lsl #16
      ac:	0300340e 	movweq	r3, #1038	; 0x40e
      b0:	3413490e 	ldrcc	r4, [r3], #-2318	; 0x90e
      b4:	00180219 	andseq	r0, r8, r9, lsl r2
      b8:	010b0f00 	tsteq	fp, r0, lsl #30
      bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
      c0:	00001301 	andeq	r1, r0, r1, lsl #6
      c4:	03003410 	movweq	r3, #1040	; 0x410
      c8:	3b0b3a08 	blcc	2ce8f0 <__bss_end__+0x2c4b68>
      cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      d0:	11000017 	tstne	r0, r7, lsl r0
      d4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
      d8:	34120000 	ldrcc	r0, [r2], #-0
      dc:	3a0e0300 	bcc	380ce4 <__bss_end__+0x376f5c>
      e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      e4:	00170213 	andseq	r0, r7, r3, lsl r2
      e8:	82891300 	addhi	r1, r9, #0, 6
      ec:	01110101 	tsteq	r1, r1, lsl #2
      f0:	13011331 	movwne	r1, #4913	; 0x1331
      f4:	8a140000 	bhi	5000fc <__bss_end__+0x4f6374>
      f8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
      fc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     100:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
     104:	11000182 	smlabbne	r0, r2, r1, r0
     108:	00133101 	andseq	r3, r3, r1, lsl #2
     10c:	82891600 	addhi	r1, r9, #0, 12
     110:	01110101 	tsteq	r1, r1, lsl #2
     114:	00001331 	andeq	r1, r0, r1, lsr r3
     118:	49002117 	stmdbmi	r0, {r0, r1, r2, r4, r8, sp}
     11c:	00052f13 	andeq	r2, r5, r3, lsl pc
     120:	012e1800 	teqeq	lr, r0, lsl #16
     124:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     128:	0b3b0b3a 	bleq	ec2e18 <__bss_end__+0xeb9090>
     12c:	13491927 	movtne	r1, #39207	; 0x9927
     130:	1301193c 	movwne	r1, #6460	; 0x193c
     134:	05190000 	ldreq	r0, [r9, #-0]
     138:	00134900 	andseq	r4, r3, r0, lsl #18
     13c:	00181a00 	andseq	r1, r8, r0, lsl #20
     140:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     144:	03193f00 	tsteq	r9, #0, 30
     148:	3b0b3a0e 	blcc	2ce988 <__bss_end__+0x2c4c00>
     14c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     150:	1c000019 	stcne	0, cr0, [r0], {25}
     154:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     158:	0b3a0e03 	bleq	e8396c <__bss_end__+0xe79be4>
     15c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     160:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     164:	01000000 	mrseq	r0, (UNDEF: 0)
     168:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     16c:	0e030b13 	vmoveq.32	d3[0], r0
     170:	01110e1b 	tsteq	r1, fp, lsl lr
     174:	17100612 			; <UNDEFINED> instruction: 0x17100612
     178:	24020000 	strcs	r0, [r2], #-0
     17c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     180:	0008030b 	andeq	r0, r8, fp, lsl #6
     184:	00240300 	eoreq	r0, r4, r0, lsl #6
     188:	0b3e0b0b 	bleq	f82dbc <__bss_end__+0xf79034>
     18c:	00000e03 	andeq	r0, r0, r3, lsl #28
     190:	03001604 	movweq	r1, #1540	; 0x604
     194:	3b0b3a0e 	blcc	2ce9d4 <__bss_end__+0x2c4c4c>
     198:	0013490b 	andseq	r4, r3, fp, lsl #18
     19c:	000f0500 	andeq	r0, pc, r0, lsl #10
     1a0:	00000b0b 	andeq	r0, r0, fp, lsl #22
     1a4:	0b000f06 	bleq	3dc4 <_start-0x423c>
     1a8:	0013490b 	andseq	r4, r3, fp, lsl #18
     1ac:	00260700 	eoreq	r0, r6, r0, lsl #14
     1b0:	00001349 	andeq	r1, r0, r9, asr #6
     1b4:	0b011308 	bleq	44ddc <__bss_end__+0x3b054>
     1b8:	3b0b3a0b 	blcc	2ce9ec <__bss_end__+0x2c4c64>
     1bc:	0013010b 	andseq	r0, r3, fp, lsl #2
     1c0:	000d0900 	andeq	r0, sp, r0, lsl #18
     1c4:	0b3a0803 	bleq	e821d8 <__bss_end__+0xe78450>
     1c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1cc:	00000b38 	andeq	r0, r0, r8, lsr fp
     1d0:	03000d0a 	movweq	r0, #3338	; 0xd0a
     1d4:	3b0b3a0e 	blcc	2cea14 <__bss_end__+0x2c4c8c>
     1d8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     1dc:	0b00000b 	bleq	210 <_start-0x7df0>
     1e0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     1e4:	0b3a0b0b 	bleq	e82e18 <__bss_end__+0xe79090>
     1e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     1ec:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     1f0:	490e0300 	stmdbmi	lr, {r8, r9}
     1f4:	340b3813 	strcc	r3, [fp], #-2067	; 0x813
     1f8:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     1fc:	0e03012e 	adfeqsp	f0, f3, #0.5
     200:	0b3b0b3a 	bleq	ec2ef0 <__bss_end__+0xeb9168>
     204:	0b201927 	bleq	8066a8 <__bss_end__+0x7fc920>
     208:	00001301 	andeq	r1, r0, r1, lsl #6
     20c:	0300050e 	movweq	r0, #1294	; 0x50e
     210:	3b0b3a0e 	blcc	2cea50 <__bss_end__+0x2c4cc8>
     214:	0013490b 	andseq	r4, r3, fp, lsl #18
     218:	00050f00 	andeq	r0, r5, r0, lsl #30
     21c:	0b3a0803 	bleq	e82230 <__bss_end__+0xe784a8>
     220:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     224:	0b100000 	bleq	40022c <__bss_end__+0x3f64a4>
     228:	11000001 	tstne	r0, r1
     22c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     230:	0b3b0b3a 	bleq	ec2f20 <__bss_end__+0xeb9198>
     234:	00001349 	andeq	r1, r0, r9, asr #6
     238:	3f012e12 	svccc	0x00012e12
     23c:	3a0e0319 	bcc	380ea8 <__bss_end__+0x377120>
     240:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     244:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     248:	97184006 	ldrls	r4, [r8, -r6]
     24c:	13011942 	movwne	r1, #6466	; 0x1942
     250:	05130000 	ldreq	r0, [r3, #-0]
     254:	3a0e0300 	bcc	380e5c <__bss_end__+0x3770d4>
     258:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     25c:	00170213 	andseq	r0, r7, r3, lsl r2
     260:	00051400 	andeq	r1, r5, r0, lsl #8
     264:	0b3a0803 	bleq	e82278 <__bss_end__+0xe784f0>
     268:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     26c:	00001702 	andeq	r1, r0, r2, lsl #14
     270:	03003415 	movweq	r3, #1045	; 0x415
     274:	3b0b3a08 	blcc	2cea9c <__bss_end__+0x2c4d14>
     278:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     27c:	16000018 			; <UNDEFINED> instruction: 0x16000018
     280:	08030034 	stmdaeq	r3, {r2, r4, r5}
     284:	0b3b0b3a 	bleq	ec2f74 <__bss_end__+0xeb91ec>
     288:	17021349 	strne	r1, [r2, -r9, asr #6]
     28c:	34170000 	ldrcc	r0, [r7], #-0
     290:	3a080300 	bcc	200e98 <__bss_end__+0x1f7110>
     294:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     298:	18000013 	stmdane	r0, {r0, r1, r4}
     29c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2a0:	0b3b0b3a 	bleq	ec2f90 <__bss_end__+0xeb9208>
     2a4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     2a8:	0b190000 	bleq	6402b0 <__bss_end__+0x636528>
     2ac:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     2b0:	00130106 	andseq	r0, r3, r6, lsl #2
     2b4:	011d1a00 	tsteq	sp, r0, lsl #20
     2b8:	01111331 	tsteq	r1, r1, lsr r3
     2bc:	0b580612 	bleq	1601b0c <__bss_end__+0x15f7d84>
     2c0:	13010b59 	movwne	r0, #7001	; 0x1b59
     2c4:	051b0000 	ldreq	r0, [fp, #-0]
     2c8:	02133100 	andseq	r3, r3, #0, 2
     2cc:	1c000017 	stcne	0, cr0, [r0], {23}
     2d0:	13310005 	teqne	r1, #5
     2d4:	00001802 	andeq	r1, r0, r2, lsl #16
     2d8:	3100051d 	tstcc	r0, sp, lsl r5
     2dc:	000b1c13 	andeq	r1, fp, r3, lsl ip
     2e0:	010b1e00 	tsteq	fp, r0, lsl #28
     2e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2e8:	341f0000 	ldrcc	r0, [pc], #-0	; 2f0 <_start-0x7d10>
     2ec:	02133100 	andseq	r3, r3, #0, 2
     2f0:	20000017 	andcs	r0, r0, r7, lsl r0
     2f4:	01018289 	smlabbeq	r1, r9, r2, r8
     2f8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     2fc:	8a210000 	bhi	840304 <__bss_end__+0x83657c>
     300:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     304:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     308:	1d220000 	stcne	0, cr0, [r2, #-0]
     30c:	11133101 	tstne	r3, r1, lsl #2
     310:	58061201 	stmdapl	r6, {r0, r9, ip}
     314:	000b590b 	andeq	r5, fp, fp, lsl #18
     318:	012e2300 	teqeq	lr, r0, lsl #6
     31c:	0b3a0e03 	bleq	e83b30 <__bss_end__+0xe79da8>
     320:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     324:	0b201349 	bleq	805050 <__bss_end__+0x7fb2c8>
     328:	00001301 	andeq	r1, r0, r1, lsl #6
     32c:	3f012e24 	svccc	0x00012e24
     330:	3a0e0319 	bcc	380f9c <__bss_end__+0x377214>
     334:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     338:	11134919 	tstne	r3, r9, lsl r9
     33c:	40061201 	andmi	r1, r6, r1, lsl #4
     340:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     344:	00001301 	andeq	r1, r0, r1, lsl #6
     348:	01828925 	orreq	r8, r2, r5, lsr #18
     34c:	31011100 	mrscc	r1, (UNDEF: 17)
     350:	26000013 			; <UNDEFINED> instruction: 0x26000013
     354:	01018289 	smlabbeq	r1, r9, r2, r8
     358:	13310111 	teqne	r1, #1073741828	; 0x40000004
     35c:	00001301 	andeq	r1, r0, r1, lsl #6
     360:	03003427 	movweq	r3, #1063	; 0x427
     364:	3b0b3a0e 	blcc	2ceba4 <__bss_end__+0x2c4e1c>
     368:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     36c:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
     370:	13310005 	teqne	r1, #5
     374:	05290000 	streq	r0, [r9, #-0]!
     378:	3a0e0300 	bcc	380f80 <__bss_end__+0x3771f8>
     37c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     380:	00180213 	andseq	r0, r8, r3, lsl r2
     384:	00342a00 	eorseq	r2, r4, r0, lsl #20
     388:	13490e03 	movtne	r0, #40451	; 0x9e03
     38c:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
     390:	012b0000 	teqeq	fp, r0
     394:	01134901 	tsteq	r3, r1, lsl #18
     398:	2c000013 	stccs	0, cr0, [r0], {19}
     39c:	13490021 	movtne	r0, #36897	; 0x9021
     3a0:	00000b2f 	andeq	r0, r0, pc, lsr #22
     3a4:	0300342d 	movweq	r3, #1069	; 0x42d
     3a8:	3b0b3a08 	blcc	2cebd0 <__bss_end__+0x2c4e48>
     3ac:	1c13490b 	ldcne	9, cr4, [r3], {11}
     3b0:	2e000006 	cdpcs	0, 0, cr0, cr0, cr6, {0}
     3b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     3b8:	0b3b0b3a 	bleq	ec30a8 <__bss_end__+0xeb9320>
     3bc:	0b1c1349 	bleq	7050e8 <__bss_end__+0x6fb360>
     3c0:	052f0000 	streq	r0, [pc, #-0]!	; 3c8 <_start-0x7c38>
     3c4:	3a080300 	bcc	200fcc <__bss_end__+0x1f7244>
     3c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3cc:	00180213 	andseq	r0, r8, r3, lsl r2
     3d0:	00183000 	andseq	r3, r8, r0
     3d4:	21310000 	teqcs	r1, r0
     3d8:	2f134900 	svccs	0x00134900
     3dc:	32000005 	andcc	r0, r0, #5
     3e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     3e4:	0b3a0e03 	bleq	e83bf8 <__bss_end__+0xe79e70>
     3e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3ec:	1301193c 	movwne	r1, #6460	; 0x193c
     3f0:	05330000 	ldreq	r0, [r3, #-0]!
     3f4:	00134900 	andseq	r4, r3, r0, lsl #18
     3f8:	002e3400 	eoreq	r3, lr, r0, lsl #8
     3fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     400:	0b3b0b3a 	bleq	ec30f0 <__bss_end__+0xeb9368>
     404:	13491927 	movtne	r1, #39207	; 0x9927
     408:	0000193c 	andeq	r1, r0, ip, lsr r9
     40c:	3f012e35 	svccc	0x00012e35
     410:	3a0e0319 	bcc	38107c <__bss_end__+0x3772f4>
     414:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     418:	3c134919 	ldccc	9, cr4, [r3], {25}
     41c:	00130119 	andseq	r0, r3, r9, lsl r1
     420:	002e3600 	eoreq	r3, lr, r0, lsl #12
     424:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     428:	0b3b0b3a 	bleq	ec3118 <__bss_end__+0xeb9390>
     42c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     430:	2e370000 	cdpcs	0, 3, cr0, cr7, cr0, {0}
     434:	03193f01 	tsteq	r9, #1, 30
     438:	3b0b3a0e 	blcc	2cec78 <__bss_end__+0x2c4ef0>
     43c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     440:	00193c13 	andseq	r3, r9, r3, lsl ip
     444:	11010000 	mrsne	r0, (UNDEF: 1)
     448:	130e2501 	movwne	r2, #58625	; 0xe501
     44c:	1b0e030b 	blne	381080 <__bss_end__+0x3772f8>
     450:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     454:	00171006 	andseq	r1, r7, r6
     458:	00160200 	andseq	r0, r6, r0, lsl #4
     45c:	0b3a0e03 	bleq	e83c70 <__bss_end__+0xe79ee8>
     460:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     464:	13030000 	movwne	r0, #12288	; 0x3000
     468:	0b0e0301 	bleq	381074 <__bss_end__+0x3772ec>
     46c:	3b0b3a0b 	blcc	2ceca0 <__bss_end__+0x2c4f18>
     470:	0013010b 	andseq	r0, r3, fp, lsl #2
     474:	000d0400 	andeq	r0, sp, r0, lsl #8
     478:	13490e03 	movtne	r0, #40451	; 0x9e03
     47c:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
     480:	0f050000 	svceq	0x00050000
     484:	000b0b00 	andeq	r0, fp, r0, lsl #22
     488:	00240600 	eoreq	r0, r4, r0, lsl #12
     48c:	0b3e0b0b 	bleq	f830c0 <__bss_end__+0xf79338>
     490:	00000803 	andeq	r0, r0, r3, lsl #16
     494:	0b002407 	bleq	94b8 <uart_init+0x28>
     498:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     49c:	0800000e 	stmdaeq	r0, {r1, r2, r3}
     4a0:	0b0b000f 	bleq	2c04e4 <__bss_end__+0x2b675c>
     4a4:	00001349 	andeq	r1, r0, r9, asr #6
     4a8:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
     4ac:	0a000013 	beq	500 <_start-0x7b00>
     4b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4b4:	0b3a0e03 	bleq	e83cc8 <__bss_end__+0xe79f40>
     4b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4bc:	01111349 	tsteq	r1, r9, asr #6
     4c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4c8:	0b000013 	bleq	51c <_start-0x7ae4>
     4cc:	08030005 	stmdaeq	r3, {r0, r2}
     4d0:	0b3b0b3a 	bleq	ec31c0 <__bss_end__+0xeb9438>
     4d4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     4d8:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
     4dc:	0d000000 	stceq	0, cr0, [r0, #-0]
     4e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     4e4:	0b3b0b3a 	bleq	ec31d4 <__bss_end__+0xeb944c>
     4e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     4ec:	340e0000 	strcc	r0, [lr], #-0
     4f0:	3a0e0300 	bcc	3810f8 <__bss_end__+0x377370>
     4f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4f8:	00180213 	andseq	r0, r8, r3, lsl r2
     4fc:	00340f00 	eorseq	r0, r4, r0, lsl #30
     500:	0b3a0803 	bleq	e82514 <__bss_end__+0xe7878c>
     504:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     508:	00001702 	andeq	r1, r0, r2, lsl #14
     50c:	01828910 	orreq	r8, r2, r0, lsl r9
     510:	31011101 	tstcc	r1, r1, lsl #2
     514:	00130113 	andseq	r0, r3, r3, lsl r1
     518:	828a1100 	addhi	r1, sl, #0, 2
     51c:	18020001 	stmdane	r2, {r0}
     520:	00184291 	mulseq	r8, r1, r2
     524:	82891200 	addhi	r1, r9, #0, 4
     528:	01110101 	tsteq	r1, r1, lsl #2
     52c:	01130000 	tsteq	r3, r0
     530:	01134901 	tsteq	r3, r1, lsl #18
     534:	14000013 	strne	r0, [r0], #-19
     538:	13490021 	movtne	r0, #36897	; 0x9021
     53c:	0000052f 	andeq	r0, r0, pc, lsr #10
     540:	27011515 	smladcs	r1, r5, r5, r1
     544:	01134919 	tsteq	r3, r9, lsl r9
     548:	16000013 			; <UNDEFINED> instruction: 0x16000013
     54c:	13490005 	movtne	r0, #36869	; 0x9005
     550:	34170000 	ldrcc	r0, [r7], #-0
     554:	3a0e0300 	bcc	38115c <__bss_end__+0x3773d4>
     558:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     55c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     560:	18000019 	stmdane	r0, {r0, r3, r4}
     564:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     568:	0b3a0e03 	bleq	e83d7c <__bss_end__+0xe79ff4>
     56c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     570:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     574:	01000000 	mrseq	r0, (UNDEF: 0)
     578:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     57c:	0e030b13 	vmoveq.32	d3[0], r0
     580:	01110e1b 	tsteq	r1, fp, lsl lr
     584:	17100612 			; <UNDEFINED> instruction: 0x17100612
     588:	24020000 	strcs	r0, [r2], #-0
     58c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     590:	0008030b 	andeq	r0, r8, fp, lsl #6
     594:	00240300 	eoreq	r0, r4, r0, lsl #6
     598:	0b3e0b0b 	bleq	f831cc <__bss_end__+0xf79444>
     59c:	00000e03 	andeq	r0, r0, r3, lsl #28
     5a0:	0b000f04 	bleq	41b8 <_start-0x3e48>
     5a4:	0013490b 	andseq	r4, r3, fp, lsl #18
     5a8:	00260500 	eoreq	r0, r6, r0, lsl #10
     5ac:	00001349 	andeq	r1, r0, r9, asr #6
     5b0:	3f012e06 	svccc	0x00012e06
     5b4:	3a0e0319 	bcc	381220 <__bss_end__+0x377498>
     5b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5bc:	11134919 	tstne	r3, r9, lsl r9
     5c0:	40061201 	andmi	r1, r6, r1, lsl #4
     5c4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     5c8:	00001301 	andeq	r1, r0, r1, lsl #6
     5cc:	03000507 	movweq	r0, #1287	; 0x507
     5d0:	3b0b3a08 	blcc	2cedf8 <__bss_end__+0x2c5070>
     5d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5d8:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
     5dc:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     5e0:	13011349 	movwne	r1, #4937	; 0x1349
     5e4:	05090000 	streq	r0, [r9, #-0]
     5e8:	00134900 	andseq	r4, r3, r0, lsl #18
     5ec:	00340a00 	eorseq	r0, r4, r0, lsl #20
     5f0:	0b3a0e03 	bleq	e83e04 <__bss_end__+0xe7a07c>
     5f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5f8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     5fc:	340b0000 	strcc	r0, [fp], #-0
     600:	3a0e0300 	bcc	381208 <__bss_end__+0x377480>
     604:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     608:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     60c:	00000018 	andeq	r0, r0, r8, lsl r0
     610:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     614:	030b130e 	movweq	r1, #45838	; 0xb30e
     618:	110e1b0e 	tstne	lr, lr, lsl #22
     61c:	10061201 	andne	r1, r6, r1, lsl #4
     620:	02000017 	andeq	r0, r0, #23
     624:	0b0b0024 	bleq	2c06bc <__bss_end__+0x2b6934>
     628:	0e030b3e 	vmoveq.16	d3[0], r0
     62c:	24030000 	strcs	r0, [r3], #-0
     630:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     634:	0008030b 	andeq	r0, r8, fp, lsl #6
     638:	000f0400 	andeq	r0, pc, r0, lsl #8
     63c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     640:	26050000 	strcs	r0, [r5], -r0
     644:	00134900 	andseq	r4, r3, r0, lsl #18
     648:	00160600 	andseq	r0, r6, r0, lsl #12
     64c:	0b3a0e03 	bleq	e83e60 <__bss_end__+0xe7a0d8>
     650:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     654:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     658:	03193f01 	tsteq	r9, #1, 30
     65c:	3b0b3a0e 	blcc	2cee9c <__bss_end__+0x2c5114>
     660:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     664:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     668:	97184006 	ldrls	r4, [r8, -r6]
     66c:	00001942 	andeq	r1, r0, r2, asr #18
     670:	03000508 	movweq	r0, #1288	; 0x508
     674:	3b0b3a08 	blcc	2cee9c <__bss_end__+0x2c5114>
     678:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     67c:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
     680:	08030034 	stmdaeq	r3, {r2, r4, r5}
     684:	0b3b0b3a 	bleq	ec3374 <__bss_end__+0xeb95ec>
     688:	17021349 	strne	r1, [r2, -r9, asr #6]
     68c:	01000000 	mrseq	r0, (UNDEF: 0)
     690:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     694:	0e030b13 	vmoveq.32	d3[0], r0
     698:	01110e1b 	tsteq	r1, fp, lsl lr
     69c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     6a0:	24020000 	strcs	r0, [r2], #-0
     6a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6a8:	0008030b 	andeq	r0, r8, fp, lsl #6
     6ac:	00240300 	eoreq	r0, r4, r0, lsl #6
     6b0:	0b3e0b0b 	bleq	f832e4 <__bss_end__+0xf7955c>
     6b4:	00000e03 	andeq	r0, r0, r3, lsl #28
     6b8:	0b000f04 	bleq	42d0 <_start-0x3d30>
     6bc:	0500000b 	streq	r0, [r0, #-11]
     6c0:	0b0b000f 	bleq	2c0704 <__bss_end__+0x2b697c>
     6c4:	00001349 	andeq	r1, r0, r9, asr #6
     6c8:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     6cc:	07000013 	smladeq	r0, r3, r0, r0
     6d0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     6d4:	0b3b0b3a 	bleq	ec33c4 <__bss_end__+0xeb963c>
     6d8:	00001349 	andeq	r1, r0, r9, asr #6
     6dc:	03011308 	movweq	r1, #4872	; 0x1308
     6e0:	3a0b0b0e 	bcc	2c3320 <__bss_end__+0x2b9598>
     6e4:	010b3b0b 	tsteq	fp, fp, lsl #22
     6e8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     6ec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6f0:	0b381349 	bleq	e0541c <__bss_end__+0xdfb694>
     6f4:	00001934 	andeq	r1, r0, r4, lsr r9
     6f8:	03012e0a 	movweq	r2, #7690	; 0x1e0a
     6fc:	3b0b3a0e 	blcc	2cef3c <__bss_end__+0x2c51b4>
     700:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     704:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     708:	97184006 	ldrls	r4, [r8, -r6]
     70c:	13011942 	movwne	r1, #6466	; 0x1942
     710:	050b0000 	streq	r0, [fp, #-0]
     714:	3a080300 	bcc	20131c <__bss_end__+0x1f7594>
     718:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     71c:	00170213 	andseq	r0, r7, r3, lsl r2
     720:	012e0c00 	teqeq	lr, r0, lsl #24
     724:	0b3a0803 	bleq	e82738 <__bss_end__+0xe789b0>
     728:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     72c:	01111349 	tsteq	r1, r9, asr #6
     730:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     734:	01194297 			; <UNDEFINED> instruction: 0x01194297
     738:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     73c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     740:	0b3b0b3a 	bleq	ec3430 <__bss_end__+0xeb96a8>
     744:	17021349 	strne	r1, [r2, -r9, asr #6]
     748:	050e0000 	streq	r0, [lr, #-0]
     74c:	3a0e0300 	bcc	381354 <__bss_end__+0x3775cc>
     750:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     754:	00180213 	andseq	r0, r8, r3, lsl r2
     758:	00340f00 	eorseq	r0, r4, r0, lsl #30
     75c:	0b3a0803 	bleq	e82770 <__bss_end__+0xe789e8>
     760:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     764:	00001802 	andeq	r1, r0, r2, lsl #16
     768:	03003410 	movweq	r3, #1040	; 0x410
     76c:	3b0b3a08 	blcc	2cef94 <__bss_end__+0x2c520c>
     770:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     774:	11000017 	tstne	r0, r7, lsl r0
     778:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     77c:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
     780:	00001802 	andeq	r1, r0, r2, lsl #16
     784:	11010b12 	tstne	r1, r2, lsl fp
     788:	01061201 	tsteq	r6, r1, lsl #4
     78c:	13000013 	movwne	r0, #19
     790:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     794:	0b3b0b3a 	bleq	ec3484 <__bss_end__+0xeb96fc>
     798:	17021349 	strne	r1, [r2, -r9, asr #6]
     79c:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     7a0:	11010182 	smlabbne	r1, r2, r1, r0
     7a4:	01133101 	tsteq	r3, r1, lsl #2
     7a8:	15000013 	strne	r0, [r0, #-19]
     7ac:	0001828a 	andeq	r8, r1, sl, lsl #5
     7b0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     7b4:	16000018 			; <UNDEFINED> instruction: 0x16000018
     7b8:	00018289 	andeq	r8, r1, r9, lsl #5
     7bc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     7c0:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
     7c4:	11010182 	smlabbne	r1, r2, r1, r0
     7c8:	00133101 	andseq	r3, r3, r1, lsl #2
     7cc:	01011800 	tsteq	r1, r0, lsl #16
     7d0:	13011349 	movwne	r1, #4937	; 0x1349
     7d4:	21190000 	tstcs	r9, r0
     7d8:	2f134900 	svccs	0x00134900
     7dc:	1a00000b 	bne	810 <_start-0x77f0>
     7e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7e4:	0b3a0e03 	bleq	e83ff8 <__bss_end__+0xe7a270>
     7e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     7f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     7f4:	00130119 	andseq	r0, r3, r9, lsl r1
     7f8:	01151b00 	tsteq	r5, r0, lsl #22
     7fc:	13491927 	movtne	r1, #39207	; 0x9927
     800:	00001301 	andeq	r1, r0, r1, lsl #6
     804:	4900051c 	stmdbmi	r0, {r2, r3, r4, r8, sl}
     808:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     80c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     810:	0b3a0e03 	bleq	e84024 <__bss_end__+0xe7a29c>
     814:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     818:	01111349 	tsteq	r1, r9, asr #6
     81c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     820:	01194297 			; <UNDEFINED> instruction: 0x01194297
     824:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     828:	0111010b 	tsteq	r1, fp, lsl #2
     82c:	00000612 	andeq	r0, r0, r2, lsl r6
     830:	0300341f 	movweq	r3, #1055	; 0x41f
     834:	3b0b3a0e 	blcc	2cf074 <__bss_end__+0x2c52ec>
     838:	3f13490b 	svccc	0x0013490b
     83c:	00193c19 	andseq	r3, r9, r9, lsl ip
     840:	012e2000 	teqeq	lr, r0
     844:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     848:	0b3b0b3a 	bleq	ec3538 <__bss_end__+0xeb97b0>
     84c:	13491927 	movtne	r1, #39207	; 0x9927
     850:	1301193c 	movwne	r1, #6460	; 0x193c
     854:	18210000 	stmdane	r1!, {}	; <UNPREDICTABLE>
     858:	22000000 	andcs	r0, r0, #0
     85c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     860:	0b3a0e03 	bleq	e84074 <__bss_end__+0xe7a2ec>
     864:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     868:	0000193c 	andeq	r1, r0, ip, lsr r9
     86c:	01110100 	tsteq	r1, r0, lsl #2
     870:	0b130e25 	bleq	4c410c <__bss_end__+0x4ba384>
     874:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     878:	06120111 			; <UNDEFINED> instruction: 0x06120111
     87c:	00001710 	andeq	r1, r0, r0, lsl r7
     880:	0b002402 	bleq	9890 <__FUNCTION__.4224+0x4>
     884:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     888:	03000008 	movweq	r0, #8
     88c:	0b0b0024 	bleq	2c0924 <__bss_end__+0x2b6b9c>
     890:	0e030b3e 	vmoveq.16	d3[0], r0
     894:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     898:	03193f01 	tsteq	r9, #1, 30
     89c:	3b0b3a0e 	blcc	2cf0dc <__bss_end__+0x2c5354>
     8a0:	1119270b 	tstne	r9, fp, lsl #14
     8a4:	40061201 	andmi	r1, r6, r1, lsl #4
     8a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8ac:	00001301 	andeq	r1, r0, r1, lsl #6
     8b0:	03003405 	movweq	r3, #1029	; 0x405
     8b4:	3b0b3a08 	blcc	2cf0dc <__bss_end__+0x2c5354>
     8b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8bc:	06000017 			; <UNDEFINED> instruction: 0x06000017
     8c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8c4:	0b3a0e03 	bleq	e840d8 <__bss_end__+0xe7a350>
     8c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     8cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     8d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     8d4:	00000019 	andeq	r0, r0, r9, lsl r0
     8d8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     8dc:	030b130e 	movweq	r1, #45838	; 0xb30e
     8e0:	110e1b0e 	tstne	lr, lr, lsl #22
     8e4:	10061201 	andne	r1, r6, r1, lsl #4
     8e8:	02000017 	andeq	r0, r0, #23
     8ec:	0b0b0024 	bleq	2c0984 <__bss_end__+0x2b6bfc>
     8f0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     8f4:	24030000 	strcs	r0, [r3], #-0
     8f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8fc:	000e030b 	andeq	r0, lr, fp, lsl #6
     900:	000f0400 	andeq	r0, pc, r0, lsl #8
     904:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     908:	26050000 	strcs	r0, [r5], -r0
     90c:	00134900 	andseq	r4, r3, r0, lsl #18
     910:	012e0600 	teqeq	lr, r0, lsl #12
     914:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     918:	0b3b0b3a 	bleq	ec3608 <__bss_end__+0xeb9880>
     91c:	01111927 	tsteq	r1, r7, lsr #18
     920:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     924:	01194297 			; <UNDEFINED> instruction: 0x01194297
     928:	07000013 	smladeq	r0, r3, r0, r0
     92c:	01018289 	smlabbeq	r1, r9, r2, r8
     930:	13010111 	movwne	r0, #4369	; 0x1111
     934:	8a080000 	bhi	20093c <__bss_end__+0x1f6bb4>
     938:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     93c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     940:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
     944:	11010182 	smlabbne	r1, r2, r1, r0
     948:	01133101 	tsteq	r3, r1, lsl #2
     94c:	0a000013 	beq	9a0 <_start-0x7660>
     950:	00018289 	andeq	r8, r1, r9, lsl #5
     954:	13310111 	teqne	r1, #1073741828	; 0x40000004
     958:	150b0000 	strne	r0, [fp, #-0]
     95c:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     960:	00130113 	andseq	r0, r3, r3, lsl r1
     964:	00050c00 	andeq	r0, r5, r0, lsl #24
     968:	00001349 	andeq	r1, r0, r9, asr #6
     96c:	0300340d 	movweq	r3, #1037	; 0x40d
     970:	3b0b3a0e 	blcc	2cf1b0 <__bss_end__+0x2c5428>
     974:	3f13490b 	svccc	0x0013490b
     978:	00193c19 	andseq	r3, r9, r9, lsl ip
     97c:	012e0e00 	teqeq	lr, r0, lsl #28
     980:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     984:	0b3b0b3a 	bleq	ec3674 <__bss_end__+0xeb98ec>
     988:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     98c:	00001301 	andeq	r1, r0, r1, lsl #6
     990:	3f002e0f 	svccc	0x00002e0f
     994:	3a0e0319 	bcc	381600 <__bss_end__+0x377878>
     998:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     99c:	00193c19 	andseq	r3, r9, r9, lsl ip
     9a0:	11010000 	mrsne	r0, (UNDEF: 1)
     9a4:	130e2501 	movwne	r2, #58625	; 0xe501
     9a8:	1b0e030b 	blne	3815dc <__bss_end__+0x377854>
     9ac:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     9b0:	00171006 	andseq	r1, r7, r6
     9b4:	00240200 	eoreq	r0, r4, r0, lsl #4
     9b8:	0b3e0b0b 	bleq	f835ec <__bss_end__+0xf79864>
     9bc:	00000803 	andeq	r0, r0, r3, lsl #16
     9c0:	0b002403 	bleq	99d4 <__bss_start__+0x50>
     9c4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9c8:	0400000e 	streq	r0, [r0], #-14
     9cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9d0:	0b3a0e03 	bleq	e841e4 <__bss_end__+0xe7a45c>
     9d4:	01110b3b 	tsteq	r1, fp, lsr fp
     9d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     9e0:	05000013 	streq	r0, [r0, #-19]
     9e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9e8:	0b3b0b3a 	bleq	ec36d8 <__bss_end__+0xeb9950>
     9ec:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     9f0:	0000193c 	andeq	r1, r0, ip, lsr r9
     9f4:	3f012e06 	svccc	0x00012e06
     9f8:	3a0e0319 	bcc	381664 <__bss_end__+0x3778dc>
     9fc:	3c0b3b0b 	stccc	11, cr3, [fp], {11}
     a00:	00130119 	andseq	r0, r3, r9, lsl r1
     a04:	00180700 	andseq	r0, r8, r0, lsl #14
     a08:	34080000 	strcc	r0, [r8], #-0
     a0c:	3a080300 	bcc	201614 <__bss_end__+0x1f788c>
     a10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a14:	00170213 	andseq	r0, r7, r3, lsl r2
     a18:	00340900 	eorseq	r0, r4, r0, lsl #18
     a1c:	0b3a0e03 	bleq	e84230 <__bss_end__+0xe7a4a8>
     a20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a24:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     a28:	11000182 	smlabbne	r0, r2, r1, r0
     a2c:	00133101 	andseq	r3, r3, r1, lsl #2
     a30:	000f0b00 	andeq	r0, pc, r0, lsl #22
     a34:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     a38:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     a3c:	03193f00 	tsteq	r9, #0, 30
     a40:	3b0b3a0e 	blcc	2cf280 <__bss_end__+0x2c54f8>
     a44:	3c19270b 	ldccc	7, cr2, [r9], {11}
     a48:	00000019 	andeq	r0, r0, r9, lsl r0
     a4c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     a50:	030b130e 	movweq	r1, #45838	; 0xb30e
     a54:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     a58:	10011117 	andne	r1, r1, r7, lsl r1
     a5c:	02000017 	andeq	r0, r0, #23
     a60:	0b0b0024 	bleq	2c0af8 <__bss_end__+0x2b6d70>
     a64:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     a68:	24030000 	strcs	r0, [r3], #-0
     a6c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a70:	000e030b 	andeq	r0, lr, fp, lsl #6
     a74:	012e0400 	teqeq	lr, r0, lsl #8
     a78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a7c:	0b3b0b3a 	bleq	ec376c <__bss_end__+0xeb99e4>
     a80:	13491927 	movtne	r1, #39207	; 0x9927
     a84:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a88:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a8c:	00130119 	andseq	r0, r3, r9, lsl r1
     a90:	00340500 	eorseq	r0, r4, r0, lsl #10
     a94:	0b3a0e03 	bleq	e842a8 <__bss_end__+0xe7a520>
     a98:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a9c:	00001702 	andeq	r1, r0, r2, lsl #14
     aa0:	3f012e06 	svccc	0x00012e06
     aa4:	3a0e0319 	bcc	381710 <__bss_end__+0x377988>
     aa8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     aac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ab0:	97184006 	ldrls	r4, [r8, -r6]
     ab4:	13011942 	movwne	r1, #6466	; 0x1942
     ab8:	34070000 	strcc	r0, [r7], #-0
     abc:	3a0e0300 	bcc	3816c4 <__bss_end__+0x37793c>
     ac0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ac4:	00061c13 	andeq	r1, r6, r3, lsl ip
     ac8:	00340800 	eorseq	r0, r4, r0, lsl #16
     acc:	0b3a0e03 	bleq	e842e0 <__bss_end__+0xe7a558>
     ad0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ad4:	00000b1c 	andeq	r0, r0, ip, lsl fp
     ad8:	01828909 	orreq	r8, r2, r9, lsl #18
     adc:	31011100 	mrscc	r1, (UNDEF: 17)
     ae0:	0a000013 	beq	b34 <_start-0x74cc>
     ae4:	01018289 	smlabbeq	r1, r9, r2, r8
     ae8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     aec:	00001301 	andeq	r1, r0, r1, lsl #6
     af0:	01828a0b 	orreq	r8, r2, fp, lsl #20
     af4:	91180200 	tstls	r8, r0, lsl #4
     af8:	00001842 	andeq	r1, r0, r2, asr #16
     afc:	0182890c 	orreq	r8, r2, ip, lsl #18
     b00:	31011101 	tstcc	r1, r1, lsl #2
     b04:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     b08:	13490026 	movtne	r0, #36902	; 0x9026
     b0c:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     b10:	03193f01 	tsteq	r9, #1, 30
     b14:	3b0b3a0e 	blcc	2cf354 <__bss_end__+0x2c55cc>
     b18:	3c19270b 	ldccc	7, cr2, [r9], {11}
     b1c:	00130119 	andseq	r0, r3, r9, lsl r1
     b20:	00050f00 	andeq	r0, r5, r0, lsl #30
     b24:	00001349 	andeq	r1, r0, r9, asr #6
     b28:	3f012e10 	svccc	0x00012e10
     b2c:	3a0e0319 	bcc	381798 <__bss_end__+0x377a10>
     b30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b34:	00193c19 	andseq	r3, r9, r9, lsl ip
     b38:	11010000 	mrsne	r0, (UNDEF: 1)
     b3c:	130e2501 	movwne	r2, #58625	; 0xe501
     b40:	1b0e030b 	blne	381774 <__bss_end__+0x3779ec>
     b44:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     b48:	00171006 	andseq	r1, r7, r6
     b4c:	00240200 	eoreq	r0, r4, r0, lsl #4
     b50:	0b3e0b0b 	bleq	f83784 <__bss_end__+0xf799fc>
     b54:	00000803 	andeq	r0, r0, r3, lsl #16
     b58:	0b002403 	bleq	9b6c <__bss_start__+0x1e8>
     b5c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b60:	0400000e 	streq	r0, [r0], #-14
     b64:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b68:	0b3a0e03 	bleq	e8437c <__bss_end__+0xe7a5f4>
     b6c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b70:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     b78:	00130119 	andseq	r0, r3, r9, lsl r1
     b7c:	00050500 	andeq	r0, r5, r0, lsl #10
     b80:	0b3a0e03 	bleq	e84394 <__bss_end__+0xe7a60c>
     b84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b88:	00001702 	andeq	r1, r0, r2, lsl #14
     b8c:	3f012e06 	svccc	0x00012e06
     b90:	3a0e0319 	bcc	3817fc <__bss_end__+0x377a74>
     b94:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b98:	11134919 	tstne	r3, r9, lsl r9
     b9c:	40061201 	andmi	r1, r6, r1, lsl #4
     ba0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	01828907 	orreq	r8, r2, r7, lsl #18
     bac:	31011101 	tstcc	r1, r1, lsl #2
     bb0:	08000013 	stmdaeq	r0, {r0, r1, r4}
     bb4:	0001828a 	andeq	r8, r1, sl, lsl #5
     bb8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     bbc:	09000018 	stmdbeq	r0, {r3, r4}
     bc0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     bc4:	0b3b0b3a 	bleq	ec38b4 <__bss_end__+0xeb9b2c>
     bc8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     bcc:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     bd0:	11000182 	smlabbne	r0, r2, r1, r0
     bd4:	00133101 	andseq	r3, r3, r1, lsl #2
     bd8:	00050b00 	andeq	r0, r5, r0, lsl #22
     bdc:	0b3a0803 	bleq	e82bf0 <__bss_end__+0xe78e68>
     be0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     be4:	00001702 	andeq	r1, r0, r2, lsl #14
     be8:	11010b0c 	tstne	r1, ip, lsl #22
     bec:	01061201 	tsteq	r6, r1, lsl #4
     bf0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     bf4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     bf8:	0b3b0b3a 	bleq	ec38e8 <__bss_end__+0xeb9b60>
     bfc:	17021349 	strne	r1, [r2, -r9, asr #6]
     c00:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     c04:	03193f01 	tsteq	r9, #1, 30
     c08:	3b0b3a0e 	blcc	2cf448 <__bss_end__+0x2c56c0>
     c0c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     c10:	00193c13 	andseq	r3, r9, r3, lsl ip
     c14:	00050f00 	andeq	r0, r5, r0, lsl #30
     c18:	00001349 	andeq	r1, r0, r9, asr #6
     c1c:	01110100 	tsteq	r1, r0, lsl #2
     c20:	0b130e25 	bleq	4c44bc <__bss_end__+0x4ba734>
     c24:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     c28:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c2c:	00001710 	andeq	r1, r0, r0, lsl r7
     c30:	0b002402 	bleq	9c40 <__bss_start__+0x2bc>
     c34:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c38:	0300000e 	movweq	r0, #14
     c3c:	0b0b0024 	bleq	2c0cd4 <__bss_end__+0x2b6f4c>
     c40:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     c44:	04040000 	streq	r0, [r4], #-0
     c48:	3a0b0b01 	bcc	2c3854 <__bss_end__+0x2b9acc>
     c4c:	010b3b0b 	tsteq	fp, fp, lsl #22
     c50:	05000013 	streq	r0, [r0, #-19]
     c54:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     c58:	00000d1c 	andeq	r0, r0, ip, lsl sp
     c5c:	03001606 	movweq	r1, #1542	; 0x606
     c60:	3b0b3a0e 	blcc	2cf4a0 <__bss_end__+0x2c5718>
     c64:	0013490b 	andseq	r4, r3, fp, lsl #18
     c68:	012e0700 	teqeq	lr, r0, lsl #14
     c6c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c70:	0b3b0b3a 	bleq	ec3960 <__bss_end__+0xeb9bd8>
     c74:	01111927 	tsteq	r1, r7, lsr #18
     c78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c7c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c80:	08000013 	stmdaeq	r0, {r0, r1, r4}
     c84:	08030005 	stmdaeq	r3, {r0, r2}
     c88:	0b3b0b3a 	bleq	ec3978 <__bss_end__+0xeb9bf0>
     c8c:	17021349 	strne	r1, [r2, -r9, asr #6]
     c90:	34090000 	strcc	r0, [r9], #-0
     c94:	3a0e0300 	bcc	38189c <__bss_end__+0x377b14>
     c98:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c9c:	00170213 	andseq	r0, r7, r3, lsl r2
     ca0:	82890a00 	addhi	r0, r9, #0, 20
     ca4:	01110101 	tsteq	r1, r1, lsl #2
     ca8:	13011331 	movwne	r1, #4913	; 0x1331
     cac:	8a0b0000 	bhi	2c0cb4 <__bss_end__+0x2b6f2c>
     cb0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cb4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cb8:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     cbc:	11010182 	smlabbne	r1, r2, r1, r0
     cc0:	00133101 	andseq	r3, r3, r1, lsl #2
     cc4:	000f0d00 	andeq	r0, pc, r0, lsl #26
     cc8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     ccc:	350e0000 	strcc	r0, [lr, #-0]
     cd0:	00134900 	andseq	r4, r3, r0, lsl #18
     cd4:	012e0f00 	teqeq	lr, r0, lsl #30
     cd8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cdc:	0b3b0b3a 	bleq	ec39cc <__bss_end__+0xeb9c44>
     ce0:	0b201927 	bleq	807184 <__bss_end__+0x7fd3fc>
     ce4:	00001301 	andeq	r1, r0, r1, lsl #6
     ce8:	03000510 	movweq	r0, #1296	; 0x510
     cec:	3b0b3a08 	blcc	2cf514 <__bss_end__+0x2c578c>
     cf0:	0013490b 	andseq	r4, r3, fp, lsl #18
     cf4:	00341100 	eorseq	r1, r4, r0, lsl #2
     cf8:	0b3a0e03 	bleq	e8450c <__bss_end__+0xe7a784>
     cfc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d00:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     d04:	11133101 	tstne	r3, r1, lsl #2
     d08:	40061201 	andmi	r1, r6, r1, lsl #4
     d0c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d10:	00001301 	andeq	r1, r0, r1, lsl #6
     d14:	31000513 	tstcc	r0, r3, lsl r5
     d18:	00170213 	andseq	r0, r7, r3, lsl r2
     d1c:	00341400 	eorseq	r1, r4, r0, lsl #8
     d20:	17021331 	smladxne	r2, r1, r3, r1
     d24:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     d28:	03193f01 	tsteq	r9, #1, 30
     d2c:	3b0b3a0e 	blcc	2cf56c <__bss_end__+0x2c57e4>
     d30:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     d34:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d38:	97184006 	ldrls	r4, [r8, -r6]
     d3c:	13011942 	movwne	r1, #6466	; 0x1942
     d40:	34160000 	ldrcc	r0, [r6], #-0
     d44:	3a080300 	bcc	20194c <__bss_end__+0x1f7bc4>
     d48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d4c:	00170213 	andseq	r0, r7, r3, lsl r2
     d50:	82891700 	addhi	r1, r9, #0, 14
     d54:	01110001 	tsteq	r1, r1
     d58:	00001331 	andeq	r1, r0, r1, lsr r3
     d5c:	31011d18 	tstcc	r1, r8, lsl sp
     d60:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d64:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     d68:	0013010b 	andseq	r0, r3, fp, lsl #2
     d6c:	010b1900 	tsteq	fp, r0, lsl #18
     d70:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d74:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
     d78:	11133101 	tstne	r3, r1, lsl #2
     d7c:	58061201 	stmdapl	r6, {r0, r9, ip}
     d80:	000b590b 	andeq	r5, fp, fp, lsl #18
     d84:	00051b00 	andeq	r1, r5, r0, lsl #22
     d88:	0b3a0e03 	bleq	e8459c <__bss_end__+0xe7a814>
     d8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d90:	00001702 	andeq	r1, r0, r2, lsl #14
     d94:	3f012e1c 	svccc	0x00012e1c
     d98:	3a0e0319 	bcc	381a04 <__bss_end__+0x377c7c>
     d9c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     da0:	11134919 	tstne	r3, r9, lsl r9
     da4:	40061201 	andmi	r1, r6, r1, lsl #4
     da8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     dac:	00001301 	andeq	r1, r0, r1, lsl #6
     db0:	0300051d 	movweq	r0, #1309	; 0x51d
     db4:	3b0b3a0e 	blcc	2cf5f4 <__bss_end__+0x2c586c>
     db8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     dbc:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
     dc0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     dc4:	0b3a0e03 	bleq	e845d8 <__bss_end__+0xe7a850>
     dc8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     dcc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     dd0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     dd4:	00130119 	andseq	r0, r3, r9, lsl r1
     dd8:	00051f00 	andeq	r1, r5, r0, lsl #30
     ddc:	0b3a0803 	bleq	e82df0 <__bss_end__+0xe79068>
     de0:	1349053b 	movtne	r0, #38203	; 0x953b
     de4:	00001702 	andeq	r1, r0, r2, lsl #14
     de8:	03003420 	movweq	r3, #1056	; 0x420
     dec:	3b0b3a0e 	blcc	2cf62c <__bss_end__+0x2c58a4>
     df0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     df4:	21000017 	tstcs	r0, r7, lsl r0
     df8:	0111010b 	tsteq	r1, fp, lsl #2
     dfc:	13010612 	movwne	r0, #5650	; 0x1612
     e00:	34220000 	strtcc	r0, [r2], #-0
     e04:	3a0e0300 	bcc	381a0c <__bss_end__+0x377c84>
     e08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e0c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     e10:	23000018 	movwcs	r0, #24
     e14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e18:	0b3a0e03 	bleq	e8462c <__bss_end__+0xe7a8a4>
     e1c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e20:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     e24:	00001301 	andeq	r1, r0, r1, lsl #6
     e28:	49000524 	stmdbmi	r0, {r2, r5, r8, sl}
     e2c:	25000013 	strcs	r0, [r0, #-19]
     e30:	13490026 	movtne	r0, #36902	; 0x9026
     e34:	35260000 	strcc	r0, [r6, #-0]!
     e38:	27000000 	strcs	r0, [r0, -r0]
     e3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e40:	0b3a0e03 	bleq	e84654 <__bss_end__+0xe7a8cc>
     e44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e48:	1301193c 	movwne	r1, #6460	; 0x193c
     e4c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     e50:	03193f00 	tsteq	r9, #0, 30
     e54:	3b0b3a0e 	blcc	2cf694 <__bss_end__+0x2c590c>
     e58:	3c19270b 	ldccc	7, cr2, [r9], {11}
     e5c:	00000019 	andeq	r0, r0, r9, lsl r0
     e60:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     e64:	030b130e 	movweq	r1, #45838	; 0xb30e
     e68:	110e1b0e 	tstne	lr, lr, lsl #22
     e6c:	10061201 	andne	r1, r6, r1, lsl #4
     e70:	02000017 	andeq	r0, r0, #23
     e74:	0b0b0024 	bleq	2c0f0c <__bss_end__+0x2b7184>
     e78:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     e7c:	24030000 	strcs	r0, [r3], #-0
     e80:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e84:	000e030b 	andeq	r0, lr, fp, lsl #6
     e88:	01040400 	tsteq	r4, r0, lsl #8
     e8c:	0b3a0b0b 	bleq	e83ac0 <__bss_end__+0xe79d38>
     e90:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     e94:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     e98:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     e9c:	0600000d 	streq	r0, [r0], -sp
     ea0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     ea4:	0b3b0b3a 	bleq	ec3b94 <__bss_end__+0xeb9e0c>
     ea8:	00001349 	andeq	r1, r0, r9, asr #6
     eac:	03012e07 	movweq	r2, #7687	; 0x1e07
     eb0:	3b0b3a0e 	blcc	2cf6f0 <__bss_end__+0x2c5968>
     eb4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     eb8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ebc:	97184006 	ldrls	r4, [r8, -r6]
     ec0:	13011942 	movwne	r1, #6466	; 0x1942
     ec4:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
     ec8:	11000182 	smlabbne	r0, r2, r1, r0
     ecc:	00133101 	andseq	r3, r3, r1, lsl #2
     ed0:	012e0900 	teqeq	lr, r0, lsl #18
     ed4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ed8:	0b3b0b3a 	bleq	ec3bc8 <__bss_end__+0xeb9e40>
     edc:	01111927 	tsteq	r1, r7, lsr #18
     ee0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ee4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ee8:	0a000013 	beq	f3c <_start-0x70c4>
     eec:	01018289 	smlabbeq	r1, r9, r2, r8
     ef0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ef4:	00001301 	andeq	r1, r0, r1, lsl #6
     ef8:	01828a0b 	orreq	r8, r2, fp, lsl #20
     efc:	91180200 	tstls	r8, r0, lsl #4
     f00:	00001842 	andeq	r1, r0, r2, asr #16
     f04:	3f012e0c 	svccc	0x00012e0c
     f08:	3a0e0319 	bcc	381b74 <__bss_end__+0x377dec>
     f0c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f10:	11134919 	tstne	r3, r9, lsl r9
     f14:	40061201 	andmi	r1, r6, r1, lsl #4
     f18:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f1c:	00001301 	andeq	r1, r0, r1, lsl #6
     f20:	0300050d 	movweq	r0, #1293	; 0x50d
     f24:	3b0b3a08 	blcc	2cf74c <__bss_end__+0x2c59c4>
     f28:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f2c:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
     f30:	01018289 	smlabbeq	r1, r9, r2, r8
     f34:	13310111 	teqne	r1, #1073741828	; 0x40000004
     f38:	340f0000 	strcc	r0, [pc], #-0	; f40 <_start-0x70c0>
     f3c:	3a0e0300 	bcc	381b44 <__bss_end__+0x377dbc>
     f40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f44:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     f48:	10000018 	andne	r0, r0, r8, lsl r0
     f4c:	0b0b000f 	bleq	2c0f90 <__bss_end__+0x2b7208>
     f50:	00001349 	andeq	r1, r0, r9, asr #6
     f54:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     f58:	12000013 	andne	r0, r0, #19
     f5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f60:	0b3a0e03 	bleq	e84774 <__bss_end__+0xe7a9ec>
     f64:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f68:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     f6c:	00001301 	andeq	r1, r0, r1, lsl #6
     f70:	49000513 	stmdbmi	r0, {r0, r1, r4, r8, sl}
     f74:	14000013 	strne	r0, [r0], #-19
     f78:	13490026 	movtne	r0, #36902	; 0x9026
     f7c:	35150000 	ldrcc	r0, [r5, #-0]
     f80:	16000000 	strne	r0, [r0], -r0
     f84:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     f88:	0b3a0e03 	bleq	e8479c <__bss_end__+0xe7aa14>
     f8c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f90:	0000193c 	andeq	r1, r0, ip, lsr r9
     f94:	3f012e17 	svccc	0x00012e17
     f98:	3a0e0319 	bcc	381c04 <__bss_end__+0x377e7c>
     f9c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fa0:	01193c19 	tsteq	r9, r9, lsl ip
     fa4:	00000013 	andeq	r0, r0, r3, lsl r0
     fa8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     fac:	030b130e 	movweq	r1, #45838	; 0xb30e
     fb0:	110e1b0e 	tstne	lr, lr, lsl #22
     fb4:	10061201 	andne	r1, r6, r1, lsl #4
     fb8:	02000017 	andeq	r0, r0, #23
     fbc:	0b0b0024 	bleq	2c1054 <__bss_end__+0x2b72cc>
     fc0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     fc4:	24030000 	strcs	r0, [r3], #-0
     fc8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     fcc:	000e030b 	andeq	r0, lr, fp, lsl #6
     fd0:	012e0400 	teqeq	lr, r0, lsl #8
     fd4:	0b3a0e03 	bleq	e847e8 <__bss_end__+0xe7aa60>
     fd8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fdc:	01111349 	tsteq	r1, r9, asr #6
     fe0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fe4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe8:	05000013 	streq	r0, [r0, #-19]
     fec:	08030005 	stmdaeq	r3, {r0, r2}
     ff0:	0b3b0b3a 	bleq	ec3ce0 <__bss_end__+0xeb9f58>
     ff4:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff8:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
     ffc:	11010182 	smlabbne	r1, r2, r1, r0
    1000:	00133101 	andseq	r3, r3, r1, lsl #2
    1004:	828a0700 	addhi	r0, sl, #0, 14
    1008:	18020001 	stmdane	r2, {r0}
    100c:	00184291 	mulseq	r8, r1, r2
    1010:	01150800 	tsteq	r5, r0, lsl #16
    1014:	13491927 	movtne	r1, #39207	; 0x9927
    1018:	00001301 	andeq	r1, r0, r1, lsl #6
    101c:	49000509 	stmdbmi	r0, {r0, r3, r8, sl}
    1020:	0a000013 	beq	1074 <_start-0x6f8c>
    1024:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1028:	0b3b0b3a 	bleq	ec3d18 <__bss_end__+0xeb9f90>
    102c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1030:	00001802 	andeq	r1, r0, r2, lsl #16
    1034:	0b000f0b 	bleq	4c68 <_start-0x3398>
    1038:	0013490b 	andseq	r4, r3, fp, lsl #18
    103c:	012e0c00 	teqeq	lr, r0, lsl #24
    1040:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1044:	0b3b0b3a 	bleq	ec3d34 <__bss_end__+0xeb9fac>
    1048:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    104c:	Address 0x000000000000104c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000054 	andeq	r0, r0, r4, asr r0
       8:	9f300002 	svcls	0x00300002
       c:	00000054 	andeq	r0, r0, r4, asr r0
      10:	00000130 	andeq	r0, r0, r0, lsr r1
      14:	00540001 	subseq	r0, r4, r1
      18:	00000000 	andeq	r0, r0, r0
      1c:	54000000 	strpl	r0, [r0], #-0
      20:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
      24:	02000000 	andeq	r0, r0, #0
      28:	009f3500 	addseq	r3, pc, r0, lsl #10
      2c:	00000000 	andeq	r0, r0, r0
      30:	90000000 	andls	r0, r0, r0
      34:	9c000000 	stcls	0, cr0, [r0], {-0}
      38:	01000000 	mrseq	r0, (UNDEF: 0)
      3c:	009c5000 	addseq	r5, ip, r0
      40:	00a80000 	adceq	r0, r8, r0
      44:	00010000 	andeq	r0, r1, r0
      48:	0000a855 	andeq	sl, r0, r5, asr r8
      4c:	0000ac00 	andeq	sl, r0, r0, lsl #24
      50:	50000100 	andpl	r0, r0, r0, lsl #2
      54:	000000ac 	andeq	r0, r0, ip, lsr #1
      58:	000000d4 	ldrdeq	r0, [r0], -r4
      5c:	d4550001 	ldrble	r0, [r5], #-1
      60:	e0000000 	and	r0, r0, r0
      64:	03000000 	movweq	r0, #0
      68:	9f017500 	svcls	0x00017500
	...
      78:	0000001c 	andeq	r0, r0, ip, lsl r0
      7c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      80:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
      84:	04000001 	streq	r0, [r0], #-1
      88:	5001f300 	andpl	pc, r1, r0, lsl #6
      8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
      98:	00002000 	andeq	r2, r0, r0
      9c:	51000100 	mrspl	r0, (UNDEF: 16)
      a0:	00000020 	andeq	r0, r0, r0, lsr #32
      a4:	00000158 	andeq	r0, r0, r8, asr r1
      a8:	01f30004 	mvnseq	r0, r4
      ac:	00009f51 	andeq	r9, r0, r1, asr pc
      b0:	00000000 	andeq	r0, r0, r0
      b4:	00100000 	andseq	r0, r0, r0
      b8:	01380000 	teqeq	r8, r0
      bc:	00010000 	andeq	r0, r1, r0
      c0:	00000055 	andeq	r0, r0, r5, asr r0
      c4:	00000000 	andeq	r0, r0, r0
      c8:	00001400 	andeq	r1, r0, r0, lsl #8
      cc:	00003800 	andeq	r3, r0, r0, lsl #16
      d0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
      d4:	00000038 	andeq	r0, r0, r8, lsr r0
      d8:	00000138 	andeq	r0, r0, r8, lsr r1
      dc:	38580001 	ldmdacc	r8, {r0}^
      e0:	58000001 	stmdapl	r0, {r0}
      e4:	01000001 	tsteq	r0, r1
      e8:	00005500 	andeq	r5, r0, r0, lsl #10
      ec:	00000000 	andeq	r0, r0, r0
      f0:	00180000 	andseq	r0, r8, r0
      f4:	01380000 	teqeq	r8, r0
      f8:	00010000 	andeq	r0, r1, r0
      fc:	00000055 	andeq	r0, r0, r5, asr r0
     100:	00000000 	andeq	r0, r0, r0
     104:	00002400 	andeq	r2, r0, r0, lsl #8
     108:	00013800 	andeq	r3, r1, r0, lsl #16
     10c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     118:	00000028 	andeq	r0, r0, r8, lsr #32
     11c:	0000002c 	andeq	r0, r0, ip, lsr #32
     120:	00530001 	subseq	r0, r3, r1
     124:	00000000 	andeq	r0, r0, r0
     128:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     12c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     130:	01000000 	mrseq	r0, (UNDEF: 0)
     134:	00585800 	subseq	r5, r8, r0, lsl #16
     138:	01380000 	teqeq	r8, r0
     13c:	00050000 	andeq	r0, r5, r0
     140:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     144:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     148:	00000000 	andeq	r0, r0, r0
     14c:	00003800 	andeq	r3, r0, r0, lsl #16
     150:	00004000 	andeq	r4, r0, r0
     154:	77000500 	strvc	r0, [r0, -r0, lsl #10]
     158:	9f1a3100 	svcls	0x001a3100
     15c:	00000040 	andeq	r0, r0, r0, asr #32
     160:	00000043 	andeq	r0, r0, r3, asr #32
     164:	43510001 	cmpmi	r1, #1
     168:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     16c:	05000001 	streq	r0, [r0, #-1]
     170:	31007700 	tstcc	r0, r0, lsl #14
     174:	00009f1a 	andeq	r9, r0, sl, lsl pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	00440000 	subeq	r0, r4, r0
     180:	00580000 	subseq	r0, r8, r0
     184:	00010000 	andeq	r0, r1, r0
     188:	00005858 	andeq	r5, r0, r8, asr r8
     18c:	00013800 	andeq	r3, r1, r0, lsl #16
     190:	75000500 	strvc	r0, [r0, #-1280]	; 0x500
     194:	9f243100 	svcls	0x00243100
	...
     1a0:	00000048 	andeq	r0, r0, r8, asr #32
     1a4:	0000004c 	andeq	r0, r0, ip, asr #32
     1a8:	00530001 	subseq	r0, r3, r1
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     1b4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     1b8:	01000000 	mrseq	r0, (UNDEF: 0)
     1bc:	00785800 	rsbseq	r5, r8, r0, lsl #16
     1c0:	01380000 	teqeq	r8, r0
     1c4:	00080000 	andeq	r0, r8, r0
     1c8:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     1cc:	9f220075 	svcls	0x00220075
	...
     1d8:	00000064 	andeq	r0, r0, r4, rrx
     1dc:	00000078 	andeq	r0, r0, r8, ror r0
     1e0:	78580001 	ldmdavc	r8, {r0}^
     1e4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     1e8:	08000001 	stmdaeq	r0, {r0}
     1ec:	31007500 	tstcc	r0, r0, lsl #10
     1f0:	22007524 	andcs	r7, r0, #36, 10	; 0x9000000
     1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	00006800 	andeq	r6, r0, r0, lsl #16
     200:	00006c00 	andeq	r6, r0, r0, lsl #24
     204:	53000100 	movwpl	r0, #256	; 0x100
	...
     210:	00000078 	andeq	r0, r0, r8, ror r0
     214:	00000098 	muleq	r0, r8, r0
     218:	98580001 	ldmdals	r8, {r0}^
     21c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     220:	05000001 	streq	r0, [r0, #-1]
     224:	32007500 	andcc	r7, r0, #0, 10
     228:	00009f24 	andeq	r9, r0, r4, lsr #30
     22c:	00000000 	andeq	r0, r0, r0
     230:	00840000 	addeq	r0, r4, r0
     234:	00980000 	addseq	r0, r8, r0
     238:	00010000 	andeq	r0, r1, r0
     23c:	00009858 	andeq	r9, r0, r8, asr r8
     240:	00013800 	andeq	r3, r1, r0, lsl #16
     244:	75000500 	strvc	r0, [r0, #-1280]	; 0x500
     248:	9f243200 	svcls	0x00243200
	...
     254:	00000088 	andeq	r0, r0, r8, lsl #1
     258:	0000008c 	andeq	r0, r0, ip, lsl #1
     25c:	00530001 	subseq	r0, r3, r1
     260:	00000000 	andeq	r0, r0, r0
     264:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     268:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     26c:	01000000 	mrseq	r0, (UNDEF: 0)
     270:	00b85800 	adcseq	r5, r8, r0, lsl #16
     274:	01380000 	teqeq	r8, r0
     278:	00080000 	andeq	r0, r8, r0
     27c:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     280:	9f220075 	svcls	0x00220075
	...
     28c:	000000a4 	andeq	r0, r0, r4, lsr #1
     290:	000000b8 	strheq	r0, [r0], -r8
     294:	b8580001 	ldmdalt	r8, {r0}^
     298:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     29c:	08000001 	stmdaeq	r0, {r0}
     2a0:	32007500 	andcc	r7, r0, #0, 10
     2a4:	22007524 	andcs	r7, r0, #36, 10	; 0x9000000
     2a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2ac:	00000000 	andeq	r0, r0, r0
     2b0:	0000a800 	andeq	sl, r0, r0, lsl #16
     2b4:	0000ac00 	andeq	sl, r0, r0, lsl #24
     2b8:	53000100 	movwpl	r0, #256	; 0x100
	...
     2c4:	000000b8 	strheq	r0, [r0], -r8
     2c8:	000000d8 	ldrdeq	r0, [r0], -r8
     2cc:	d8580001 	ldmdale	r8, {r0}^
     2d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     2d4:	0a000001 	beq	2e0 <_start-0x7d20>
     2d8:	32007500 	andcc	r7, r0, #0, 10
     2dc:	31007524 	tstcc	r0, r4, lsr #10
     2e0:	009f2224 	addseq	r2, pc, r4, lsr #4
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	c4000000 	strgt	r0, [r0], #-0
     2ec:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     2f0:	01000000 	mrseq	r0, (UNDEF: 0)
     2f4:	00d85800 	sbcseq	r5, r8, r0, lsl #16
     2f8:	01380000 	teqeq	r8, r0
     2fc:	000a0000 	andeq	r0, sl, r0
     300:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     304:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     308:	00009f22 	andeq	r9, r0, r2, lsr #30
     30c:	00000000 	andeq	r0, r0, r0
     310:	00c80000 	sbceq	r0, r8, r0
     314:	00cc0000 	sbceq	r0, ip, r0
     318:	00010000 	andeq	r0, r1, r0
     31c:	00000053 	andeq	r0, r0, r3, asr r0
     320:	00000000 	andeq	r0, r0, r0
     324:	0000d800 	andeq	sp, r0, r0, lsl #16
     328:	0000f800 	andeq	pc, r0, r0, lsl #16
     32c:	58000100 	stmdapl	r0, {r8}
     330:	000000f8 	strdeq	r0, [r0], -r8
     334:	00000138 	andeq	r0, r0, r8, lsr r1
     338:	0075000d 	rsbseq	r0, r5, sp
     33c:	00752432 	rsbseq	r2, r5, r2, lsr r4
     340:	75222431 	strvc	r2, [r2, #-1073]!	; 0x431
     344:	009f2200 	addseq	r2, pc, r0, lsl #4
     348:	00000000 	andeq	r0, r0, r0
     34c:	e4000000 	str	r0, [r0], #-0
     350:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     354:	01000000 	mrseq	r0, (UNDEF: 0)
     358:	00f85800 	rscseq	r5, r8, r0, lsl #16
     35c:	01380000 	teqeq	r8, r0
     360:	000d0000 	andeq	r0, sp, r0
     364:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     368:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     36c:	22007522 	andcs	r7, r0, #142606336	; 0x8800000
     370:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     374:	00000000 	andeq	r0, r0, r0
     378:	0000e800 	andeq	lr, r0, r0, lsl #16
     37c:	0000ec00 	andeq	lr, r0, r0, lsl #24
     380:	53000100 	movwpl	r0, #256	; 0x100
	...
     38c:	000000f8 	strdeq	r0, [r0], -r8
     390:	00000118 	andeq	r0, r0, r8, lsl r1
     394:	18580001 	ldmdane	r8, {r0}^
     398:	38000001 	stmdacc	r0, {r0}
     39c:	05000001 	streq	r0, [r0, #-1]
     3a0:	33007500 	movwcc	r7, #1280	; 0x500
     3a4:	00009f24 	andeq	r9, r0, r4, lsr #30
     3a8:	00000000 	andeq	r0, r0, r0
     3ac:	01040000 	mrseq	r0, (UNDEF: 4)
     3b0:	01180000 	tsteq	r8, r0
     3b4:	00010000 	andeq	r0, r1, r0
     3b8:	00011858 	andeq	r1, r1, r8, asr r8
     3bc:	00013800 	andeq	r3, r1, r0, lsl #16
     3c0:	75000500 	strvc	r0, [r0, #-1280]	; 0x500
     3c4:	9f243300 	svcls	0x00243300
	...
     3d0:	00000108 	andeq	r0, r0, r8, lsl #2
     3d4:	0000010c 	andeq	r0, r0, ip, lsl #2
     3d8:	00530001 	subseq	r0, r3, r1
     3dc:	00000000 	andeq	r0, r0, r0
     3e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     3e4:	20000001 	andcs	r0, r0, r1
     3e8:	06000001 	streq	r0, [r0], -r1
     3ec:	08007700 	stmdaeq	r0, {r8, r9, sl, ip, sp, lr}
     3f0:	209f1a80 	addscs	r1, pc, r0, lsl #21
     3f4:	23000001 	movwcs	r0, #1
     3f8:	01000001 	tsteq	r0, r1
     3fc:	01235100 	teqeq	r3, r0, lsl #2
     400:	01580000 	cmpeq	r8, r0
     404:	00060000 	andeq	r0, r6, r0
     408:	80080077 	andhi	r0, r8, r7, ror r0
     40c:	00009f1a 	andeq	r9, r0, sl, lsl pc
     410:	00000000 	andeq	r0, r0, r0
     414:	01280000 	teqeq	r8, r0
     418:	012c0000 	teqeq	ip, r0
     41c:	00010000 	andeq	r0, r1, r0
     420:	00000053 	andeq	r0, r0, r3, asr r0
     424:	00000000 	andeq	r0, r0, r0
     428:	00014800 	andeq	r4, r1, r0, lsl #16
     42c:	00014c00 	andeq	r4, r1, r0, lsl #24
     430:	53000100 	movwpl	r0, #256	; 0x100
	...
     43c:	00000158 	andeq	r0, r0, r8, asr r1
     440:	0000016f 	andeq	r0, r0, pc, ror #2
     444:	6f500001 	svcvs	0x00500001
     448:	d4000001 	strle	r0, [r0], #-1
     44c:	01000001 	tsteq	r0, r1
     450:	01d45900 	bicseq	r5, r4, r0, lsl #18
     454:	03100000 	tsteq	r0, #0
     458:	00040000 	andeq	r0, r4, r0
     45c:	9f5001f3 	svcls	0x005001f3
     460:	00000310 	andeq	r0, r0, r0, lsl r3
     464:	00000318 	andeq	r0, r0, r8, lsl r3
     468:	18590001 	ldmdane	r9, {r0}^
     46c:	20000003 	andcs	r0, r0, r3
     470:	04000003 	streq	r0, [r0], #-3
     474:	5001f300 	andpl	pc, r1, r0, lsl #6
     478:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     47c:	00000000 	andeq	r0, r0, r0
     480:	00015800 	andeq	r5, r1, r0, lsl #16
     484:	00016f00 	andeq	r6, r1, r0, lsl #30
     488:	51000100 	mrspl	r0, (UNDEF: 16)
     48c:	0000016f 	andeq	r0, r0, pc, ror #2
     490:	00000320 	andeq	r0, r0, r0, lsr #6
     494:	00560001 	subseq	r0, r6, r1
     498:	00000000 	andeq	r0, r0, r0
     49c:	ac000000 	stcge	0, cr0, [r0], {-0}
     4a0:	9c000001 	stcls	0, cr0, [r0], {1}
     4a4:	01000002 	tsteq	r0, r2
     4a8:	00005800 	andeq	r5, r0, r0, lsl #16
     4ac:	00000000 	andeq	r0, r0, r0
     4b0:	01b00000 	movseq	r0, r0
     4b4:	02d40000 	sbcseq	r0, r4, #0
     4b8:	00010000 	andeq	r0, r1, r0
     4bc:	00000054 	andeq	r0, r0, r4, asr r0
     4c0:	00000000 	andeq	r0, r0, r0
     4c4:	0001b000 	andeq	fp, r1, r0
     4c8:	0002d400 	andeq	sp, r2, r0, lsl #8
     4cc:	74000500 	strvc	r0, [r0], #-1280	; 0x500
     4d0:	9f253100 	svcls	0x00253100
	...
     4dc:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     4e0:	000001d4 	ldrdeq	r0, [r0], -r4
     4e4:	9f300002 	svcls	0x00300002
     4e8:	000001d4 	ldrdeq	r0, [r0], -r4
     4ec:	00000310 	andeq	r0, r0, r0, lsl r3
     4f0:	18590001 	ldmdane	r9, {r0}^
     4f4:	20000003 	andcs	r0, r0, r3
     4f8:	01000003 	tsteq	r0, r3
     4fc:	00005900 	andeq	r5, r0, r0, lsl #18
     500:	00000000 	andeq	r0, r0, r0
     504:	016c0000 	cmneq	ip, r0
     508:	016f0000 	cmneq	pc, r0
     50c:	00010000 	andeq	r0, r1, r0
     510:	00016f51 	andeq	r6, r1, r1, asr pc
     514:	00032000 	andeq	r2, r3, r0
     518:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     524:	00000174 	andeq	r0, r0, r4, ror r1
     528:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     52c:	10540001 	subsne	r0, r4, r1
     530:	18000003 	stmdane	r0, {r0, r1}
     534:	01000003 	tsteq	r0, r3
     538:	00005400 	andeq	r5, r0, r0, lsl #8
     53c:	00000000 	andeq	r0, r0, r0
     540:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
     544:	01c80000 	biceq	r0, r8, r0
     548:	00010000 	andeq	r0, r1, r0
     54c:	00000058 	andeq	r0, r0, r8, asr r0
     550:	00000000 	andeq	r0, r0, r0
     554:	0001b400 	andeq	fp, r1, r0, lsl #8
     558:	0001cf00 	andeq	ip, r1, r0, lsl #30
     55c:	52000100 	andpl	r0, r0, #0, 2
     560:	000001cf 	andeq	r0, r0, pc, asr #3
     564:	000002d4 	ldrdeq	r0, [r0], -r4
     568:	00740008 	rsbseq	r0, r4, r8
     56c:	00742531 	rsbseq	r2, r4, r1, lsr r5
     570:	00009f22 	andeq	r9, r0, r2, lsr #30
     574:	00000000 	andeq	r0, r0, r0
     578:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
     57c:	01c80000 	biceq	r0, r8, r0
     580:	00010000 	andeq	r0, r1, r0
     584:	00000058 	andeq	r0, r0, r8, asr r0
     588:	00000000 	andeq	r0, r0, r0
     58c:	0001b800 	andeq	fp, r1, r0, lsl #16
     590:	0001bc00 	andeq	fp, r1, r0, lsl #24
     594:	53000100 	movwpl	r0, #256	; 0x100
	...
     5a0:	000001d4 	ldrdeq	r0, [r0], -r4
     5a4:	000002d4 	ldrdeq	r0, [r0], -r4
     5a8:	00540001 	subseq	r0, r4, r1
     5ac:	00000000 	andeq	r0, r0, r0
     5b0:	d4000000 	strle	r0, [r0], #-0
     5b4:	e8000001 	stmda	r0, {r0}
     5b8:	01000001 	tsteq	r0, r1
     5bc:	00005800 	andeq	r5, r0, r0, lsl #16
     5c0:	00000000 	andeq	r0, r0, r0
     5c4:	01d80000 	bicseq	r0, r8, r0
     5c8:	01dc0000 	bicseq	r0, ip, r0
     5cc:	00010000 	andeq	r0, r1, r0
     5d0:	00000053 	andeq	r0, r0, r3, asr r0
     5d4:	00000000 	andeq	r0, r0, r0
     5d8:	0001f800 	andeq	pc, r1, r0, lsl #16
     5dc:	0002d400 	andeq	sp, r2, r0, lsl #8
     5e0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     5ec:	000001f8 	strdeq	r0, [r0], -r8
     5f0:	0000020c 	andeq	r0, r0, ip, lsl #4
     5f4:	00580001 	subseq	r0, r8, r1
     5f8:	00000000 	andeq	r0, r0, r0
     5fc:	fc000000 	stc2	0, cr0, [r0], {-0}
     600:	00000001 	andeq	r0, r0, r1
     604:	01000002 	tsteq	r0, r2
     608:	00005300 	andeq	r5, r0, r0, lsl #6
     60c:	00000000 	andeq	r0, r0, r0
     610:	021c0000 	andseq	r0, ip, #0
     614:	02d40000 	sbcseq	r0, r4, #0
     618:	00010000 	andeq	r0, r1, r0
     61c:	00000054 	andeq	r0, r0, r4, asr r0
     620:	00000000 	andeq	r0, r0, r0
     624:	00021c00 	andeq	r1, r2, r0, lsl #24
     628:	00023000 	andeq	r3, r2, r0
     62c:	58000100 	stmdapl	r0, {r8}
	...
     638:	00000220 	andeq	r0, r0, r0, lsr #4
     63c:	00000224 	andeq	r0, r0, r4, lsr #4
     640:	00530001 	subseq	r0, r3, r1
     644:	00000000 	andeq	r0, r0, r0
     648:	40000000 	andmi	r0, r0, r0
     64c:	d4000002 	strle	r0, [r0], #-2
     650:	01000002 	tsteq	r0, r2
     654:	00005400 	andeq	r5, r0, r0, lsl #8
     658:	00000000 	andeq	r0, r0, r0
     65c:	02400000 	subeq	r0, r0, #0
     660:	02540000 	subseq	r0, r4, #0
     664:	00010000 	andeq	r0, r1, r0
     668:	00000058 	andeq	r0, r0, r8, asr r0
     66c:	00000000 	andeq	r0, r0, r0
     670:	00024400 	andeq	r4, r2, r0, lsl #8
     674:	00024800 	andeq	r4, r2, r0, lsl #16
     678:	53000100 	movwpl	r0, #256	; 0x100
	...
     684:	00000264 	andeq	r0, r0, r4, ror #4
     688:	000002d4 	ldrdeq	r0, [r0], -r4
     68c:	00540001 	subseq	r0, r4, r1
     690:	00000000 	andeq	r0, r0, r0
     694:	64000000 	strvs	r0, [r0], #-0
     698:	78000002 	stmdavc	r0, {r1}
     69c:	01000002 	tsteq	r0, r2
     6a0:	00005800 	andeq	r5, r0, r0, lsl #16
     6a4:	00000000 	andeq	r0, r0, r0
     6a8:	02680000 	rsbeq	r0, r8, #0
     6ac:	026c0000 	rsbeq	r0, ip, #0
     6b0:	00010000 	andeq	r0, r1, r0
     6b4:	00000053 	andeq	r0, r0, r3, asr r0
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	00028800 	andeq	r8, r2, r0, lsl #16
     6c0:	0002d400 	andeq	sp, r2, r0, lsl #8
     6c4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     6d0:	00000288 	andeq	r0, r0, r8, lsl #5
     6d4:	0000029c 	muleq	r0, ip, r2
     6d8:	00580001 	subseq	r0, r8, r1
     6dc:	00000000 	andeq	r0, r0, r0
     6e0:	8c000000 	stchi	0, cr0, [r0], {-0}
     6e4:	90000002 	andls	r0, r0, r2
     6e8:	01000002 	tsteq	r0, r2
     6ec:	00005300 	andeq	r5, r0, r0, lsl #6
     6f0:	00000000 	andeq	r0, r0, r0
     6f4:	02ac0000 	adceq	r0, ip, #0
     6f8:	02d40000 	sbcseq	r0, r4, #0
     6fc:	00010000 	andeq	r0, r1, r0
     700:	00000054 	andeq	r0, r0, r4, asr r0
     704:	00000000 	andeq	r0, r0, r0
     708:	0002b000 	andeq	fp, r2, r0
     70c:	0002b400 	andeq	fp, r2, r0, lsl #8
     710:	53000100 	movwpl	r0, #256	; 0x100
	...
     71c:	000002cc 	andeq	r0, r0, ip, asr #5
     720:	00000310 	andeq	r0, r0, r0, lsl r3
     724:	9f300002 	svcls	0x00300002
     728:	00000318 	andeq	r0, r0, r8, lsl r3
     72c:	00000320 	andeq	r0, r0, r0, lsr #6
     730:	9f300002 	svcls	0x00300002
	...
     73c:	000002cc 	andeq	r0, r0, ip, asr #5
     740:	00000310 	andeq	r0, r0, r0, lsl r3
     744:	18550001 	ldmdane	r5, {r0}^
     748:	20000003 	andcs	r0, r0, r3
     74c:	01000003 	tsteq	r0, r3
     750:	00005500 	andeq	r5, r0, r0, lsl #10
     754:	00000000 	andeq	r0, r0, r0
     758:	02d40000 	sbcseq	r0, r4, #0
     75c:	03100000 	tsteq	r0, #0
     760:	00010000 	andeq	r0, r1, r0
     764:	00031854 	andeq	r1, r3, r4, asr r8
     768:	00032000 	andeq	r2, r3, r0
     76c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     778:	00000320 	andeq	r0, r0, r0, lsr #6
     77c:	00000340 	andeq	r0, r0, r0, asr #6
     780:	40500001 	subsmi	r0, r0, r1
     784:	54000003 	strpl	r0, [r0], #-3
     788:	01000003 	tsteq	r0, r3
     78c:	03545800 	cmpeq	r4, #0, 16
     790:	03640000 	cmneq	r4, #0
     794:	00010000 	andeq	r0, r1, r0
     798:	00036450 	andeq	r6, r3, r0, asr r4
     79c:	0003ac00 	andeq	sl, r3, r0, lsl #24
     7a0:	58000100 	stmdapl	r0, {r8}
	...
     7ac:	00000320 	andeq	r0, r0, r0, lsr #6
     7b0:	00000344 	andeq	r0, r0, r4, asr #6
     7b4:	44510001 	ldrbmi	r0, [r1], #-1
     7b8:	54000003 	strpl	r0, [r0], #-3
     7bc:	01000003 	tsteq	r0, r3
     7c0:	03545600 	cmpeq	r4, #0, 12
     7c4:	03640000 	cmneq	r4, #0
     7c8:	00010000 	andeq	r0, r1, r0
     7cc:	00036451 	andeq	r6, r3, r1, asr r4
     7d0:	0003ac00 	andeq	sl, r3, r0, lsl #24
     7d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     7e0:	00000320 	andeq	r0, r0, r0, lsr #6
     7e4:	00000348 	andeq	r0, r0, r8, asr #6
     7e8:	48520001 	ldmdami	r2, {r0}^
     7ec:	54000003 	strpl	r0, [r0], #-3
     7f0:	04000003 	streq	r0, [r0], #-3
     7f4:	5201f300 	andpl	pc, r1, #0, 6
     7f8:	0003549f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
     7fc:	00036400 	andeq	r6, r3, r0, lsl #8
     800:	52000100 	andpl	r0, r0, #0, 2
     804:	00000364 	andeq	r0, r0, r4, ror #6
     808:	000003ac 	andeq	r0, r0, ip, lsr #7
     80c:	01770003 	cmneq	r7, r3
     810:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     814:	00000000 	andeq	r0, r0, r0
     818:	00032000 	andeq	r2, r3, r0
     81c:	00034c00 	andeq	r4, r3, r0, lsl #24
     820:	53000100 	movwpl	r0, #256	; 0x100
     824:	0000034c 	andeq	r0, r0, ip, asr #6
     828:	00000354 	andeq	r0, r0, r4, asr r3
     82c:	01f30004 	mvnseq	r0, r4
     830:	03549f53 	cmpeq	r4, #332	; 0x14c
     834:	03640000 	cmneq	r4, #0
     838:	00010000 	andeq	r0, r1, r0
     83c:	00036453 	andeq	r6, r3, r3, asr r4
     840:	0003ac00 	andeq	sl, r3, r0, lsl #24
     844:	f3000400 	vshl.u8	d0, d0, d0
     848:	009f5301 	addseq	r5, pc, r1, lsl #6
     84c:	00000000 	andeq	r0, r0, r0
     850:	5c000000 	stcpl	0, cr0, [r0], {-0}
     854:	64000003 	strvs	r0, [r0], #-3
     858:	02000003 	andeq	r0, r0, #3
     85c:	649f3000 	ldrvs	r3, [pc], #0	; 864 <_start-0x779c>
     860:	ac000003 	stcge	0, cr0, [r0], {3}
     864:	01000003 	tsteq	r0, r3
     868:	00005400 	andeq	r5, r0, r0, lsl #8
     86c:	00000000 	andeq	r0, r0, r0
     870:	03740000 	cmneq	r4, #0
     874:	03840000 	orreq	r0, r4, #0
     878:	00010000 	andeq	r0, r1, r0
     87c:	00000050 	andeq	r0, r0, r0, asr r0
     880:	00000000 	andeq	r0, r0, r0
     884:	0003ac00 	andeq	sl, r3, r0, lsl #24
     888:	0003c800 	andeq	ip, r3, r0, lsl #16
     88c:	50000100 	andpl	r0, r0, r0, lsl #2
     890:	000003c8 	andeq	r0, r0, r8, asr #7
     894:	000003dc 	ldrdeq	r0, [r0], -ip
     898:	dc570001 	mrrcle	0, 0, r0, r7, cr1
     89c:	ec000003 	stc	0, cr0, [r0], {3}
     8a0:	01000003 	tsteq	r0, r3
     8a4:	03ec5000 	mvneq	r5, #0
     8a8:	04240000 	strteq	r0, [r4], #-0
     8ac:	00010000 	andeq	r0, r1, r0
     8b0:	00000057 	andeq	r0, r0, r7, asr r0
     8b4:	00000000 	andeq	r0, r0, r0
     8b8:	0003ac00 	andeq	sl, r3, r0, lsl #24
     8bc:	0003cc00 	andeq	ip, r3, r0, lsl #24
     8c0:	51000100 	mrspl	r0, (UNDEF: 16)
     8c4:	000003cc 	andeq	r0, r0, ip, asr #7
     8c8:	000003dc 	ldrdeq	r0, [r0], -ip
     8cc:	dc550001 	mrrcle	0, 0, r0, r5, cr1
     8d0:	ec000003 	stc	0, cr0, [r0], {3}
     8d4:	01000003 	tsteq	r0, r3
     8d8:	03ec5100 	mvneq	r5, #0, 2
     8dc:	04240000 	strteq	r0, [r4], #-0
     8e0:	00010000 	andeq	r0, r1, r0
     8e4:	00000055 	andeq	r0, r0, r5, asr r0
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	0003ac00 	andeq	sl, r3, r0, lsl #24
     8f0:	0003d000 	andeq	sp, r3, r0
     8f4:	52000100 	andpl	r0, r0, #0, 2
     8f8:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8fc:	000003dc 	ldrdeq	r0, [r0], -ip
     900:	01f30004 	mvnseq	r0, r4
     904:	03dc9f52 	bicseq	r9, ip, #328	; 0x148
     908:	03ec0000 	mvneq	r0, #0
     90c:	00010000 	andeq	r0, r1, r0
     910:	0003ec52 	andeq	lr, r3, r2, asr ip
     914:	00042400 	andeq	r2, r4, r0, lsl #8
     918:	76000300 	strvc	r0, [r0], -r0, lsl #6
     91c:	00009f01 	andeq	r9, r0, r1, lsl #30
     920:	00000000 	andeq	r0, r0, r0
     924:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     928:	03d40000 	bicseq	r0, r4, #0
     92c:	00010000 	andeq	r0, r1, r0
     930:	0003d453 	andeq	sp, r3, r3, asr r4
     934:	0003dc00 	andeq	sp, r3, r0, lsl #24
     938:	58000100 	stmdapl	r0, {r8}
     93c:	000003dc 	ldrdeq	r0, [r0], -ip
     940:	000003ec 	andeq	r0, r0, ip, ror #7
     944:	ec530001 	mrrc	0, 0, r0, r3, cr1
     948:	24000003 	strcs	r0, [r0], #-3
     94c:	01000004 	tsteq	r0, r4
     950:	00005800 	andeq	r5, r0, r0, lsl #16
     954:	00000000 	andeq	r0, r0, r0
     958:	03e40000 	mvneq	r0, #0
     95c:	03ec0000 	mvneq	r0, #0
     960:	00020000 	andeq	r0, r2, r0
     964:	03ec9f30 	mvneq	r9, #48, 30	; 0xc0
     968:	04240000 	strteq	r0, [r4], #-0
     96c:	00010000 	andeq	r0, r1, r0
     970:	00000054 	andeq	r0, r0, r4, asr r0
     974:	00000000 	andeq	r0, r0, r0
     978:	00042400 	andeq	r2, r4, r0, lsl #8
     97c:	00044300 	andeq	r4, r4, r0, lsl #6
     980:	51000100 	mrspl	r0, (UNDEF: 16)
     984:	00000443 	andeq	r0, r0, r3, asr #8
     988:	000004d4 	ldrdeq	r0, [r0], -r4
     98c:	01f30004 	mvnseq	r0, r4
     990:	00009f51 	andeq	r9, r0, r1, asr pc
     994:	00000000 	andeq	r0, r0, r0
     998:	04240000 	strteq	r0, [r4], #-0
     99c:	04430000 	strbeq	r0, [r3], #-0
     9a0:	00010000 	andeq	r0, r1, r0
     9a4:	00044352 	andeq	r4, r4, r2, asr r3
     9a8:	0004d400 	andeq	sp, r4, r0, lsl #8
     9ac:	f3000400 	vshl.u8	d0, d0, d0
     9b0:	009f5201 	addseq	r5, pc, r1, lsl #4
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	24000000 	strcs	r0, [r0], #-0
     9bc:	43000004 	movwmi	r0, #4
     9c0:	01000004 	tsteq	r0, r4
     9c4:	04435300 	strbeq	r5, [r3], #-768	; 0x300
     9c8:	04d40000 	ldrbeq	r0, [r4], #0
     9cc:	00010000 	andeq	r0, r1, r0
     9d0:	00000055 	andeq	r0, r0, r5, asr r0
     9d4:	00000000 	andeq	r0, r0, r0
     9d8:	00045800 	andeq	r5, r4, r0, lsl #16
     9dc:	0004a000 	andeq	sl, r4, r0
     9e0:	52000100 	andpl	r0, r0, #0, 2
     9e4:	000004a0 	andeq	r0, r0, r0, lsr #9
     9e8:	000004ac 	andeq	r0, r0, ip, lsr #9
     9ec:	00750006 	rsbseq	r0, r5, r6
     9f0:	9f1e0076 	svcls	0x001e0076
     9f4:	000004ac 	andeq	r0, r0, ip, lsr #9
     9f8:	000004d4 	ldrdeq	r0, [r0], -r4
     9fc:	00520001 	subseq	r0, r2, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	d4000000 	strle	r0, [r0], #-0
     a08:	df000004 	svcle	0x00000004
     a0c:	01000004 	tsteq	r0, r4
     a10:	04df5000 	ldrbeq	r5, [pc], #0	; a18 <_start-0x75e8>
     a14:	050c0000 	streq	r0, [ip, #-0]
     a18:	00040000 	andeq	r0, r4, r0
     a1c:	9f5001f3 	svcls	0x005001f3
	...
     a28:	000004e0 	andeq	r0, r0, r0, ror #9
     a2c:	000004ec 	andeq	r0, r0, ip, ror #9
     a30:	00500001 	subseq	r0, r0, r1
     a34:	00000000 	andeq	r0, r0, r0
     a38:	0c000000 	stceq	0, cr0, [r0], {-0}
     a3c:	1c000005 	stcne	0, cr0, [r0], {5}
     a40:	01000005 	tsteq	r0, r5
     a44:	051c5000 	ldreq	r5, [ip, #-0]
     a48:	05380000 	ldreq	r0, [r8, #-0]!
     a4c:	00010000 	andeq	r0, r1, r0
     a50:	00000055 	andeq	r0, r0, r5, asr r0
     a54:	00000000 	andeq	r0, r0, r0
     a58:	00050c00 	andeq	r0, r5, r0, lsl #24
     a5c:	00051c00 	andeq	r1, r5, r0, lsl #24
     a60:	51000100 	mrspl	r0, (UNDEF: 16)
     a64:	0000051c 	andeq	r0, r0, ip, lsl r5
     a68:	00000538 	andeq	r0, r0, r8, lsr r5
     a6c:	00540001 	subseq	r0, r4, r1
     a70:	00000000 	andeq	r0, r0, r0
     a74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     a78:	54000005 	strpl	r0, [r0], #-5
     a7c:	01000005 	tsteq	r0, r5
     a80:	05545000 	ldrbeq	r5, [r4, #-0]
     a84:	05a00000 	streq	r0, [r0, #0]!
     a88:	00010000 	andeq	r0, r1, r0
     a8c:	0005a055 	andeq	sl, r5, r5, asr r0
     a90:	0005b800 	andeq	fp, r5, r0, lsl #16
     a94:	f3000400 	vshl.u8	d0, d0, d0
     a98:	009f5001 	addseq	r5, pc, r1
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	64000000 	strvs	r0, [r0], #-0
     aa4:	74000005 	strvc	r0, [r0], #-5
     aa8:	01000005 	tsteq	r0, r5
     aac:	05745000 	ldrbeq	r5, [r4, #-0]!
     ab0:	05880000 	streq	r0, [r8]
     ab4:	00010000 	andeq	r0, r1, r0
     ab8:	00058854 	andeq	r8, r5, r4, asr r8
     abc:	00058c00 	andeq	r8, r5, r0, lsl #24
     ac0:	50000100 	andpl	r0, r0, r0, lsl #2
     ac4:	0000058c 	andeq	r0, r0, ip, lsl #11
     ac8:	000005a0 	andeq	r0, r0, r0, lsr #11
     acc:	a0540001 	subsge	r0, r4, r1
     ad0:	b8000005 	stmdalt	r0, {r0, r2}
     ad4:	01000005 	tsteq	r0, r5
     ad8:	00005000 	andeq	r5, r0, r0
     adc:	00000000 	andeq	r0, r0, r0
     ae0:	05b80000 	ldreq	r0, [r8, #0]!
     ae4:	05cb0000 	strbeq	r0, [fp]
     ae8:	00010000 	andeq	r0, r1, r0
     aec:	0005cb50 	andeq	ip, r5, r0, asr fp
     af0:	00060000 	andeq	r0, r6, r0
     af4:	f3000400 	vshl.u8	d0, d0, d0
     af8:	009f5001 	addseq	r5, pc, r1
     afc:	00000000 	andeq	r0, r0, r0
     b00:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     b04:	cb000005 	blgt	b20 <_start-0x74e0>
     b08:	01000005 	tsteq	r0, r5
     b0c:	05cb5100 	strbeq	r5, [fp, #256]	; 0x100
     b10:	06000000 	streq	r0, [r0], -r0
     b14:	00040000 	andeq	r0, r4, r0
     b18:	9f5101f3 	svcls	0x005101f3
	...
     b24:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     b28:	000005cb 	andeq	r0, r0, fp, asr #11
     b2c:	cb520001 	blgt	1480b38 <__bss_end__+0x1476db0>
     b30:	00000005 	andeq	r0, r0, r5
     b34:	04000006 	streq	r0, [r0], #-6
     b38:	5201f300 	andpl	pc, r1, #0, 6
     b3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b40:	00000000 	andeq	r0, r0, r0
     b44:	0005b800 	andeq	fp, r5, r0, lsl #16
     b48:	0005cb00 	andeq	ip, r5, r0, lsl #22
     b4c:	53000100 	movwpl	r0, #256	; 0x100
     b50:	000005cb 	andeq	r0, r0, fp, asr #11
     b54:	00000600 	andeq	r0, r0, r0, lsl #12
     b58:	01f30004 	mvnseq	r0, r4
     b5c:	00009f53 	andeq	r9, r0, r3, asr pc
     b60:	00000000 	andeq	r0, r0, r0
     b64:	05cc0000 	strbeq	r0, [ip]
     b68:	05d80000 	ldrbeq	r0, [r8]
     b6c:	00010000 	andeq	r0, r1, r0
     b70:	0005ec50 	andeq	lr, r5, r0, asr ip
     b74:	00060000 	andeq	r0, r6, r0
     b78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     b84:	0000002c 	andeq	r0, r0, ip, lsr #32
     b88:	00000038 	andeq	r0, r0, r8, lsr r0
     b8c:	38500001 	ldmdacc	r0, {r0}^
     b90:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     b94:	01000000 	mrseq	r0, (UNDEF: 0)
     b98:	00485500 	subeq	r5, r8, r0, lsl #10
     b9c:	00580000 	subseq	r0, r8, r0
     ba0:	00010000 	andeq	r0, r1, r0
     ba4:	00000050 	andeq	r0, r0, r0, asr r0
	...
     bb0:	00001000 	andeq	r1, r0, r0
     bb4:	50000100 	andpl	r0, r0, r0, lsl #2
     bb8:	00000010 	andeq	r0, r0, r0, lsl r0
     bbc:	00000034 	andeq	r0, r0, r4, lsr r0
     bc0:	00540001 	subseq	r0, r4, r1
	...
     bcc:	1c000000 	stcne	0, cr0, [r0], {-0}
     bd0:	01000000 	mrseq	r0, (UNDEF: 0)
     bd4:	001c5000 	andseq	r5, ip, r0
     bd8:	00200000 	eoreq	r0, r0, r0
     bdc:	00040000 	andeq	r0, r4, r0
     be0:	9f5001f3 	svcls	0x005001f3
	...
     bf0:	00000008 	andeq	r0, r0, r8
     bf4:	9f300002 	svcls	0x00300002
     bf8:	00000008 	andeq	r0, r0, r8
     bfc:	00000020 	andeq	r0, r0, r0, lsr #32
     c00:	00530001 	subseq	r0, r3, r1
	...
     c0c:	04000000 	streq	r0, [r0], #-0
     c10:	01000000 	mrseq	r0, (UNDEF: 0)
     c14:	00045000 	andeq	r5, r4, r0
     c18:	000c0000 	andeq	r0, ip, r0
     c1c:	00030000 	andeq	r0, r3, r0
     c20:	0c9f3070 	ldceq	0, cr3, [pc], {112}	; 0x70
     c24:	14000000 	strne	r0, [r0], #-0
     c28:	04000000 	streq	r0, [r0], #-0
     c2c:	5001f300 	andpl	pc, r1, r0, lsl #6
     c30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00001400 	andeq	r1, r0, r0, lsl #8
     c3c:	00002000 	andeq	r2, r0, r0
     c40:	50000100 	andpl	r0, r0, r0, lsl #2
     c44:	00000020 	andeq	r0, r0, r0, lsr #32
     c48:	0000002c 	andeq	r0, r0, ip, lsr #32
     c4c:	01700003 	cmneq	r0, r3
     c50:	00002c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     c54:	00004000 	andeq	r4, r0, r0
     c58:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c64:	00000014 	andeq	r0, r0, r4, lsl r0
     c68:	00000018 	andeq	r0, r0, r8, lsl r0
     c6c:	18510001 	ldmdane	r1, {r0}^
     c70:	40000000 	andmi	r0, r0, r0
     c74:	04000000 	streq	r0, [r0], #-0
     c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c80:	00000000 	andeq	r0, r0, r0
     c84:	00004000 	andeq	r4, r0, r0
     c88:	00006000 	andeq	r6, r0, r0
     c8c:	50000100 	andpl	r0, r0, r0, lsl #2
     c90:	00000060 	andeq	r0, r0, r0, rrx
     c94:	0000006c 	andeq	r0, r0, ip, rrx
     c98:	01710003 	cmneq	r1, r3
     c9c:	00006c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     ca0:	00007400 	andeq	r7, r0, r0, lsl #8
     ca4:	51000100 	mrspl	r0, (UNDEF: 16)
     ca8:	00000074 	andeq	r0, r0, r4, ror r0
     cac:	00000080 	andeq	r0, r0, r0, lsl #1
     cb0:	01710003 	cmneq	r1, r3
     cb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cb8:	00000000 	andeq	r0, r0, r0
     cbc:	00004000 	andeq	r4, r0, r0
     cc0:	00005000 	andeq	r5, r0, r0
     cc4:	51000100 	mrspl	r0, (UNDEF: 16)
     cc8:	00000050 	andeq	r0, r0, r0, asr r0
     ccc:	00000080 	andeq	r0, r0, r0, lsl #1
     cd0:	01f30004 	mvnseq	r0, r4
     cd4:	00009f51 	andeq	r9, r0, r1, asr pc
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00400000 	subeq	r0, r0, r0
     ce0:	00580000 	subseq	r0, r8, r0
     ce4:	00010000 	andeq	r0, r1, r0
     ce8:	00005852 	andeq	r5, r0, r2, asr r8
     cec:	00006400 	andeq	r6, r0, r0, lsl #8
     cf0:	52000100 	andpl	r0, r0, #0, 2
     cf4:	00000064 	andeq	r0, r0, r4, rrx
     cf8:	00000068 	andeq	r0, r0, r8, rrx
     cfc:	01720003 	cmneq	r2, r3
     d00:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     d04:	00008000 	andeq	r8, r0, r0
     d08:	52000100 	andpl	r0, r0, #0, 2
	...
     d14:	00000040 	andeq	r0, r0, r0, asr #32
     d18:	00000054 	andeq	r0, r0, r4, asr r0
     d1c:	54530001 	ldrbpl	r0, [r3], #-1
     d20:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     d24:	01000000 	mrseq	r0, (UNDEF: 0)
     d28:	00005300 	andeq	r5, r0, r0, lsl #6
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	00480000 	subeq	r0, r8, r0
     d34:	00600000 	rsbeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	0000605c 	andeq	r6, r0, ip, asr r0
     d40:	00008000 	andeq	r8, r0, r0
     d44:	f3000a00 	vpmax.u8	d0, d0, d0
     d48:	01f35201 	mvnseq	r5, r1, lsl #4
     d4c:	01231c53 	teqeq	r3, r3, asr ip
     d50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d54:	00000000 	andeq	r0, r0, r0
     d58:	00008000 	andeq	r8, r0, r0
     d5c:	0000a400 	andeq	sl, r0, r0, lsl #8
     d60:	50000100 	andpl	r0, r0, r0, lsl #2
     d64:	000000a4 	andeq	r0, r0, r4, lsr #1
     d68:	00000118 	andeq	r0, r0, r8, lsl r1
     d6c:	02700003 	rsbseq	r0, r0, #3
     d70:	0001189f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
     d74:	00021800 	andeq	r1, r2, r0, lsl #16
     d78:	f3000400 	vshl.u8	d0, d0, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	80000000 	andhi	r0, r0, r0
     d88:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     d8c:	01000000 	mrseq	r0, (UNDEF: 0)
     d90:	00f05100 	rscseq	r5, r0, r0, lsl #2
     d94:	01600000 	cmneq	r0, r0
     d98:	00010000 	andeq	r0, r1, r0
     d9c:	00016055 	andeq	r6, r1, r5, asr r0
     da0:	00016800 	andeq	r6, r1, r0, lsl #16
     da4:	51000100 	mrspl	r0, (UNDEF: 16)
     da8:	00000168 	andeq	r0, r0, r8, ror #2
     dac:	00000188 	andeq	r0, r0, r8, lsl #3
     db0:	88550001 	ldmdahi	r5, {r0}^
     db4:	9c000001 	stcls	0, cr0, [r0], {1}
     db8:	01000001 	tsteq	r0, r1
     dbc:	019c5100 	orrseq	r5, ip, r0, lsl #2
     dc0:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
     dc4:	00010000 	andeq	r0, r1, r0
     dc8:	0001bc55 	andeq	fp, r1, r5, asr ip
     dcc:	0001c400 	andeq	ip, r1, r0, lsl #8
     dd0:	51000100 	mrspl	r0, (UNDEF: 16)
     dd4:	000001c4 	andeq	r0, r0, r4, asr #3
     dd8:	000001fc 	strdeq	r0, [r0], -ip
     ddc:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     de0:	18000001 	stmdane	r0, {r0}
     de4:	04000002 	streq	r0, [r0], #-2
     de8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     dec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     df0:	00000000 	andeq	r0, r0, r0
     df4:	00008000 	andeq	r8, r0, r0
     df8:	00009400 	andeq	r9, r0, r0, lsl #8
     dfc:	52000100 	andpl	r0, r0, #0, 2
     e00:	00000094 	muleq	r0, r4, r0
     e04:	000001fc 	strdeq	r0, [r0], -ip
     e08:	fc540001 	mrrc2	0, 0, r0, r4, cr1
     e0c:	18000001 	stmdane	r0, {r0}
     e10:	04000002 	streq	r0, [r0], #-2
     e14:	5201f300 	andpl	pc, r1, #0, 6
     e18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e1c:	00000000 	andeq	r0, r0, r0
     e20:	00008000 	andeq	r8, r0, r0
     e24:	00010000 	andeq	r0, r1, r0
     e28:	53000100 	movwpl	r0, #256	; 0x100
     e2c:	00000104 	andeq	r0, r0, r4, lsl #2
     e30:	00000108 	andeq	r0, r0, r8, lsl #2
     e34:	60530001 	subsvs	r0, r3, r1
     e38:	68000001 	stmdavs	r0, {r0}
     e3c:	01000001 	tsteq	r0, r1
     e40:	01685300 	cmneq	r8, r0, lsl #6
     e44:	01880000 	orreq	r0, r8, r0
     e48:	00040000 	andeq	r0, r4, r0
     e4c:	9f5301f3 	svcls	0x005301f3
     e50:	00000188 	andeq	r0, r0, r8, lsl #3
     e54:	00000190 	muleq	r0, r0, r1
     e58:	90530001 	subsls	r0, r3, r1
     e5c:	94000001 	strls	r0, [r0], #-1
     e60:	01000001 	tsteq	r0, r1
     e64:	01945c00 	orrseq	r5, r4, r0, lsl #24
     e68:	019c0000 	orrseq	r0, ip, r0
     e6c:	00010000 	andeq	r0, r1, r0
     e70:	00019c53 	andeq	r9, r1, r3, asr ip
     e74:	0001bc00 	andeq	fp, r1, r0, lsl #24
     e78:	f3000400 	vshl.u8	d0, d0, d0
     e7c:	bc9f5301 	ldclt	3, cr5, [pc], {1}
     e80:	cc000001 	stcgt	0, cr0, [r0], {1}
     e84:	01000001 	tsteq	r0, r1
     e88:	01cc5300 	biceq	r5, ip, r0, lsl #6
     e8c:	01cf0000 	biceq	r0, pc, r0
     e90:	00010000 	andeq	r0, r1, r0
     e94:	0001cf5c 	andeq	ip, r1, ip, asr pc
     e98:	0001d400 	andeq	sp, r1, r0, lsl #8
     e9c:	f3000400 	vshl.u8	d0, d0, d0
     ea0:	009f5301 	addseq	r5, pc, r1, lsl #6
     ea4:	00000000 	andeq	r0, r0, r0
     ea8:	80000000 	andhi	r0, r0, r0
     eac:	9c000000 	stcls	0, cr0, [r0], {-0}
     eb0:	02000000 	andeq	r0, r0, #0
     eb4:	9c009100 	stflsd	f1, [r0], {-0}
     eb8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     ebc:	01000001 	tsteq	r0, r1
     ec0:	01d45200 	bicseq	r5, r4, r0, lsl #4
     ec4:	01df0000 	bicseq	r0, pc, r0
     ec8:	00010000 	andeq	r0, r1, r0
     ecc:	00000052 	andeq	r0, r0, r2, asr r0
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	00009c00 	andeq	r9, r0, r0, lsl #24
     ed8:	00011800 	andeq	r1, r1, r0, lsl #16
     edc:	5d000100 	stfpls	f0, [r0, #-0]
     ee0:	00000118 	andeq	r0, r0, r8, lsl r1
     ee4:	0000011c 	andeq	r0, r0, ip, lsl r1
     ee8:	1c530001 	mrrcne	0, 0, r0, r3, cr1
     eec:	20000001 	andcs	r0, r0, r1
     ef0:	01000001 	tsteq	r0, r1
     ef4:	01205100 	teqeq	r0, r0, lsl #2
     ef8:	01600000 	cmneq	r0, r0
     efc:	00010000 	andeq	r0, r1, r0
     f00:	00016053 	andeq	r6, r1, r3, asr r0
     f04:	00016800 	andeq	r6, r1, r0, lsl #16
     f08:	5d000100 	stfpls	f0, [r0, #-0]
     f0c:	00000168 	andeq	r0, r0, r8, ror #2
     f10:	0000016c 	andeq	r0, r0, ip, ror #2
     f14:	6c5e0001 	mrrcvs	0, 0, r0, lr, cr1
     f18:	88000001 	stmdahi	r0, {r0}
     f1c:	01000001 	tsteq	r0, r1
     f20:	01885300 	orreq	r5, r8, r0, lsl #6
     f24:	01900000 	orrseq	r0, r0, r0
     f28:	00040000 	andeq	r0, r4, r0
     f2c:	9f7fa191 	svcls	0x007fa191
     f30:	00000190 	muleq	r0, r0, r1
     f34:	00000194 	muleq	r0, r4, r1
     f38:	94530001 	ldrbls	r0, [r3], #-1
     f3c:	9c000001 	stcls	0, cr0, [r0], {1}
     f40:	01000001 	tsteq	r0, r1
     f44:	019c5d00 	orrseq	r5, ip, r0, lsl #26
     f48:	01a00000 	moveq	r0, r0
     f4c:	00010000 	andeq	r0, r1, r0
     f50:	0001a05e 	andeq	sl, r1, lr, asr r0
     f54:	0001bc00 	andeq	fp, r1, r0, lsl #24
     f58:	53000100 	movwpl	r0, #256	; 0x100
     f5c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     f60:	000001d4 	ldrdeq	r0, [r0], -r4
     f64:	d45d0001 	ldrble	r0, [sp], #-1
     f68:	df000001 	svcle	0x00000001
     f6c:	01000001 	tsteq	r0, r1
     f70:	00005300 	andeq	r5, r0, r0, lsl #6
     f74:	00000000 	andeq	r0, r0, r0
     f78:	00a00000 	adceq	r0, r0, r0
     f7c:	00ec0000 	rsceq	r0, ip, r0
     f80:	00010000 	andeq	r0, r1, r0
     f84:	0000ec5c 	andeq	lr, r0, ip, asr ip
     f88:	00010000 	andeq	r0, r1, r0
     f8c:	53000100 	movwpl	r0, #256	; 0x100
     f90:	00000100 	andeq	r0, r0, r0, lsl #2
     f94:	00000104 	andeq	r0, r0, r4, lsl #2
     f98:	045c0001 	ldrbeq	r0, [ip], #-1
     f9c:	08000001 	stmdaeq	r0, {r0}
     fa0:	01000001 	tsteq	r0, r1
     fa4:	01085300 	mrseq	r5, (UNDEF: 56)
     fa8:	01180000 	tsteq	r8, r0
     fac:	00010000 	andeq	r0, r1, r0
     fb0:	0001185c 	andeq	r1, r1, ip, asr r8
     fb4:	00011c00 	andeq	r1, r1, r0, lsl #24
     fb8:	50000100 	andpl	r0, r0, r0, lsl #2
     fbc:	0000011c 	andeq	r0, r0, ip, lsl r1
     fc0:	0000013c 	andeq	r0, r0, ip, lsr r1
     fc4:	445c0001 	ldrbmi	r0, [ip], #-1
     fc8:	58000001 	stmdapl	r0, {r0}
     fcc:	01000001 	tsteq	r0, r1
     fd0:	01585000 	cmpeq	r8, r0
     fd4:	01600000 	cmneq	r0, r0
     fd8:	00010000 	andeq	r0, r1, r0
     fdc:	0001605c 	andeq	r6, r1, ip, asr r0
     fe0:	00016800 	andeq	r6, r1, r0, lsl #16
     fe4:	53000100 	movwpl	r0, #256	; 0x100
     fe8:	00000168 	andeq	r0, r0, r8, ror #2
     fec:	00000178 	andeq	r0, r0, r8, ror r1
     ff0:	785c0001 	ldmdavc	ip, {r0}^
     ff4:	80000001 	andhi	r0, r0, r1
     ff8:	05000001 	streq	r0, [r0, #-1]
     ffc:	34007c00 	strcc	r7, [r0], #-3072	; 0xc00
    1000:	01809f25 	orreq	r9, r0, r5, lsr #30
    1004:	01880000 	orreq	r0, r8, r0
    1008:	00010000 	andeq	r0, r1, r0
    100c:	0001885c 	andeq	r8, r1, ip, asr r8
    1010:	00019000 	andeq	r9, r1, r0
    1014:	53000100 	movwpl	r0, #256	; 0x100
    1018:	00000190 	muleq	r0, r0, r1
    101c:	00000194 	muleq	r0, r4, r1
    1020:	945c0001 	ldrbls	r0, [ip], #-1
    1024:	9c000001 	stcls	0, cr0, [r0], {1}
    1028:	01000001 	tsteq	r0, r1
    102c:	019c5300 	orrseq	r5, ip, r0, lsl #6
    1030:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    1034:	00010000 	andeq	r0, r1, r0
    1038:	0001ac5c 	andeq	sl, r1, ip, asr ip
    103c:	0001b400 	andeq	fp, r1, r0, lsl #8
    1040:	7c000500 	cfstr32vc	mvfx0, [r0], {-0}
    1044:	9f253100 	svcls	0x00253100
    1048:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    104c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1050:	bc5c0001 	mrrclt	0, 0, r0, ip, cr1
    1054:	cc000001 	stcgt	0, cr0, [r0], {1}
    1058:	01000001 	tsteq	r0, r1
    105c:	01cc5300 	biceq	r5, ip, r0, lsl #6
    1060:	01cf0000 	biceq	r0, pc, r0
    1064:	00010000 	andeq	r0, r1, r0
    1068:	0001cf5c 	andeq	ip, r1, ip, asr pc
    106c:	0001d400 	andeq	sp, r1, r0, lsl #8
    1070:	f3000400 	vshl.u8	d0, d0, d0
    1074:	d49f5301 	ldrle	r5, [pc], #769	; 107c <_start-0x6f84>
    1078:	df000001 	svcle	0x00000001
    107c:	01000001 	tsteq	r0, r1
    1080:	00005c00 	andeq	r5, r0, r0, lsl #24
    1084:	00000000 	andeq	r0, r0, r0
    1088:	00ec0000 	rsceq	r0, ip, r0
    108c:	00fc0000 	rscseq	r0, ip, r0
    1090:	00020000 	andeq	r0, r2, r0
    1094:	00fc9f30 	rscseq	r9, ip, r0, lsr pc
    1098:	01040000 	mrseq	r0, (UNDEF: 4)
    109c:	00020000 	andeq	r0, r2, r0
    10a0:	01049f31 	tsteq	r4, r1, lsr pc
    10a4:	01080000 	mrseq	r0, (UNDEF: 8)
    10a8:	00020000 	andeq	r0, r2, r0
    10ac:	00009f30 	andeq	r9, r0, r0, lsr pc
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	02180000 	andseq	r0, r8, #0
    10b8:	02280000 	eoreq	r0, r8, #0
    10bc:	00010000 	andeq	r0, r1, r0
    10c0:	00022850 	andeq	r2, r2, r0, asr r8
    10c4:	00023c00 	andeq	r3, r2, r0, lsl #24
    10c8:	f3000400 	vshl.u8	d0, d0, d0
    10cc:	3c9f5001 	ldccc	0, cr5, [pc], {1}
    10d0:	68000002 	stmdavs	r0, {r1}
    10d4:	01000002 	tsteq	r0, r2
    10d8:	00005000 	andeq	r5, r0, r0
    10dc:	00000000 	andeq	r0, r0, r0
    10e0:	02180000 	andseq	r0, r8, #0
    10e4:	022c0000 	eoreq	r0, ip, #0
    10e8:	00010000 	andeq	r0, r1, r0
    10ec:	00022c51 	andeq	r2, r2, r1, asr ip
    10f0:	00023c00 	andeq	r3, r2, r0, lsl #24
    10f4:	f3000400 	vshl.u8	d0, d0, d0
    10f8:	3c9f5101 	ldfccs	f5, [pc], {1}
    10fc:	68000002 	stmdavs	r0, {r1}
    1100:	01000002 	tsteq	r0, r2
    1104:	00005100 	andeq	r5, r0, r0, lsl #2
    1108:	00000000 	andeq	r0, r0, r0
    110c:	02680000 	rsbeq	r0, r8, #0
    1110:	02900000 	addseq	r0, r0, #0
    1114:	00010000 	andeq	r0, r1, r0
    1118:	00029050 	andeq	r9, r2, r0, asr r0
    111c:	0004dc00 	andeq	sp, r4, r0, lsl #24
    1120:	5b000100 	blpl	1528 <_start-0x6ad8>
    1124:	000004dc 	ldrdeq	r0, [r0], -ip
    1128:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    112c:	01f30004 	mvnseq	r0, r4
    1130:	00009f50 	andeq	r9, r0, r0, asr pc
    1134:	00000000 	andeq	r0, r0, r0
    1138:	02680000 	rsbeq	r0, r8, #0
    113c:	027c0000 	rsbseq	r0, ip, #0
    1140:	00010000 	andeq	r0, r1, r0
    1144:	00027c51 	andeq	r7, r2, r1, asr ip
    1148:	00029000 	andeq	r9, r2, r0
    114c:	71000300 	mrsvc	r0, LR_irq
    1150:	02909f01 	addseq	r9, r0, #1, 30
    1154:	04f00000 	ldrbteq	r0, [r0], #0
    1158:	00040000 	andeq	r0, r4, r0
    115c:	9f5101f3 	svcls	0x005101f3
	...
    1168:	00000268 	andeq	r0, r0, r8, ror #4
    116c:	00000298 	muleq	r0, r8, r2
    1170:	98520001 	ldmdals	r2, {r0}^
    1174:	c0000002 	andgt	r0, r0, r2
    1178:	01000002 	tsteq	r0, r2
    117c:	02c05200 	sbceq	r5, r0, #0, 4
    1180:	048c0000 	streq	r0, [ip], #0
    1184:	00010000 	andeq	r0, r1, r0
    1188:	00048c56 	andeq	r8, r4, r6, asr ip
    118c:	0004f000 	andeq	pc, r4, r0
    1190:	52000100 	andpl	r0, r0, #0, 2
	...
    119c:	00000268 	andeq	r0, r0, r8, ror #4
    11a0:	00000284 	andeq	r0, r0, r4, lsl #5
    11a4:	00530001 	subseq	r0, r3, r1
    11a8:	00000000 	andeq	r0, r0, r0
    11ac:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    11b0:	90000002 	andls	r0, r0, r2
    11b4:	01000002 	tsteq	r0, r2
    11b8:	02905000 	addseq	r5, r0, #0
    11bc:	02940000 	addseq	r0, r4, #0
    11c0:	00010000 	andeq	r0, r1, r0
    11c4:	00029454 	andeq	r9, r2, r4, asr r4
    11c8:	0002a000 	andeq	sl, r2, r0
    11cc:	74000300 	strvc	r0, [r0], #-768	; 0x300
    11d0:	02a09f01 	adceq	r9, r0, #1, 30
    11d4:	02ac0000 	adceq	r0, ip, #0
    11d8:	00010000 	andeq	r0, r1, r0
    11dc:	0002ac54 	andeq	sl, r2, r4, asr ip
    11e0:	0002b800 	andeq	fp, r2, r0, lsl #16
    11e4:	74000300 	strvc	r0, [r0], #-768	; 0x300
    11e8:	02b89f01 	adcseq	r9, r8, #1, 30
    11ec:	04900000 	ldreq	r0, [r0], #0
    11f0:	00010000 	andeq	r0, r1, r0
    11f4:	00049054 	andeq	r9, r4, r4, asr r0
    11f8:	00049c00 	andeq	r9, r4, r0, lsl #24
    11fc:	74000300 	strvc	r0, [r0], #-768	; 0x300
    1200:	049c9f01 	ldreq	r9, [ip], #3841	; 0xf01
    1204:	04c80000 	strbeq	r0, [r8], #0
    1208:	00010000 	andeq	r0, r1, r0
    120c:	0004c854 	andeq	ip, r4, r4, asr r8
    1210:	0004d400 	andeq	sp, r4, r0, lsl #8
    1214:	50000100 	andpl	r0, r0, r0, lsl #2
    1218:	000004d4 	ldrdeq	r0, [r0], -r4
    121c:	000004dc 	ldrdeq	r0, [r0], -ip
    1220:	01740003 	cmneq	r4, r3
    1224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00028000 	andeq	r8, r2, r0
    1230:	0004dc00 	andeq	sp, r4, r0, lsl #24
    1234:	58000100 	stmdapl	r0, {r8}
    1238:	000004dc 	ldrdeq	r0, [r0], -ip
    123c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1240:	01f3000a 	mvnseq	r0, sl
    1244:	5001f351 	andpl	pc, r1, r1, asr r3	; <UNPREDICTABLE>
    1248:	9f1c3122 	svcls	0x001c3122
	...
    1254:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    1258:	000003c0 	andeq	r0, r0, r0, asr #7
    125c:	e4500001 	ldrb	r0, [r0], #-1
    1260:	e8000003 	stmda	r0, {r0, r1}
    1264:	01000003 	tsteq	r0, r3
    1268:	040c5000 	streq	r5, [ip], #-0
    126c:	04100000 	ldreq	r0, [r0], #-0
    1270:	00010000 	andeq	r0, r1, r0
    1274:	00043450 	andeq	r3, r4, r0, asr r4
    1278:	00043800 	andeq	r3, r4, r0, lsl #16
    127c:	50000100 	andpl	r0, r0, r0, lsl #2
    1280:	00000440 	andeq	r0, r0, r0, asr #8
    1284:	00000444 	andeq	r0, r0, r4, asr #8
    1288:	68500001 	ldmdavs	r0, {r0}^
    128c:	6c000004 	stcvs	0, cr0, [r0], {4}
    1290:	01000004 	tsteq	r0, r4
    1294:	04885000 	streq	r5, [r8], #0
    1298:	04b00000 	ldrteq	r0, [r0], #0
    129c:	00010000 	andeq	r0, r1, r0
    12a0:	00000050 	andeq	r0, r0, r0, asr r0
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	0002c000 	andeq	ip, r2, r0
    12ac:	0002c800 	andeq	ip, r2, r0, lsl #16
    12b0:	30000200 	andcc	r0, r0, r0, lsl #4
    12b4:	0002c89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    12b8:	0002cc00 	andeq	ip, r2, r0, lsl #24
    12bc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    12c0:	000002d8 	ldrdeq	r0, [r0], -r8
    12c4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    12c8:	00570001 	subseq	r0, r7, r1
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	04000000 	streq	r0, [r0], #-0
    12d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    12d8:	07000000 	streq	r0, [r0, -r0]
    12dc:	0a007300 	beq	1dee4 <__bss_end__+0x1415c>
    12e0:	9f211000 	svcls	0x00211000
    12e4:	00000008 	andeq	r0, r0, r8
    12e8:	00000010 	andeq	r0, r0, r0, lsl r0
    12ec:	00530001 	subseq	r0, r3, r1
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	14000000 	strne	r0, [r0], #-0
    12f8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    12fc:	07000000 	streq	r0, [r0, -r0]
    1300:	0b007300 	bleq	1df08 <__bss_end__+0x14180>
    1304:	9f1aefff 	svcls	0x001aefff
    1308:	00000018 	andeq	r0, r0, r8, lsl r0
    130c:	00000020 	andeq	r0, r0, r0, lsr #32
    1310:	00530001 	subseq	r0, r3, r1
    1314:	00000000 	andeq	r0, r0, r0
    1318:	14000000 	strne	r0, [r0], #-0
    131c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1320:	03000000 	movweq	r0, #0
    1324:	9f047300 	svcls	0x00047300
    1328:	0000001c 	andeq	r0, r0, ip, lsl r0
    132c:	00000027 	andeq	r0, r0, r7, lsr #32
    1330:	00530001 	subseq	r0, r3, r1
    1334:	00000000 	andeq	r0, r0, r0
    1338:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    133c:	5c00008d 	stcpl	0, cr0, [r0], {141}	; 0x8d
    1340:	0200008d 	andeq	r0, r0, #141	; 0x8d
    1344:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
    1348:	6000008d 	andvs	r0, r0, sp, lsl #1
    134c:	0100008d 	smlabbeq	r0, sp, r0, r0
    1350:	00005000 	andeq	r5, r0, r0
    1354:	00000000 	andeq	r0, r0, r0
    1358:	8d700000 	ldclhi	0, cr0, [r0, #-0]
    135c:	8d740000 	ldclhi	0, cr0, [r4, #-0]
    1360:	00020000 	andeq	r0, r2, r0
    1364:	8d749f30 	ldclhi	15, cr9, [r4, #-192]!	; 0xffffff40
    1368:	8d780000 	ldclhi	0, cr0, [r8, #-0]
    136c:	00010000 	andeq	r0, r1, r0
    1370:	008d7c53 	addeq	r7, sp, r3, asr ip
    1374:	008d8400 	addeq	r8, sp, r0, lsl #8
    1378:	53000100 	movwpl	r0, #256	; 0x100
	...
    1388:	00000004 	andeq	r0, r0, r4
    138c:	04500001 	ldrbeq	r0, [r0], #-1
    1390:	0c000000 	stceq	0, cr0, [r0], {-0}
    1394:	01000000 	mrseq	r0, (UNDEF: 0)
    1398:	000c5300 	andeq	r5, ip, r0, lsl #6
    139c:	00100000 	andseq	r0, r0, r0
    13a0:	00010000 	andeq	r0, r1, r0
    13a4:	00001050 	andeq	r1, r0, r0, asr r0
    13a8:	00001c00 	andeq	r1, r0, r0, lsl #24
    13ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    13b8:	0000003c 	andeq	r0, r0, ip, lsr r0
    13bc:	00000047 	andeq	r0, r0, r7, asr #32
    13c0:	47500001 	ldrbmi	r0, [r0, -r1]
    13c4:	60000000 	andvs	r0, r0, r0
    13c8:	01000000 	mrseq	r0, (UNDEF: 0)
    13cc:	00005500 	andeq	r5, r0, r0, lsl #10
    13d0:	00000000 	andeq	r0, r0, r0
    13d4:	00500000 	subseq	r0, r0, r0
    13d8:	00540000 	subseq	r0, r4, r0
    13dc:	00010000 	andeq	r0, r1, r0
    13e0:	00000050 	andeq	r0, r0, r0, asr r0
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	00006000 	andeq	r6, r0, r0
    13ec:	00006c00 	andeq	r6, r0, r0, lsl #24
    13f0:	50000100 	andpl	r0, r0, r0, lsl #2
    13f4:	0000006c 	andeq	r0, r0, ip, rrx
    13f8:	00000074 	andeq	r0, r0, r4, ror r0
    13fc:	01f30004 	mvnseq	r0, r4
    1400:	00009f50 	andeq	r9, r0, r0, asr pc
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00740000 	rsbseq	r0, r4, r0
    140c:	00800000 	addeq	r0, r0, r0
    1410:	00010000 	andeq	r0, r1, r0
    1414:	00008050 	andeq	r8, r0, r0, asr r0
    1418:	00008800 	andeq	r8, r0, r0, lsl #16
    141c:	f3000400 	vshl.u8	d0, d0, d0
    1420:	009f5001 	addseq	r5, pc, r1
	...
    142c:	90000000 	andls	r0, r0, r0
    1430:	01000000 	mrseq	r0, (UNDEF: 0)
    1434:	00905000 	addseq	r5, r0, r0
    1438:	00d40000 	sbcseq	r0, r4, r0
    143c:	00010000 	andeq	r0, r1, r0
    1440:	00000054 	andeq	r0, r0, r4, asr r0
    1444:	00000000 	andeq	r0, r0, r0
    1448:	00004800 	andeq	r4, r0, r0, lsl #16
    144c:	00004c00 	andeq	r4, r0, r0, lsl #24
    1450:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1454:	00000054 	andeq	r0, r0, r4, asr r0
    1458:	00000058 	andeq	r0, r0, r8, asr r0
    145c:	60550001 	subsvs	r0, r5, r1
    1460:	64000000 	strvs	r0, [r0], #-0
    1464:	01000000 	mrseq	r0, (UNDEF: 0)
    1468:	006c5500 	rsbeq	r5, ip, r0, lsl #10
    146c:	00700000 	rsbseq	r0, r0, r0
    1470:	00010000 	andeq	r0, r1, r0
    1474:	00007855 	andeq	r7, r0, r5, asr r8
    1478:	00007c00 	andeq	r7, r0, r0, lsl #24
    147c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1480:	00000084 	andeq	r0, r0, r4, lsl #1
    1484:	00000088 	andeq	r0, r0, r8, lsl #1
    1488:	8c550001 	mrrchi	0, 0, r0, r5, cr1
    148c:	d4000000 	strle	r0, [r0], #-0
    1490:	01000000 	mrseq	r0, (UNDEF: 0)
    1494:	00005500 	andeq	r5, r0, r0, lsl #10
    1498:	00000000 	andeq	r0, r0, r0
    149c:	001c0000 	andseq	r0, ip, r0
    14a0:	00440000 	subeq	r0, r4, r0
    14a4:	00010000 	andeq	r0, r1, r0
    14a8:	00004453 	andeq	r4, r0, r3, asr r4
    14ac:	00004c00 	andeq	r4, r0, r0, lsl #24
    14b0:	70001c00 	andvc	r1, r0, r0, lsl #24
    14b4:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    14b8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    14bc:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    14c8:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    14cc:	4c9f2533 	cfldr32mi	mvfx2, [pc], {51}	; 0x33
    14d0:	50000000 	andpl	r0, r0, r0
    14d4:	01000000 	mrseq	r0, (UNDEF: 0)
    14d8:	00505300 	subseq	r5, r0, r0, lsl #6
    14dc:	00580000 	subseq	r0, r8, r0
    14e0:	001c0000 	andseq	r0, ip, r0
    14e4:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    14e8:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    14ec:	cccccd08 	stclgt	13, cr12, [ip], {8}
    14f0:	000000cc 	andeq	r0, r0, ip, asr #1
    14f4:	20081e00 	andcs	r1, r8, r0, lsl #28
    14f8:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    14fc:	9f25332c 	svcls	0x0025332c
    1500:	00000058 	andeq	r0, r0, r8, asr r0
    1504:	0000005c 	andeq	r0, r0, ip, asr r0
    1508:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
    150c:	64000000 	strvs	r0, [r0], #-0
    1510:	1c000000 	stcne	0, cr0, [r0], {-0}
    1514:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1518:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    151c:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1520:	0000cccc 	andeq	ip, r0, ip, asr #25
    1524:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1528:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    152c:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1530:	0000649f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1534:	00006800 	andeq	r6, r0, r0, lsl #16
    1538:	53000100 	movwpl	r0, #256	; 0x100
    153c:	00000068 	andeq	r0, r0, r8, rrx
    1540:	00000070 	andeq	r0, r0, r0, ror r0
    1544:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1548:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    154c:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1550:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1554:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1558:	25f72008 	ldrbcs	r2, [r7, #8]!
    155c:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1560:	00709f25 	rsbseq	r9, r0, r5, lsr #30
    1564:	00740000 	rsbseq	r0, r4, r0
    1568:	00010000 	andeq	r0, r1, r0
    156c:	00007453 	andeq	r7, r0, r3, asr r4
    1570:	00007c00 	andeq	r7, r0, r0, lsl #24
    1574:	70001c00 	andvc	r1, r0, r0, lsl #24
    1578:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    157c:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1580:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1584:	00000000 	andeq	r0, r0, r0
    1588:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    158c:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1590:	7c9f2533 	cfldr32vc	mvfx2, [pc], {51}	; 0x33
    1594:	80000000 	andhi	r0, r0, r0
    1598:	01000000 	mrseq	r0, (UNDEF: 0)
    159c:	00805300 	addeq	r5, r0, r0, lsl #6
    15a0:	00880000 	addeq	r0, r8, r0
    15a4:	001c0000 	andseq	r0, ip, r0
    15a8:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    15ac:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    15b0:	cccccd08 	stclgt	13, cr12, [ip], {8}
    15b4:	000000cc 	andeq	r0, r0, ip, asr #1
    15b8:	20081e00 	andcs	r1, r8, r0, lsl #28
    15bc:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    15c0:	9f25332c 	svcls	0x0025332c
    15c4:	00000088 	andeq	r0, r0, r8, lsl #1
    15c8:	0000008c 	andeq	r0, r0, ip, lsl #1
    15cc:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    15d0:	90000000 	andls	r0, r0, r0
    15d4:	1c000000 	stcne	0, cr0, [r0], {-0}
    15d8:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    15dc:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    15e0:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    15e4:	0000cccc 	andeq	ip, r0, ip, asr #25
    15e8:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    15ec:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    15f0:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    15f4:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15f8:	00009800 	andeq	r9, r0, r0, lsl #16
    15fc:	74001c00 	strvc	r1, [r0], #-3072	; 0xc00
    1600:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1604:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1608:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    160c:	00000000 	andeq	r0, r0, r0
    1610:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1614:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1618:	989f2533 	ldmls	pc, {r0, r1, r4, r5, r8, sl, sp}	; <UNPREDICTABLE>
    161c:	9c000000 	stcls	0, cr0, [r0], {-0}
    1620:	17000000 	strne	r0, [r0, -r0]
    1624:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
    1628:	7125f72c 	msrvc	SP_abt, ip
    162c:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1630:	20081e25 	andcs	r1, r8, r5, lsr #28
    1634:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1638:	9f25332c 	svcls	0x0025332c
    163c:	0000009c 	muleq	r0, ip, r0
    1640:	000000d4 	ldrdeq	r0, [r0], -r4
    1644:	0074001c 	rsbseq	r0, r4, ip, lsl r0
    1648:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    164c:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1650:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1654:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1658:	25f72008 	ldrbcs	r2, [r7, #8]!
    165c:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1660:	00009f25 	andeq	r9, r0, r5, lsr #30
    1664:	00000000 	andeq	r0, r0, r0
    1668:	00940000 	addseq	r0, r4, r0
    166c:	00b80000 	adcseq	r0, r8, r0
    1670:	00010000 	andeq	r0, r1, r0
    1674:	0000b850 	andeq	fp, r0, r0, asr r8
    1678:	0000c400 	andeq	ip, r0, r0, lsl #8
    167c:	31000800 	tstcc	r0, r0, lsl #16
    1680:	73240071 	teqvc	r4, #113	; 0x71
    1684:	c49f2100 	ldrgt	r2, [pc], #256	; 168c <_start-0x6974>
    1688:	c7000000 	strgt	r0, [r0, -r0]
    168c:	01000000 	mrseq	r0, (UNDEF: 0)
    1690:	00005100 	andeq	r5, r0, r0, lsl #2
    1694:	00000000 	andeq	r0, r0, r0
    1698:	00d40000 	sbcseq	r0, r4, r0
    169c:	00f80000 	rscseq	r0, r8, r0
    16a0:	00010000 	andeq	r0, r1, r0
    16a4:	0000f850 	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
    16a8:	00010c00 	andeq	r0, r1, r0, lsl #24
    16ac:	f3000400 	vshl.u8	d0, d0, d0
    16b0:	009f5001 	addseq	r5, pc, r1
    16b4:	00000000 	andeq	r0, r0, r0
    16b8:	e0000000 	and	r0, r0, r0
    16bc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    16c0:	02000000 	andeq	r0, r0, #0
    16c4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    16c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    16cc:	01000000 	mrseq	r0, (UNDEF: 0)
    16d0:	00e85200 	rsceq	r5, r8, r0, lsl #4
    16d4:	00f00000 	rscseq	r0, r0, r0
    16d8:	00020000 	andeq	r0, r2, r0
    16dc:	00f09f30 	rscseq	r9, r0, r0, lsr pc
    16e0:	01030000 	mrseq	r0, (UNDEF: 3)
    16e4:	00010000 	andeq	r0, r1, r0
    16e8:	00000052 	andeq	r0, r0, r2, asr r0
    16ec:	00000000 	andeq	r0, r0, r0
    16f0:	0000e000 	andeq	lr, r0, r0
    16f4:	0000f400 	andeq	pc, r0, r0, lsl #8
    16f8:	30000200 	andcc	r0, r0, r0, lsl #4
    16fc:	0000f49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1700:	00010000 	andeq	r0, r1, r0
    1704:	31000500 	tstcc	r0, r0, lsl #10
    1708:	9f240073 	svcls	0x00240073
    170c:	00000100 	andeq	r0, r0, r0, lsl #2
    1710:	00000103 	andeq	r0, r0, r3, lsl #2
    1714:	03510001 	cmpeq	r1, #1
    1718:	0c000001 	stceq	0, cr0, [r0], {1}
    171c:	08000001 	stmdaeq	r0, {r0}
    1720:	01f33100 	mvnseq	r3, r0, lsl #2
    1724:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    1728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    172c:	00000000 	andeq	r0, r0, r0
    1730:	00010c00 	andeq	r0, r1, r0, lsl #24
    1734:	00013000 	andeq	r3, r1, r0
    1738:	50000100 	andpl	r0, r0, r0, lsl #2
    173c:	00000130 	andeq	r0, r0, r0, lsr r1
    1740:	00000144 	andeq	r0, r0, r4, asr #2
    1744:	01f30004 	mvnseq	r0, r4
    1748:	00009f50 	andeq	r9, r0, r0, asr pc
    174c:	00000000 	andeq	r0, r0, r0
    1750:	01180000 	tsteq	r8, r0
    1754:	01200000 	teqeq	r0, r0
    1758:	00020000 	andeq	r0, r2, r0
    175c:	01209f30 	teqeq	r0, r0, lsr pc
    1760:	01200000 	teqeq	r0, r0
    1764:	00010000 	andeq	r0, r1, r0
    1768:	00012052 	andeq	r2, r1, r2, asr r0
    176c:	00012800 	andeq	r2, r1, r0, lsl #16
    1770:	30000200 	andcc	r0, r0, r0, lsl #4
    1774:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    1778:	00013b00 	andeq	r3, r1, r0, lsl #22
    177c:	52000100 	andpl	r0, r0, #0, 2
	...
    1788:	00000118 	andeq	r0, r0, r8, lsl r1
    178c:	0000012c 	andeq	r0, r0, ip, lsr #2
    1790:	9f300002 	svcls	0x00300002
    1794:	0000012c 	andeq	r0, r0, ip, lsr #2
    1798:	00000138 	andeq	r0, r0, r8, lsr r1
    179c:	73310005 	teqvc	r1, #5
    17a0:	389f2400 	ldmcc	pc, {sl, sp}	; <UNPREDICTABLE>
    17a4:	3b000001 	blcc	17b0 <_start-0x6850>
    17a8:	01000001 	tsteq	r0, r1
    17ac:	013b5100 	teqeq	fp, r0, lsl #2
    17b0:	01440000 	mrseq	r0, (UNDEF: 68)
    17b4:	00080000 	andeq	r0, r8, r0
    17b8:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    17bc:	9f241a4f 	svcls	0x00241a4f
	...
    17c8:	00000144 	andeq	r0, r0, r4, asr #2
    17cc:	000001d4 	ldrdeq	r0, [r0], -r4
    17d0:	d4500001 	ldrble	r0, [r0], #-1
    17d4:	10000001 	andne	r0, r0, r1
    17d8:	01000002 	tsteq	r0, r2
    17dc:	00005400 	andeq	r5, r0, r0, lsl #8
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	018c0000 	orreq	r0, ip, r0
    17e8:	01900000 	orrseq	r0, r0, r0
    17ec:	00010000 	andeq	r0, r1, r0
    17f0:	00019855 	andeq	r9, r1, r5, asr r8
    17f4:	00019c00 	andeq	r9, r1, r0, lsl #24
    17f8:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    17fc:	000001a4 	andeq	r0, r0, r4, lsr #3
    1800:	000001a8 	andeq	r0, r0, r8, lsr #3
    1804:	b0550001 	subslt	r0, r5, r1
    1808:	b4000001 	strlt	r0, [r0], #-1
    180c:	01000001 	tsteq	r0, r1
    1810:	01bc5500 			; <UNDEFINED> instruction: 0x01bc5500
    1814:	01c00000 	biceq	r0, r0, r0
    1818:	00010000 	andeq	r0, r1, r0
    181c:	0001c855 	andeq	ip, r1, r5, asr r8
    1820:	0001cc00 	andeq	ip, r1, r0, lsl #24
    1824:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1828:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    182c:	00000210 	andeq	r0, r0, r0, lsl r2
    1830:	00550001 	subseq	r0, r5, r1
    1834:	00000000 	andeq	r0, r0, r0
    1838:	60000000 	andvs	r0, r0, r0
    183c:	88000001 	stmdahi	r0, {r0}
    1840:	01000001 	tsteq	r0, r1
    1844:	01885300 	orreq	r5, r8, r0, lsl #6
    1848:	01900000 	orrseq	r0, r0, r0
    184c:	001c0000 	andseq	r0, ip, r0
    1850:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1854:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1858:	cccccd08 	stclgt	13, cr12, [ip], {8}
    185c:	000000cc 	andeq	r0, r0, ip, asr #1
    1860:	20081e00 	andcs	r1, r8, r0, lsl #28
    1864:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1868:	9f25332c 	svcls	0x0025332c
    186c:	00000190 	muleq	r0, r0, r1
    1870:	00000194 	muleq	r0, r4, r1
    1874:	94530001 	ldrbls	r0, [r3], #-1
    1878:	9c000001 	stcls	0, cr0, [r0], {1}
    187c:	1c000001 	stcne	0, cr0, [r0], {1}
    1880:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1884:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1888:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    188c:	0000cccc 	andeq	ip, r0, ip, asr #25
    1890:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1894:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1898:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    189c:	00019c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    18a0:	0001a000 	andeq	sl, r1, r0
    18a4:	53000100 	movwpl	r0, #256	; 0x100
    18a8:	000001a0 	andeq	r0, r0, r0, lsr #3
    18ac:	000001a8 	andeq	r0, r0, r8, lsr #3
    18b0:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    18b4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    18b8:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    18bc:	00cccccc 	sbceq	ip, ip, ip, asr #25
    18c0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    18c4:	25f72008 	ldrbcs	r2, [r7, #8]!
    18c8:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    18cc:	01a89f25 			; <UNDEFINED> instruction: 0x01a89f25
    18d0:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    18d4:	00010000 	andeq	r0, r1, r0
    18d8:	0001ac53 	andeq	sl, r1, r3, asr ip
    18dc:	0001b400 	andeq	fp, r1, r0, lsl #8
    18e0:	70001c00 	andvc	r1, r0, r0, lsl #24
    18e4:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    18e8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    18ec:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    18f0:	00000000 	andeq	r0, r0, r0
    18f4:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    18f8:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    18fc:	b49f2533 	ldrlt	r2, [pc], #1331	; 1904 <_start-0x66fc>
    1900:	b8000001 	stmdalt	r0, {r0}
    1904:	01000001 	tsteq	r0, r1
    1908:	01b85300 			; <UNDEFINED> instruction: 0x01b85300
    190c:	01c00000 	biceq	r0, r0, r0
    1910:	001c0000 	andseq	r0, ip, r0
    1914:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1918:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    191c:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1920:	000000cc 	andeq	r0, r0, ip, asr #1
    1924:	20081e00 	andcs	r1, r8, r0, lsl #28
    1928:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    192c:	9f25332c 	svcls	0x0025332c
    1930:	000001c0 	andeq	r0, r0, r0, asr #3
    1934:	000001c4 	andeq	r0, r0, r4, asr #3
    1938:	c4530001 	ldrbgt	r0, [r3], #-1
    193c:	cc000001 	stcgt	0, cr0, [r0], {1}
    1940:	1c000001 	stcne	0, cr0, [r0], {1}
    1944:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1948:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    194c:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1950:	0000cccc 	andeq	ip, r0, ip, asr #25
    1954:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1958:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    195c:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1960:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    1964:	0001d000 	andeq	sp, r1, r0
    1968:	53000100 	movwpl	r0, #256	; 0x100
    196c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1970:	000001d4 	ldrdeq	r0, [r0], -r4
    1974:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1978:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    197c:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1980:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1984:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1988:	25f72008 	ldrbcs	r2, [r7, #8]!
    198c:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1990:	01d49f25 	bicseq	r9, r4, r5, lsr #30
    1994:	01dc0000 	bicseq	r0, ip, r0
    1998:	001c0000 	andseq	r0, ip, r0
    199c:	2cf70074 	ldclcs	0, cr0, [r7], #464	; 0x1d0
    19a0:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    19a4:	cccccd08 	stclgt	13, cr12, [ip], {8}
    19a8:	000000cc 	andeq	r0, r0, ip, asr #1
    19ac:	20081e00 	andcs	r1, r8, r0, lsl #28
    19b0:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    19b4:	9f25332c 	svcls	0x0025332c
    19b8:	000001dc 	ldrdeq	r0, [r0], -ip
    19bc:	000001e0 	andeq	r0, r0, r0, ror #3
    19c0:	00740017 	rsbseq	r0, r4, r7, lsl r0
    19c4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    19c8:	2cf70071 	ldclcs	0, cr0, [r7], #452	; 0x1c4
    19cc:	081e25f7 	ldmdaeq	lr, {r0, r1, r2, r4, r5, r6, r7, r8, sl, sp}
    19d0:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    19d4:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    19d8:	0001e09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    19dc:	00021000 	andeq	r1, r2, r0
    19e0:	74001c00 	strvc	r1, [r0], #-3072	; 0xc00
    19e4:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    19e8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    19ec:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    19f8:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    19fc:	009f2533 	addseq	r2, pc, r3, lsr r5	; <UNPREDICTABLE>
    1a00:	00000000 	andeq	r0, r0, r0
    1a04:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1a08:	fc000001 	stc2	0, cr0, [r0], {1}
    1a0c:	01000001 	tsteq	r0, r1
    1a10:	01fc5000 	mvnseq	r5, r0
    1a14:	02030000 	andeq	r0, r3, #0
    1a18:	00010000 	andeq	r0, r1, r0
    1a1c:	00000051 	andeq	r0, r0, r1, asr r0
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	00021000 	andeq	r1, r2, r0
    1a28:	00022c00 	andeq	r2, r2, r0, lsl #24
    1a2c:	50000100 	andpl	r0, r0, r0, lsl #2
    1a30:	0000022c 	andeq	r0, r0, ip, lsr #4
    1a34:	00000234 	andeq	r0, r0, r4, lsr r2
    1a38:	34540001 	ldrbcc	r0, [r4], #-1
    1a3c:	3c000002 	stccc	0, cr0, [r0], {2}
    1a40:	01000002 	tsteq	r0, r2
    1a44:	023c5000 	eorseq	r5, ip, #0
    1a48:	02440000 	subeq	r0, r4, #0
    1a4c:	00010000 	andeq	r0, r1, r0
    1a50:	00024454 	andeq	r4, r2, r4, asr r4
    1a54:	00025000 	andeq	r5, r2, r0
    1a58:	f3000400 	vshl.u8	d0, d0, d0
    1a5c:	509f5001 	addspl	r5, pc, r1
    1a60:	54000002 	strpl	r0, [r0], #-2
    1a64:	01000002 	tsteq	r0, r2
    1a68:	02545000 	subseq	r5, r4, #0
    1a6c:	025c0000 	subseq	r0, ip, #0
    1a70:	00010000 	andeq	r0, r1, r0
    1a74:	00000054 	andeq	r0, r0, r4, asr r0
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	00022000 	andeq	r2, r2, r0
    1a80:	00023000 	andeq	r3, r2, r0
    1a84:	30000200 	andcc	r0, r0, r0, lsl #4
    1a88:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1a8c:	00023400 	andeq	r3, r2, r0, lsl #8
    1a90:	50000100 	andpl	r0, r0, r0, lsl #2
    1a94:	00000234 	andeq	r0, r0, r4, lsr r2
    1a98:	00000240 	andeq	r0, r0, r0, asr #4
    1a9c:	9f300002 	svcls	0x00300002
    1aa0:	00000240 	andeq	r0, r0, r0, asr #4
    1aa4:	0000024c 	andeq	r0, r0, ip, asr #4
    1aa8:	00500001 	subseq	r0, r0, r1
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1ab4:	90000002 	andls	r0, r0, r2
    1ab8:	01000002 	tsteq	r0, r2
    1abc:	02905000 	addseq	r5, r0, #0
    1ac0:	02a00000 	adceq	r0, r0, #0
    1ac4:	00040000 	andeq	r0, r4, r0
    1ac8:	9f5001f3 	svcls	0x005001f3
    1acc:	000002a0 	andeq	r0, r0, r0, lsr #5
    1ad0:	000002c0 	andeq	r0, r0, r0, asr #5
    1ad4:	c0500001 	subsgt	r0, r0, r1
    1ad8:	d4000002 	strle	r0, [r0], #-2
    1adc:	04000002 	streq	r0, [r0], #-2
    1ae0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ae4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ae8:	00000000 	andeq	r0, r0, r0
    1aec:	00025c00 	andeq	r5, r2, r0, lsl #24
    1af0:	00029400 	andeq	r9, r2, r0, lsl #8
    1af4:	51000100 	mrspl	r0, (UNDEF: 16)
    1af8:	00000294 	muleq	r0, r4, r2
    1afc:	000002a0 	andeq	r0, r0, r0, lsr #5
    1b00:	01f30004 	mvnseq	r0, r4
    1b04:	02a09f51 	adceq	r9, r0, #324	; 0x144
    1b08:	02c40000 	sbceq	r0, r4, #0
    1b0c:	00010000 	andeq	r0, r1, r0
    1b10:	0002c451 	andeq	ip, r2, r1, asr r4
    1b14:	0002d400 	andeq	sp, r2, r0, lsl #8
    1b18:	f3000400 	vshl.u8	d0, d0, d0
    1b1c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1b20:	00000000 	andeq	r0, r0, r0
    1b24:	70000000 	andvc	r0, r0, r0
    1b28:	90000002 	andls	r0, r0, r2
    1b2c:	01000002 	tsteq	r0, r2
    1b30:	02905000 	addseq	r5, r0, #0
    1b34:	02a00000 	adceq	r0, r0, #0
    1b38:	00040000 	andeq	r0, r4, r0
    1b3c:	9f5001f3 	svcls	0x005001f3
	...
    1b48:	00000278 	andeq	r0, r0, r8, ror r2
    1b4c:	00000280 	andeq	r0, r0, r0, lsl #5
    1b50:	9f300002 	svcls	0x00300002
    1b54:	00000280 	andeq	r0, r0, r0, lsl #5
    1b58:	00000280 	andeq	r0, r0, r0, lsl #5
    1b5c:	80520001 	subshi	r0, r2, r1
    1b60:	88000002 	stmdahi	r0, {r1}
    1b64:	02000002 	andeq	r0, r0, #2
    1b68:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    1b6c:	9b000002 	blls	1b7c <_start-0x6484>
    1b70:	01000002 	tsteq	r0, r2
    1b74:	00005200 	andeq	r5, r0, r0, lsl #4
    1b78:	00000000 	andeq	r0, r0, r0
    1b7c:	02780000 	rsbseq	r0, r8, #0
    1b80:	028c0000 	addeq	r0, ip, #0
    1b84:	00020000 	andeq	r0, r2, r0
    1b88:	028c9f30 	addeq	r9, ip, #48, 30	; 0xc0
    1b8c:	02980000 	addseq	r0, r8, #0
    1b90:	00050000 	andeq	r0, r5, r0
    1b94:	24007331 	strcs	r7, [r0], #-817	; 0x331
    1b98:	0002989f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    1b9c:	00029b00 	andeq	r9, r2, r0, lsl #22
    1ba0:	51000100 	mrspl	r0, (UNDEF: 16)
    1ba4:	0000029b 	muleq	r0, fp, r2
    1ba8:	000002a0 	andeq	r0, r0, r0, lsr #5
    1bac:	f3310008 	vhadd.u<illegal width 64>	d0, d1, d8
    1bb0:	1a4f5001 	bne	13d5bbc <__bss_end__+0x13cbe34>
    1bb4:	00009f24 	andeq	r9, r0, r4, lsr #30
    1bb8:	00000000 	andeq	r0, r0, r0
    1bbc:	02a00000 	adceq	r0, r0, #0
    1bc0:	02c00000 	sbceq	r0, r0, #0
    1bc4:	00010000 	andeq	r0, r1, r0
    1bc8:	0002c050 	andeq	ip, r2, r0, asr r0
    1bcc:	0002d400 	andeq	sp, r2, r0, lsl #8
    1bd0:	f3000400 	vshl.u8	d0, d0, d0
    1bd4:	009f5001 	addseq	r5, pc, r1
    1bd8:	00000000 	andeq	r0, r0, r0
    1bdc:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1be0:	b0000002 	andlt	r0, r0, r2
    1be4:	02000002 	andeq	r0, r0, #2
    1be8:	b09f3000 	addslt	r3, pc, r0
    1bec:	b0000002 	andlt	r0, r0, r2
    1bf0:	01000002 	tsteq	r0, r2
    1bf4:	02b05200 	adcseq	r5, r0, #0, 4
    1bf8:	02b80000 	adcseq	r0, r8, #0
    1bfc:	00020000 	andeq	r0, r2, r0
    1c00:	02b89f30 	adcseq	r9, r8, #48, 30	; 0xc0
    1c04:	02cb0000 	sbceq	r0, fp, #0
    1c08:	00010000 	andeq	r0, r1, r0
    1c0c:	00000052 	andeq	r0, r0, r2, asr r0
    1c10:	00000000 	andeq	r0, r0, r0
    1c14:	0002a800 	andeq	sl, r2, r0, lsl #16
    1c18:	0002bc00 	andeq	fp, r2, r0, lsl #24
    1c1c:	30000200 	andcc	r0, r0, r0, lsl #4
    1c20:	0002bc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1c24:	0002c800 	andeq	ip, r2, r0, lsl #16
    1c28:	31000500 	tstcc	r0, r0, lsl #10
    1c2c:	9f240073 	svcls	0x00240073
    1c30:	000002c8 	andeq	r0, r0, r8, asr #5
    1c34:	000002cb 	andeq	r0, r0, fp, asr #5
    1c38:	cb510001 	blgt	1441c44 <__bss_end__+0x1437ebc>
    1c3c:	d4000002 	strle	r0, [r0], #-2
    1c40:	08000002 	stmdaeq	r0, {r1}
    1c44:	01f33100 	mvnseq	r3, r0, lsl #2
    1c48:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    1c4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	0002d400 	andeq	sp, r2, r0, lsl #8
    1c58:	00036c00 	andeq	r6, r3, r0, lsl #24
    1c5c:	50000100 	andpl	r0, r0, r0, lsl #2
    1c60:	0000036c 	andeq	r0, r0, ip, ror #6
    1c64:	000003ac 	andeq	r0, r0, ip, lsr #7
    1c68:	00540001 	subseq	r0, r4, r1
    1c6c:	00000000 	andeq	r0, r0, r0
    1c70:	d4000000 	strle	r0, [r0], #-0
    1c74:	6f000002 	svcvs	0x00000002
    1c78:	01000003 	tsteq	r0, r3
    1c7c:	036f5100 	cmneq	pc, #0, 2
    1c80:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1c84:	00040000 	andeq	r0, r4, r0
    1c88:	9f5101f3 	svcls	0x005101f3
	...
    1c94:	00000324 	andeq	r0, r0, r4, lsr #6
    1c98:	00000328 	andeq	r0, r0, r8, lsr #6
    1c9c:	30560001 	subscc	r0, r6, r1
    1ca0:	34000003 	strcc	r0, [r0], #-3
    1ca4:	01000003 	tsteq	r0, r3
    1ca8:	033c5600 	teqeq	ip, #0, 12
    1cac:	03400000 	movteq	r0, #0
    1cb0:	00010000 	andeq	r0, r1, r0
    1cb4:	00034856 	andeq	r4, r3, r6, asr r8
    1cb8:	00034c00 	andeq	r4, r3, r0, lsl #24
    1cbc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1cc0:	00000354 	andeq	r0, r0, r4, asr r3
    1cc4:	00000358 	andeq	r0, r0, r8, asr r3
    1cc8:	60560001 	subsvs	r0, r6, r1
    1ccc:	64000003 	strvs	r0, [r0], #-3
    1cd0:	01000003 	tsteq	r0, r3
    1cd4:	03685600 	cmneq	r8, #0, 12
    1cd8:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1cdc:	00010000 	andeq	r0, r1, r0
    1ce0:	00000056 	andeq	r0, r0, r6, asr r0
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	0002f800 	andeq	pc, r2, r0, lsl #16
    1cec:	00032000 	andeq	r2, r3, r0
    1cf0:	53000100 	movwpl	r0, #256	; 0x100
    1cf4:	00000320 	andeq	r0, r0, r0, lsr #6
    1cf8:	00000328 	andeq	r0, r0, r8, lsr #6
    1cfc:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1d00:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1d04:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1d08:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1d0c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1d10:	25f72008 	ldrbcs	r2, [r7, #8]!
    1d14:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1d18:	03289f25 	teqeq	r8, #37, 30	; 0x94
    1d1c:	032c0000 	teqeq	ip, #0
    1d20:	00010000 	andeq	r0, r1, r0
    1d24:	00032c53 	andeq	r2, r3, r3, asr ip
    1d28:	00033400 	andeq	r3, r3, r0, lsl #8
    1d2c:	70001c00 	andvc	r1, r0, r0, lsl #24
    1d30:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1d34:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1d38:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1d3c:	00000000 	andeq	r0, r0, r0
    1d40:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1d44:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1d48:	349f2533 	ldrcc	r2, [pc], #1331	; 1d50 <_start-0x62b0>
    1d4c:	38000003 	stmdacc	r0, {r0, r1}
    1d50:	01000003 	tsteq	r0, r3
    1d54:	03385300 	teqeq	r8, #0, 6
    1d58:	03400000 	movteq	r0, #0
    1d5c:	001c0000 	andseq	r0, ip, r0
    1d60:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1d64:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1d68:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1d6c:	000000cc 	andeq	r0, r0, ip, asr #1
    1d70:	20081e00 	andcs	r1, r8, r0, lsl #28
    1d74:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1d78:	9f25332c 	svcls	0x0025332c
    1d7c:	00000340 	andeq	r0, r0, r0, asr #6
    1d80:	00000344 	andeq	r0, r0, r4, asr #6
    1d84:	44530001 	ldrbmi	r0, [r3], #-1
    1d88:	4c000003 	stcmi	0, cr0, [r0], {3}
    1d8c:	1c000003 	stcne	0, cr0, [r0], {3}
    1d90:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1d94:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1d98:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1d9c:	0000cccc 	andeq	ip, r0, ip, asr #25
    1da0:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1da4:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1da8:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1dac:	00034c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    1db0:	00035000 	andeq	r5, r3, r0
    1db4:	53000100 	movwpl	r0, #256	; 0x100
    1db8:	00000350 	andeq	r0, r0, r0, asr r3
    1dbc:	00000358 	andeq	r0, r0, r8, asr r3
    1dc0:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1dc4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1dc8:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1dcc:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1dd0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1dd4:	25f72008 	ldrbcs	r2, [r7, #8]!
    1dd8:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1ddc:	03589f25 	cmpeq	r8, #37, 30	; 0x94
    1de0:	035c0000 	cmpeq	ip, #0
    1de4:	00010000 	andeq	r0, r1, r0
    1de8:	00035c53 	andeq	r5, r3, r3, asr ip
    1dec:	00036400 	andeq	r6, r3, r0, lsl #8
    1df0:	70001c00 	andvc	r1, r0, r0, lsl #24
    1df4:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1df8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1dfc:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1e08:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1e0c:	649f2533 	ldrvs	r2, [pc], #1331	; 1e14 <_start-0x61ec>
    1e10:	68000003 	stmdavs	r0, {r0, r1}
    1e14:	01000003 	tsteq	r0, r3
    1e18:	03685300 	cmneq	r8, #0, 6
    1e1c:	036c0000 	cmneq	ip, #0
    1e20:	001c0000 	andseq	r0, ip, r0
    1e24:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1e28:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1e2c:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1e30:	000000cc 	andeq	r0, r0, ip, asr #1
    1e34:	20081e00 	andcs	r1, r8, r0, lsl #28
    1e38:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1e3c:	9f25332c 	svcls	0x0025332c
    1e40:	0000036c 	andeq	r0, r0, ip, ror #6
    1e44:	00000374 	andeq	r0, r0, r4, ror r3
    1e48:	0074001c 	rsbseq	r0, r4, ip, lsl r0
    1e4c:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1e50:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1e54:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1e58:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1e5c:	25f72008 	ldrbcs	r2, [r7, #8]!
    1e60:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1e64:	03749f25 	cmneq	r4, #37, 30	; 0x94
    1e68:	03780000 	cmneq	r8, #0
    1e6c:	00170000 	andseq	r0, r7, r0
    1e70:	2cf70074 	ldclcs	0, cr0, [r7], #464	; 0x1d0
    1e74:	007325f7 	ldrshteq	r2, [r3], #-87	; 0xffffffa9
    1e78:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1e7c:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1e80:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1e84:	789f2533 	ldmvc	pc, {r0, r1, r4, r5, r8, sl, sp}	; <UNPREDICTABLE>
    1e88:	ac000003 	stcge	0, cr0, [r0], {3}
    1e8c:	1c000003 	stcne	0, cr0, [r0], {3}
    1e90:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
    1e94:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1e98:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1e9c:	0000cccc 	andeq	ip, r0, ip, asr #25
    1ea0:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1ea4:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1ea8:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1eac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00037000 	andeq	r7, r3, r0
    1eb8:	00039400 	andeq	r9, r3, r0, lsl #8
    1ebc:	50000100 	andpl	r0, r0, r0, lsl #2
    1ec0:	00000394 	muleq	r0, r4, r3
    1ec4:	0000039c 	muleq	r0, ip, r3
    1ec8:	00750009 	rsbseq	r0, r5, r9
    1ecc:	71240073 	teqvc	r4, r3, ror r0
    1ed0:	9c9f2100 	ldflss	f2, [pc], {0}
    1ed4:	9f000003 	svcls	0x00000003
    1ed8:	01000003 	tsteq	r0, r3
    1edc:	00005100 	andeq	r5, r0, r0, lsl #2
    1ee0:	00000000 	andeq	r0, r0, r0
    1ee4:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1ee8:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    1eec:	00010000 	andeq	r0, r1, r0
    1ef0:	0003b850 	andeq	fp, r3, r0, asr r8
    1ef4:	0003d800 	andeq	sp, r3, r0, lsl #16
    1ef8:	f3000400 	vshl.u8	d0, d0, d0
    1efc:	009f5001 	addseq	r5, pc, r1
    1f00:	00000000 	andeq	r0, r0, r0
    1f04:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1f08:	eb000003 	bl	1f1c <_start-0x60e4>
    1f0c:	01000003 	tsteq	r0, r3
    1f10:	03eb5000 	mvneq	r5, #0
    1f14:	04240000 	strteq	r0, [r4], #-0
    1f18:	00010000 	andeq	r0, r1, r0
    1f1c:	00042454 	andeq	r2, r4, r4, asr r4
    1f20:	00045c00 	andeq	r5, r4, r0, lsl #24
    1f24:	f3000400 	vshl.u8	d0, d0, d0
    1f28:	009f5001 	addseq	r5, pc, r1
    1f2c:	00000000 	andeq	r0, r0, r0
    1f30:	44000000 	strmi	r0, [r0], #-0
    1f34:	48000004 	stmdami	r0, {r2}
    1f38:	01000004 	tsteq	r0, r4
    1f3c:	04485000 	strbeq	r5, [r8], #-0
    1f40:	044f0000 	strbeq	r0, [pc], #-0	; 1f48 <_start-0x60b8>
    1f44:	00010000 	andeq	r0, r1, r0
    1f48:	00000051 	andeq	r0, r0, r1, asr r0
    1f4c:	00000000 	andeq	r0, r0, r0
    1f50:	00040000 	andeq	r0, r4, r0
    1f54:	00040800 	andeq	r0, r4, r0, lsl #16
    1f58:	50000100 	andpl	r0, r0, r0, lsl #2
    1f5c:	00000408 	andeq	r0, r0, r8, lsl #8
    1f60:	0000040f 	andeq	r0, r0, pc, lsl #8
    1f64:	00510001 	subseq	r0, r1, r1
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	20000000 	andcs	r0, r0, r0
    1f70:	2c000004 	stccs	0, cr0, [r0], {4}
    1f74:	01000004 	tsteq	r0, r4
    1f78:	042c5000 	strteq	r5, [ip], #-0
    1f7c:	04330000 	ldrteq	r0, [r3], #-0
    1f80:	00010000 	andeq	r0, r1, r0
    1f84:	00000051 	andeq	r0, r0, r1, asr r0
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00045c00 	andeq	r5, r4, r0, lsl #24
    1f90:	00046f00 	andeq	r6, r4, r0, lsl #30
    1f94:	50000100 	andpl	r0, r0, r0, lsl #2
    1f98:	0000046f 	andeq	r0, r0, pc, ror #8
    1f9c:	000004a8 	andeq	r0, r0, r8, lsr #9
    1fa0:	a8540001 	ldmdage	r4, {r0}^
    1fa4:	e0000004 	and	r0, r0, r4
    1fa8:	04000004 	streq	r0, [r0], #-4
    1fac:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fb0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb4:	00000000 	andeq	r0, r0, r0
    1fb8:	0004c800 	andeq	ip, r4, r0, lsl #16
    1fbc:	0004cc00 	andeq	ip, r4, r0, lsl #24
    1fc0:	50000100 	andpl	r0, r0, r0, lsl #2
    1fc4:	000004cc 	andeq	r0, r0, ip, asr #9
    1fc8:	000004d3 	ldrdeq	r0, [r0], -r3
    1fcc:	00510001 	subseq	r0, r1, r1
    1fd0:	00000000 	andeq	r0, r0, r0
    1fd4:	84000000 	strhi	r0, [r0], #-0
    1fd8:	8c000004 	stchi	0, cr0, [r0], {4}
    1fdc:	01000004 	tsteq	r0, r4
    1fe0:	048c5000 	streq	r5, [ip], #0
    1fe4:	04930000 	ldreq	r0, [r3], #0
    1fe8:	00010000 	andeq	r0, r1, r0
    1fec:	00000051 	andeq	r0, r0, r1, asr r0
    1ff0:	00000000 	andeq	r0, r0, r0
    1ff4:	0004a400 	andeq	sl, r4, r0, lsl #8
    1ff8:	0004b000 	andeq	fp, r4, r0
    1ffc:	50000100 	andpl	r0, r0, r0, lsl #2
    2000:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    2004:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    2008:	00510001 	subseq	r0, r1, r1
    200c:	00000000 	andeq	r0, r0, r0
    2010:	e0000000 	and	r0, r0, r0
    2014:	f3000004 	vhadd.u8	d0, d0, d4
    2018:	01000004 	tsteq	r0, r4
    201c:	04f35000 	ldrbteq	r5, [r3], #0
    2020:	05340000 	ldreq	r0, [r4, #-0]!
    2024:	00010000 	andeq	r0, r1, r0
    2028:	00053454 	andeq	r3, r5, r4, asr r4
    202c:	00055800 	andeq	r5, r5, r0, lsl #16
    2030:	f3000400 	vshl.u8	d0, d0, d0
    2034:	589f5001 	ldmpl	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    2038:	5c000005 	stcpl	0, cr0, [r0], {5}
    203c:	01000005 	tsteq	r0, r5
    2040:	055c5000 	ldrbeq	r5, [ip, #-0]
    2044:	05640000 	strbeq	r0, [r4, #-0]!
    2048:	00010000 	andeq	r0, r1, r0
    204c:	00000054 	andeq	r0, r0, r4, asr r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00050800 	andeq	r0, r5, r0, lsl #16
    2058:	00051700 	andeq	r1, r5, r0, lsl #14
    205c:	31000800 	tstcc	r0, r0, lsl #16
    2060:	70240074 	eorvc	r0, r4, r4, ror r0
    2064:	009f1a00 	addseq	r1, pc, r0, lsl #20
    2068:	00000000 	andeq	r0, r0, r0
    206c:	34000000 	strcc	r0, [r0], #-0
    2070:	4c000005 	stcmi	0, cr0, [r0], {5}
    2074:	01000005 	tsteq	r0, r5
    2078:	00005400 	andeq	r5, r0, r0, lsl #8
    207c:	00000000 	andeq	r0, r0, r0
    2080:	05640000 	strbeq	r0, [r4, #-0]!
    2084:	05770000 	ldrbeq	r0, [r7, #-0]!
    2088:	00010000 	andeq	r0, r1, r0
    208c:	00057750 	andeq	r7, r5, r0, asr r7
    2090:	00059c00 	andeq	r9, r5, r0, lsl #24
    2094:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2098:	0000059c 	muleq	r0, ip, r5
    209c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    20a0:	01f30004 	mvnseq	r0, r4
    20a4:	00009f50 	andeq	r9, r0, r0, asr pc
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	00fc0000 	rscseq	r0, ip, r0
    20b0:	01040000 	mrseq	r0, (UNDEF: 4)
    20b4:	00010000 	andeq	r0, r1, r0
    20b8:	00010450 	andeq	r0, r1, r0, asr r4
    20bc:	00012800 	andeq	r2, r1, r0, lsl #16
    20c0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    20d0:	0000000b 	andeq	r0, r0, fp
    20d4:	0b500001 	bleq	14020e0 <__bss_end__+0x13f8358>
    20d8:	14000000 	strne	r0, [r0], #-0
    20dc:	01000000 	mrseq	r0, (UNDEF: 0)
    20e0:	00005400 	andeq	r5, r0, r0, lsl #8
    20e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00008010 	andeq	r8, r0, r0, lsl r0
  14:	00000130 	andeq	r0, r0, r0, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	036a0002 	cmneq	sl, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00008140 	andeq	r8, r0, r0, asr #2
  34:	00000600 	andeq	r0, r0, r0, lsl #12
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	15150002 	ldrne	r0, [r5, #-2]
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00008740 	andeq	r8, r0, r0, asr #14
  54:	00000058 	andeq	r0, r0, r8, asr r0
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	16aa0002 	strtne	r0, [sl], r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00008798 	muleq	r0, r8, r7
  74:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	179c0002 	ldrne	r0, [ip, r2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	000087cc 	andeq	r8, r0, ip, asr #15
  94:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	185e0002 	ldmdane	lr, {r1}^
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000087ec 	andeq	r8, r0, ip, ror #15
  b4:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	1eb60002 	cdpne	0, 11, cr0, cr6, cr2, {0}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00008cdc 	ldrdeq	r8, [r0], -ip
  d4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	1f720002 	svcne	0x00720002
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	00008cfc 	strdeq	r8, [r0], -ip
  f4:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	20750002 	rsbscs	r0, r5, r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	00008d24 	andeq	r8, r0, r4, lsr #26
 114:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	21840002 	orrcs	r0, r4, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	00008d58 	andeq	r8, r0, r8, asr sp
 134:	00000074 	andeq	r0, r0, r4, ror r0
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	23350002 	teqcs	r5, #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00008dcc 	andeq	r8, r0, ip, asr #27
 154:	00000088 	andeq	r0, r0, r8, lsl #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	25110002 	ldrcs	r0, [r1, #-2]
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	00008e54 	andeq	r8, r0, r4, asr lr
 174:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	2de40002 	stclcs	0, cr0, [r4, #8]!
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	00009474 	andeq	r9, r0, r4, ror r4
 194:	00000154 	andeq	r0, r0, r4, asr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	31e70002 	mvncc	r0, r2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	000095c8 	andeq	r9, r0, r8, asr #11
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00000050 	andeq	r0, r0, r0, asr r0
   8:	00000054 	andeq	r0, r0, r4, asr r0
   c:	000000f4 	strdeq	r0, [r0], -r4
	...
  18:	00008d58 	andeq	r8, r0, r8, asr sp
  1c:	00008dcc 	andeq	r8, r0, ip, asr #27
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c8 	andeq	r0, r0, r8, asr #3
   4:	018f0002 	orreq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	2f727375 	svccs	0x00727375
  20:	61636f6c 	cmnvs	r3, ip, ror #30
  24:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
  28:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  30:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  34:	61652d65 	cmnvs	r5, r5, ror #26
  38:	342f6962 	strtcc	r6, [pc], #-2402	; 40 <_start-0x7fc0>
  3c:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
  40:	3173632d 	cmncc	r3, sp, lsr #6
  44:	2f653037 	svccs	0x00653037
  48:	2f62696c 	svccs	0x0062696c
  4c:	2f636367 	svccs	0x00636367
  50:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  54:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
  58:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  5c:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
  60:	2f332e38 	svccs	0x00332e38
  64:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  68:	00656475 	rsbeq	r6, r5, r5, ror r4
  6c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
  70:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
  74:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
  78:	2f6e756a 	svccs	0x006e756a
  7c:	6b736544 	blvs	1cd9594 <__bss_end__+0x1ccf80c>
  80:	2f706f74 	svccs	0x00706f74
  84:	6f686373 	svcvs	0x00686373
  88:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
  8c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
  90:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
  94:	53432f30 	movtpl	r2, #16176	; 0x3f30
  98:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
  9c:	3173632f 	cmncc	r3, pc, lsr #6
  a0:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  a4:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
  a8:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  ac:	2f697062 	svccs	0x00697062
  b0:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
  b4:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
  b8:	2f006372 	svccs	0x00006372
  bc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  c0:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
  c4:	6a6e6169 	bvs	1b98670 <__bss_end__+0x1b8e8e8>
  c8:	442f6e75 	strtmi	r6, [pc], #-3701	; d0 <_start-0x7f30>
  cc:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
  d0:	732f706f 	teqvc	pc, #111	; 0x6f
  d4:	6f6f6863 	svcvs	0x006f6863
  d8:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  dc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  e0:	30323931 	eorscc	r3, r2, r1, lsr r9
  e4:	3153432f 	cmpcc	r3, pc, lsr #6
  e8:	2f453034 	svccs	0x00453034
  ec:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
  f0:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  f4:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
  f8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  fc:	2f006970 	svccs	0x00006970
 100:	2f727375 	svccs	0x00727375
 104:	61636f6c 	cmnvs	r3, ip, ror #30
 108:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
 10c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
 110:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 114:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 118:	61652d65 	cmnvs	r5, r5, ror #26
 11c:	342f6962 	strtcc	r6, [pc], #-2402	; 124 <_start-0x7edc>
 120:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
 124:	3173632d 	cmncc	r3, sp, lsr #6
 128:	2f653037 	svccs	0x00653037
 12c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 130:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 134:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 138:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 13c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 140:	32000065 	andcc	r0, r0, #101	; 0x65
 144:	7465672d 	strbtvc	r6, [r5], #-1837	; 0x72d
 148:	6e752d73 	mrcvs	13, 3, r2, cr5, cr3, {3}
 14c:	2d6c6974 	stclcs	9, cr6, [ip, #-464]!	; 0xfffffe30
 150:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0x574
 154:	0000632e 	andeq	r6, r0, lr, lsr #6
 158:	74730000 	ldrbtvc	r0, [r3], #-0
 15c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
 160:	0100682e 	tsteq	r0, lr, lsr #16
 164:	74730000 	ldrbtvc	r0, [r3], #-0
 168:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 16c:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
 170:	0100682e 	tsteq	r0, lr, lsr #16
 174:	77730000 	ldrbvc	r0, [r3, -r0]!
 178:	7261752d 	rsbvc	r7, r1, #188743680	; 0xb400000
 17c:	00682e74 	rsbeq	r2, r8, r4, ror lr
 180:	72000002 	andvc	r0, r0, #2
 184:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 188:	00000300 	andeq	r0, r0, r0, lsl #6
 18c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 190:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 194:	00000400 	andeq	r0, r0, r0, lsl #8
 198:	02050000 	andeq	r0, r5, #0
 19c:	00008010 	andeq	r8, r0, r0, lsl r0
 1a0:	312f6716 	teqcc	pc, r6, lsl r7	; <UNPREDICTABLE>
 1a4:	313030f4 	ldrshcc	r3, [r0, -r4]!
 1a8:	03292f35 	teqeq	r9, #53, 30	; 0xd4
 1ac:	84302e76 	ldrthi	r2, [r0], #-3702	; 0xe76
 1b0:	844bd885 	strbhi	sp, [fp], #-2181	; 0x885
 1b4:	01040200 	mrseq	r0, R12_usr
 1b8:	bc068206 	sfmlt	f0, 1, [r6], {6}
 1bc:	040200bb 	streq	r0, [r2], #-187	; 0xbb
 1c0:	66710301 	ldrbtvs	r0, [r1], -r1, lsl #6
 1c4:	02661203 	rsbeq	r1, r6, #805306368	; 0x30000000
 1c8:	01010018 	tsteq	r1, r8, lsl r0
 1cc:	00000346 	andeq	r0, r0, r6, asr #6
 1d0:	01b60002 			; <UNDEFINED> instruction: 0x01b60002
 1d4:	01020000 	mrseq	r0, (UNDEF: 2)
 1d8:	000d0efb 	strdeq	r0, [sp], -fp
 1dc:	01010101 	tsteq	r1, r1, lsl #2
 1e0:	01000000 	mrseq	r0, (UNDEF: 0)
 1e4:	2f010000 	svccs	0x00010000
 1e8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1ec:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 1f0:	6a6e6169 	bvs	1b9879c <__bss_end__+0x1b8ea14>
 1f4:	442f6e75 	strtmi	r6, [pc], #-3701	; 1fc <_start-0x7e04>
 1f8:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 1fc:	732f706f 	teqvc	pc, #111	; 0x6f
 200:	6f6f6863 	svcvs	0x006f6863
 204:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 208:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 20c:	30323931 	eorscc	r3, r2, r1, lsr r9
 210:	3153432f 	cmpcc	r3, pc, lsr #6
 214:	2f453034 	svccs	0x00453034
 218:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 21c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 220:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 224:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 228:	632f6970 	teqvs	pc, #112, 18	; 0x1c0000
 22c:	30343173 	eorscc	r3, r4, r3, ror r1
 230:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 234:	752f0063 	strvc	r0, [pc, #-99]!	; 1d9 <_start-0x7e27>
 238:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 74 <_start-0x7f8c>
 23c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 240:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
 244:	2f72616c 	svccs	0x0072616c
 248:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 24c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 250:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 254:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 258:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
 25c:	37317363 	ldrcc	r7, [r1, -r3, ror #6]!
 260:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; 1a8 <_start-0x7e58>
 264:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 268:	612f6363 	teqvs	pc, r3, ror #6
 26c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 270:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 274:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 278:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 27c:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
 280:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 284:	2f006564 	svccs	0x00006564
 288:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 28c:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 290:	6a6e6169 	bvs	1b9883c <__bss_end__+0x1b8eab4>
 294:	442f6e75 	strtmi	r6, [pc], #-3701	; 29c <_start-0x7d64>
 298:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 29c:	732f706f 	teqvc	pc, #111	; 0x6f
 2a0:	6f6f6863 	svcvs	0x006f6863
 2a4:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 2a8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 2ac:	30323931 	eorscc	r3, r2, r1, lsr r9
 2b0:	3153432f 	cmpcc	r3, pc, lsr #6
 2b4:	2f453034 	svccs	0x00453034
 2b8:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 2bc:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 2c0:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 2c4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2c8:	2f006970 	svccs	0x00006970
 2cc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 2d0:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 2d4:	6a6e6169 	bvs	1b98880 <__bss_end__+0x1b8eaf8>
 2d8:	442f6e75 	strtmi	r6, [pc], #-3701	; 2e0 <_start-0x7d20>
 2dc:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 2e0:	732f706f 	teqvc	pc, #111	; 0x6f
 2e4:	6f6f6863 	svcvs	0x006f6863
 2e8:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 2ec:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 2f0:	30323931 	eorscc	r3, r2, r1, lsr r9
 2f4:	3153432f 	cmpcc	r3, pc, lsr #6
 2f8:	2f453034 	svccs	0x00453034
 2fc:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 300:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 304:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 308:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 30c:	6c2f6970 	stcvs	9, cr6, [pc], #-448	; 154 <_start-0x7eac>
 310:	00636269 	rsbeq	r6, r3, r9, ror #4
 314:	2d777300 	ldclcs	3, cr7, [r7, #-0]
 318:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 31c:	0000632e 	andeq	r6, r0, lr, lsr #6
 320:	79630000 	stmdbvc	r3!, {}^	; <UNPREDICTABLE>
 324:	2d656c63 	stclcs	12, cr6, [r5, #-396]!	; 0xfffffe74
 328:	6c697475 	cfstrdvs	mvd7, [r9], #-468	; 0xfffffe2c
 32c:	0100682e 	tsteq	r0, lr, lsr #16
 330:	74730000 	ldrbtvc	r0, [r3], #-0
 334:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 338:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
 33c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 340:	77730000 	ldrbvc	r0, [r3, -r0]!
 344:	7261752d 	rsbvc	r7, r1, #188743680	; 0xb400000
 348:	00682e74 	rsbeq	r2, r8, r4, ror lr
 34c:	73000001 	movwvc	r0, #1
 350:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
 354:	00682e67 	rsbeq	r2, r8, r7, ror #28
 358:	67000002 	strvs	r0, [r0, -r2]
 35c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
 360:	00010068 	andeq	r0, r1, r8, rrx
 364:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 368:	0300682e 	movweq	r6, #2094	; 0x82e
 36c:	61760000 	cmnvs	r6, r0
 370:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 374:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 378:	00040068 	andeq	r0, r4, r8, rrx
 37c:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xc00
 380:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
 384:	003e6e69 	eorseq	r6, lr, r9, ror #28
 388:	00000000 	andeq	r0, r0, r0
 38c:	40020500 	andmi	r0, r2, r0, lsl #10
 390:	1a000081 	bne	59c <_start-0x7a64>
 394:	32302f4c 	eorscc	r2, r0, #76, 30	; 0x130
 398:	03350204 	teqeq	r5, #4, 4	; 0x40000000
 39c:	01046673 	tsteq	r4, r3, ror r6
 3a0:	04820a03 	streq	r0, [r2], #2563	; 0xa03
 3a4:	73033102 	movwvc	r3, #12546	; 0x3102
 3a8:	03010466 	movweq	r0, #5222	; 0x1466
 3ac:	0204820c 	andeq	r8, r4, #12, 4	; 0xc0000000
 3b0:	6673032f 	ldrbtvs	r0, [r3], -pc, lsr #6
 3b4:	0e030104 	adfeqs	f0, f3, f4
 3b8:	2d020482 	cfstrscs	mvf0, [r2, #-520]	; 0xfffffdf8
 3bc:	04667303 	strbteq	r7, [r6], #-771	; 0x303
 3c0:	82100301 	andshi	r0, r0, #67108864	; 0x4000000
 3c4:	032b0204 	teqeq	fp, #4, 4	; 0x40000000
 3c8:	01046673 	tsteq	r4, r3, ror r6
 3cc:	04821203 	streq	r1, [r2], #515	; 0x203
 3d0:	73032902 	movwvc	r2, #14594	; 0x3902
 3d4:	03010466 	movweq	r0, #5222	; 0x1466
 3d8:	02048214 	andeq	r8, r4, #20, 4	; 0x40000001
 3dc:	032e7903 	teqeq	lr, #49152	; 0xc000
 3e0:	01046673 	tsteq	r4, r3, ror r6
 3e4:	04821603 	streq	r1, [r2], #1539	; 0x603
 3e8:	2e770302 	cdpcs	3, 7, cr0, cr7, cr2, {0}
 3ec:	04667303 	strbteq	r7, [r6], #-771	; 0x303
 3f0:	82180301 	andshi	r0, r8, #67108864	; 0x4000000
 3f4:	75030204 	strvc	r0, [r3, #-516]	; 0x204
 3f8:	6673032e 	ldrbtvs	r0, [r3], -lr, lsr #6
 3fc:	1a030104 	bne	c0814 <__bss_end__+0xb6a8c>
 400:	03020482 	movweq	r0, #9346	; 0x2482
 404:	73032e73 	movwvc	r2, #15987	; 0x3e73
 408:	03010466 	movweq	r0, #5222	; 0x1466
 40c:	1003821c 	andne	r8, r3, ip, lsl r2
 410:	034d4b2e 	movteq	r4, #56110	; 0xdb2e
 414:	844c2e70 	strbhi	r2, [ip], #-3696	; 0xe70
 418:	0d034883 	stceq	8, cr4, [r3, #-524]	; 0xfffffdf4
 41c:	33314e2e 	teqcc	r1, #736	; 0x2e0
 420:	44030204 	strmi	r0, [r3], #-516	; 0x204
 424:	0301042e 	movweq	r0, #5166	; 0x142e
 428:	042f823e 	strteq	r8, [pc], #-574	; 430 <_start-0x7bd0>
 42c:	66410302 	strbvs	r0, [r1], -r2, lsl #6
 430:	c1030104 	tstgt	r3, r4, lsl #2
 434:	042f8200 	strteq	r8, [pc], #-512	; 43c <_start-0x7bc4>
 438:	7fbe0302 	svcvc	0x00be0302
 43c:	03010482 	movweq	r0, #5250	; 0x1482
 440:	2f8200c4 	svccs	0x008200c4
 444:	bb030204 	bllt	c0c5c <__bss_end__+0xb6ed4>
 448:	0104827f 	tsteq	r4, pc, ror r2
 44c:	8200c703 	andhi	ip, r0, #786432	; 0xc0000
 450:	0302042f 	movweq	r0, #9263	; 0x242f
 454:	04827fb8 	streq	r7, [r2], #4024	; 0xfb8
 458:	00ca0301 	sbceq	r0, sl, r1, lsl #6
 45c:	02042f82 	andeq	r2, r4, #520	; 0x208
 460:	827fb503 	rsbshi	fp, pc, #12582912	; 0xc00000
 464:	cd030104 	stfgts	f0, [r3, #-16]
 468:	042f8200 	strteq	r8, [pc], #-512	; 470 <_start-0x7b90>
 46c:	7fb20302 	svcvc	0x00b20302
 470:	03010482 	movweq	r0, #5250	; 0x1482
 474:	2f8200d0 	svccs	0x008200d0
 478:	af030204 	svcge	0x00030204
 47c:	0104827f 	tsteq	r4, pc, ror r2
 480:	8200d403 	andhi	sp, r0, #50331648	; 0x3000000
 484:	4c824c03 	stcmi	12, cr4, [r2], {3}
 488:	03488384 	movteq	r8, #33668	; 0x8384
 48c:	034e2e36 	movteq	r2, #60982	; 0xee36
 490:	29034a54 	stmdbcs	r3, {r2, r4, r6, r9, fp, lr}
 494:	9f34324a 	svcls	0x0034324a
 498:	01040200 	mrseq	r0, R12_usr
 49c:	bb064a06 	bllt	192cbc <__bss_end__+0x188f34>
 4a0:	2cbb4b4e 	vldmiacs	fp!, {d4-<overflow reg d42>}
 4a4:	01040200 	mrseq	r0, R12_usr
 4a8:	6d062e06 	stcvs	14, cr2, [r6, #-24]	; 0xffffffe8
 4ac:	0084a44c 	addeq	sl, r4, ip, asr #8
 4b0:	06010402 	streq	r0, [r1], -r2, lsl #8
 4b4:	4dbb064a 	ldcmi	6, cr0, [fp, #296]!	; 0x128
 4b8:	02040200 	andeq	r0, r4, #0, 4
 4bc:	0402004b 	streq	r0, [r2], #-75	; 0x4b
 4c0:	02008102 	andeq	r8, r0, #-2147483648	; 0x80000000
 4c4:	2e060104 	adfcss	f0, f6, f4
 4c8:	a54c4d06 	strbge	r4, [ip, #-3334]	; 0xd06
 4cc:	4f4b4bbc 	svcmi	0x004b4bbc
 4d0:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 4d4:	82820601 	addhi	r0, r2, #1048576	; 0x100000
 4d8:	04040200 	streq	r0, [r4], #-512	; 0x200
 4dc:	0402009e 	streq	r0, [r2], #-158	; 0x9e
 4e0:	bd064a01 	vstrlt	s8, [r6, #-4]
 4e4:	4b2fbd88 	blmi	befb0c <__bss_end__+0xbe5d84>
 4e8:	6724084b 	strvs	r0, [r4, -fp, asr #16]!
 4ec:	02040200 	andeq	r0, r4, #0, 4
 4f0:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 4f4:	02004902 	andeq	r4, r0, #32768	; 0x8000
 4f8:	2e060104 	adfcss	f0, f6, f4
 4fc:	86346806 	ldrthi	r6, [r4], -r6, lsl #16
 500:	0200a04b 	andeq	sl, r0, #75	; 0x4b
 504:	66060104 	strvs	r0, [r6], -r4, lsl #2
 508:	0868bb06 	stmdaeq	r8!, {r1, r2, r8, r9, fp, ip, sp, pc}^
 50c:	4b674b22 	blmi	19d319c <__bss_end__+0x19c9414>
 510:	000a02bc 			; <UNDEFINED> instruction: 0x000a02bc
 514:	01020101 	tsteq	r2, r1, lsl #2
 518:	00020000 	andeq	r0, r2, r0
 51c:	000000eb 	andeq	r0, r0, fp, ror #1
 520:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 524:	0101000d 	tsteq	r1, sp
 528:	00000101 	andeq	r0, r0, r1, lsl #2
 52c:	00000100 	andeq	r0, r0, r0, lsl #2
 530:	62696c01 	rsbvs	r6, r9, #256	; 0x100
 534:	752f0063 	strvc	r0, [pc, #-99]!	; 4d9 <_start-0x7b27>
 538:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 374 <_start-0x7c8c>
 53c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 540:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
 544:	2f72616c 	svccs	0x0072616c
 548:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 54c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 550:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 554:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 558:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
 55c:	37317363 	ldrcc	r7, [r1, -r3, ror #6]!
 560:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; 4a8 <_start-0x7b58>
 564:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 568:	612f6363 	teqvs	pc, r3, ror #6
 56c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 570:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 574:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 578:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 57c:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
 580:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 584:	2f006564 	svccs	0x00006564
 588:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 58c:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 590:	6a6e6169 	bvs	1b98b3c <__bss_end__+0x1b8edb4>
 594:	442f6e75 	strtmi	r6, [pc], #-3701	; 59c <_start-0x7a64>
 598:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 59c:	732f706f 	teqvc	pc, #111	; 0x6f
 5a0:	6f6f6863 	svcvs	0x006f6863
 5a4:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 5a8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 5ac:	30323931 	eorscc	r3, r2, r1, lsr r9
 5b0:	3153432f 	cmpcc	r3, pc, lsr #6
 5b4:	2f453034 	svccs	0x00453034
 5b8:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 5bc:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 5c0:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 5c4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 5c8:	00006970 	andeq	r6, r0, r0, ror r9
 5cc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 5d0:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
 5d4:	00000100 	andeq	r0, r0, r0, lsl #2
 5d8:	61647473 	smcvs	18243	; 0x4743
 5dc:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 5e0:	00000200 	andeq	r0, r0, r0, lsl #4
 5e4:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 5e8:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 5ec:	00003e6e 	andeq	r3, r0, lr, ror #28
 5f0:	70720000 	rsbsvc	r0, r2, r0
 5f4:	00682e69 	rsbeq	r2, r8, r9, ror #28
 5f8:	76000003 	strvc	r0, [r0], -r3
 5fc:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
 600:	6b746e69 	blvs	1d1bfac <__bss_end__+0x1d12224>
 604:	0100682e 	tsteq	r0, lr, lsr #16
 608:	00000000 	andeq	r0, r0, r0
 60c:	87400205 	strbhi	r0, [r0, -r5, lsl #4]
 610:	6b170000 	blvs	5c0618 <__bss_end__+0x5b6890>
 614:	0289bf4b 	addeq	fp, r9, #300	; 0x12c
 618:	0101000e 	tsteq	r1, lr
 61c:	00000096 	muleq	r0, r6, r0
 620:	006f0002 	rsbeq	r0, pc, r2
 624:	01020000 	mrseq	r0, (UNDEF: 2)
 628:	000d0efb 	strdeq	r0, [sp], -fp
 62c:	01010101 	tsteq	r1, r1, lsl #2
 630:	01000000 	mrseq	r0, (UNDEF: 0)
 634:	6c010000 	stcvs	0, cr0, [r1], {-0}
 638:	00636269 	rsbeq	r6, r3, r9, ror #4
 63c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
 640:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
 644:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
 648:	2f6e756a 	svccs	0x006e756a
 64c:	6b736544 	blvs	1cd9b64 <__bss_end__+0x1ccfddc>
 650:	2f706f74 	svccs	0x00706f74
 654:	6f686373 	svcvs	0x00686373
 658:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
 65c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
 660:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
 664:	53432f30 	movtpl	r2, #16176	; 0x3f30
 668:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
 66c:	3173632f 	cmncc	r3, pc, lsr #6
 670:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 674:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
 678:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 67c:	00697062 	rsbeq	r7, r9, r2, rrx
 680:	74757000 	ldrbtvc	r7, [r5], #-0
 684:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 688:	72000001 	andvc	r0, r0, #1
 68c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 690:	00000200 	andeq	r0, r0, r0, lsl #4
 694:	02050000 	andeq	r0, r5, #0
 698:	00008798 	muleq	r0, r8, r7
 69c:	002d4c15 	eoreq	r4, sp, r5, lsl ip
 6a0:	2f020402 	svccs	0x00020402
 6a4:	02040200 	andeq	r0, r4, #0, 4
 6a8:	04020049 	streq	r0, [r2], #-73	; 0x49
 6ac:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 6b0:	0006026b 	andeq	r0, r6, fp, ror #4
 6b4:	00f10101 	rscseq	r0, r1, r1, lsl #2
 6b8:	00020000 	andeq	r0, r2, r0
 6bc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 6c0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 6c4:	0101000d 	tsteq	r1, sp
 6c8:	00000101 	andeq	r0, r0, r1, lsl #2
 6cc:	00000100 	andeq	r0, r0, r0, lsl #2
 6d0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
 6d4:	752f0063 	strvc	r0, [pc, #-99]!	; 679 <_start-0x7987>
 6d8:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 514 <_start-0x7aec>
 6dc:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 6e0:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
 6e4:	2f72616c 	svccs	0x0072616c
 6e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 6ec:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 6f0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 6f4:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 6f8:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
 6fc:	37317363 	ldrcc	r7, [r1, -r3, ror #6]!
 700:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; 648 <_start-0x79b8>
 704:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 708:	612f6363 	teqvs	pc, r3, ror #6
 70c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 710:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 714:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 718:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 71c:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
 720:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 724:	2f006564 	svccs	0x00006564
 728:	2f727375 	svccs	0x00727375
 72c:	61636f6c 	cmnvs	r3, ip, ror #30
 730:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
 734:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
 738:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 73c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 740:	61652d65 	cmnvs	r5, r5, ror #26
 744:	342f6962 	strtcc	r6, [pc], #-2402	; 74c <_start-0x78b4>
 748:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
 74c:	3173632d 	cmncc	r3, sp, lsr #6
 750:	2f653037 	svccs	0x00653037
 754:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 758:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 75c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 760:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 764:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 768:	73000065 	movwvc	r0, #101	; 0x65
 76c:	656c7274 	strbvs	r7, [ip, #-628]!	; 0x274
 770:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 774:	73000001 	movwvc	r0, #1
 778:	65646474 	strbvs	r6, [r4, #-1140]!	; 0x474
 77c:	00682e66 	rsbeq	r2, r8, r6, ror #28
 780:	73000002 	movwvc	r0, #2
 784:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 788:	00682e67 	rsbeq	r2, r8, r7, ror #28
 78c:	00000003 	andeq	r0, r0, r3
 790:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
 794:	14000087 	strne	r0, [r0], #-135	; 0x87
 798:	04020014 	streq	r0, [r2], #-20
 79c:	004a0602 	subeq	r0, sl, r2, lsl #12
 7a0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 7a4:	04026906 	streq	r6, [r2], #-2310	; 0x906
 7a8:	dc010100 	stfles	f0, [r1], {-0}
 7ac:	02000001 	andeq	r0, r0, #1
 7b0:	0000df00 	andeq	sp, r0, r0, lsl #30
 7b4:	fb010200 	blx	40fbe <__bss_end__+0x37236>
 7b8:	01000d0e 	tsteq	r0, lr, lsl #26
 7bc:	00010101 	andeq	r0, r1, r1, lsl #2
 7c0:	00010000 	andeq	r0, r1, r0
 7c4:	696c0100 	stmdbvs	ip!, {r8}^
 7c8:	2f006362 	svccs	0x00006362
 7cc:	2f727375 	svccs	0x00727375
 7d0:	61636f6c 	cmnvs	r3, ip, ror #30
 7d4:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
 7d8:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
 7dc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 7e0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 7e4:	61652d65 	cmnvs	r5, r5, ror #26
 7e8:	342f6962 	strtcc	r6, [pc], #-2402	; 7f0 <_start-0x7810>
 7ec:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
 7f0:	3173632d 	cmncc	r3, sp, lsr #6
 7f4:	2f653037 	svccs	0x00653037
 7f8:	2f62696c 	svccs	0x0062696c
 7fc:	2f636367 	svccs	0x00636367
 800:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 804:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 808:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 80c:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 810:	2f332e38 	svccs	0x00332e38
 814:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 818:	00656475 	rsbeq	r6, r5, r5, ror r4
 81c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
 820:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
 824:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
 828:	2f6e756a 	svccs	0x006e756a
 82c:	6b736544 	blvs	1cd9d44 <__bss_end__+0x1ccffbc>
 830:	2f706f74 	svccs	0x00706f74
 834:	6f686373 	svcvs	0x00686373
 838:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
 83c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
 840:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
 844:	53432f30 	movtpl	r2, #16176	; 0x3f30
 848:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
 84c:	3173632f 	cmncc	r3, pc, lsr #6
 850:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 854:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
 858:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 85c:	00697062 	rsbeq	r7, r9, r2, rrx
 860:	2d617600 	stclcs	6, cr7, [r1, #-0]
 864:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 868:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
 86c:	00000100 	andeq	r0, r0, r0, lsl #2
 870:	61647473 	smcvs	18243	; 0x4743
 874:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 878:	00000200 	andeq	r0, r0, r0, lsl #4
 87c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 880:	00030068 	andeq	r0, r3, r8, rrx
 884:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xc00
 888:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
 88c:	003e6e69 	eorseq	r6, lr, r9, ror #28
 890:	00000000 	andeq	r0, r0, r0
 894:	ec020500 	cfstr32	mvfx0, [r2], {-0}
 898:	03000087 	movweq	r0, #135	; 0x87
 89c:	a5010126 	strge	r0, [r1, #-294]	; 0x126
 8a0:	002d3113 	eoreq	r3, sp, r3, lsl r1
 8a4:	2f020402 	svccs	0x00020402
 8a8:	02040200 	andeq	r0, r4, #0, 4
 8ac:	0402002d 	streq	r0, [r2], #-45	; 0x2d
 8b0:	02002f02 	andeq	r2, r0, #2, 30
 8b4:	4c2d0104 	stfmis	f0, [sp], #-16
 8b8:	4b14304c 	blmi	50c9f0 <__bss_end__+0x502c68>
 8bc:	02004f2f 	andeq	r4, r0, #47, 30	; 0xbc
 8c0:	00670204 	rsbeq	r0, r7, r4, lsl #4
 8c4:	65010402 	strvs	r0, [r1, #-1026]	; 0x402
 8c8:	a0304d4c 	eorsge	r4, r0, ip, asr #26
 8cc:	0230312f 	eorseq	r3, r0, #-1073741813	; 0xc000000b
 8d0:	2d841626 	stccs	6, cr1, [r4, #152]	; 0x98
 8d4:	0402002c 	streq	r0, [r2], #-44	; 0x2c
 8d8:	02003001 	andeq	r3, r0, #1
 8dc:	06330104 	ldrteq	r0, [r3], -r4, lsl #2
 8e0:	04020066 	streq	r0, [r2], #-102	; 0x66
 8e4:	02002e01 	andeq	r2, r0, #1, 28
 8e8:	08060104 	stmdaeq	r6, {r2, r8}
 8ec:	032f6721 	teqeq	pc, #8650752	; 0x840000
 8f0:	13038273 	movwne	r8, #12915	; 0x3273
 8f4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 8f8:	002e0601 	eoreq	r0, lr, r1, lsl #12
 8fc:	06010402 	streq	r0, [r1], -r2, lsl #8
 900:	034b6a9f 	movteq	r6, #47775	; 0xba9f
 904:	21032e67 	tstcs	r3, r7, ror #28
 908:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 90c:	002e0601 	eoreq	r0, lr, r1, lsl #12
 910:	06010402 	streq	r0, [r1], -r2, lsl #8
 914:	0402009f 	streq	r0, [r2], #-159	; 0x9f
 918:	f3bd6a01 	vtbl.8	d6, {d13-d15}, d1
 91c:	087fa603 	ldmdaeq	pc!, {r0, r1, r9, sl, sp, pc}^	; <UNPREDICTABLE>
 920:	02002f20 	andeq	r2, r0, #32, 30	; 0x80
 924:	4a060104 	bmi	180d3c <__bss_end__+0x176fb4>
 928:	2f4bbb06 	svccs	0x004bbb06
 92c:	f200da03 	vpmax.s8	d13, d0, d3
 930:	31484c83 	smlalbbcc	r4, r8, r3, ip
 934:	4b842f2f 	blmi	fe10c5f8 <__bss_end__+0xfe102870>
 938:	314d2d2f 	cmpcc	sp, pc, lsr #26
 93c:	00832f30 	addeq	r2, r3, r0, lsr pc
 940:	2c010402 	cfstrscs	mvf0, [r1], {2}
 944:	040200be 	streq	r0, [r2], #-190	; 0xbe
 948:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 94c:	163602bc 			; <UNDEFINED> instruction: 0x163602bc
 950:	08ba0e03 	ldmeq	sl!, {r0, r1, r9, sl, fp}
 954:	21083021 	tstcs	r8, r1, lsr #32
 958:	30210831 	eorcc	r0, r1, r1, lsr r8
 95c:	4b302108 	blmi	c08d84 <__bss_end__+0xbfeffc>
 960:	30210830 	eorcc	r0, r1, r0, lsr r8
 964:	002f31d9 	ldrdeq	r3, [pc], -r9	; <UNPREDICTABLE>
 968:	65010402 	strvs	r0, [r1, #-1026]	; 0x402
 96c:	02040200 	andeq	r0, r4, #0, 4
 970:	02004a06 	andeq	r4, r0, #24576	; 0x6000
 974:	03060104 	movweq	r0, #24836	; 0x6104
 978:	02006642 	andeq	r6, r0, #69206016	; 0x4200000
 97c:	66060204 	strvs	r0, [r6], -r4, lsl #4
 980:	00c20306 	sbceq	r0, r2, r6, lsl #6
 984:	1002684a 	andne	r6, r2, sl, asr #16
 988:	43010100 	movwmi	r0, #4352	; 0x1100
 98c:	02000000 	andeq	r0, r0, #0
 990:	00002900 	andeq	r2, r0, r0, lsl #18
 994:	fb010200 	blx	4119e <__bss_end__+0x37416>
 998:	01000d0e 	tsteq	r0, lr, lsl #26
 99c:	00010101 	andeq	r0, r1, r1, lsl #2
 9a0:	00010000 	andeq	r0, r1, r0
 9a4:	73630100 	cmnvc	r3, #0, 2
 9a8:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 9ac:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 9b0:	61630000 	cmnvs	r3, r0
 9b4:	2e656863 	cdpcs	8, 6, cr6, cr5, cr3, {3}
 9b8:	00010063 	andeq	r0, r1, r3, rrx
 9bc:	05000000 	streq	r0, [r0, #-0]
 9c0:	008cdc02 	addeq	sp, ip, r2, lsl #24
 9c4:	30141400 	andscc	r1, r4, r0, lsl #8
 9c8:	31144e2f 	tstcc	r4, pc, lsr #28
 9cc:	0004022f 	andeq	r0, r4, pc, lsr #4
 9d0:	00930101 	addseq	r0, r3, r1, lsl #2
 9d4:	00020000 	andeq	r0, r2, r0
 9d8:	0000007d 	andeq	r0, r0, sp, ror r0
 9dc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 9e0:	0101000d 	tsteq	r1, sp
 9e4:	00000101 	andeq	r0, r0, r1, lsl #2
 9e8:	00000100 	andeq	r0, r0, r0, lsl #2
 9ec:	31736301 	cmncc	r3, r1, lsl #6
 9f0:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 9f4:	00637273 	rsbeq	r7, r3, r3, ror r2
 9f8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
 9fc:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
 a00:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
 a04:	2f6e756a 	svccs	0x006e756a
 a08:	6b736544 	blvs	1cd9f20 <__bss_end__+0x1cd0198>
 a0c:	2f706f74 	svccs	0x00706f74
 a10:	6f686373 	svcvs	0x00686373
 a14:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
 a18:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
 a1c:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
 a20:	53432f30 	movtpl	r2, #16176	; 0x3f30
 a24:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
 a28:	3173632f 	cmncc	r3, pc, lsr #6
 a2c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 a30:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
 a34:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 a38:	00697062 	rsbeq	r7, r9, r2, rrx
 a3c:	656c6300 	strbvs	r6, [ip, #-768]!	; 0x300
 a40:	722d6e61 	eorvc	r6, sp, #1552	; 0x610
 a44:	6f6f6265 	svcvs	0x006f6265
 a48:	00632e74 	rsbeq	r2, r3, r4, ror lr
 a4c:	72000001 	andvc	r0, r0, #1
 a50:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 a54:	00000200 	andeq	r0, r0, r0, lsl #4
 a58:	02050000 	andeq	r0, r5, #0
 a5c:	00008cfc 	strdeq	r8, [r0], -ip
 a60:	4b832f15 	blmi	fe0cc6bc <__bss_end__+0xfe0c2934>
 a64:	01000602 	tsteq	r0, r2, lsl #12
 a68:	00009601 	andeq	r9, r0, r1, lsl #12
 a6c:	77000200 	strvc	r0, [r0, -r0, lsl #4]
 a70:	02000000 	andeq	r0, r0, #0
 a74:	0d0efb01 	vstreq	d15, [lr, #-4]
 a78:	01010100 	mrseq	r0, (UNDEF: 17)
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	01000001 	tsteq	r0, r1
 a84:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 a88:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
 a8c:	2f006372 	svccs	0x00006372
 a90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 a94:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 a98:	6a6e6169 	bvs	1b99044 <__bss_end__+0x1b8f2bc>
 a9c:	442f6e75 	strtmi	r6, [pc], #-3701	; aa4 <_start-0x755c>
 aa0:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 aa4:	732f706f 	teqvc	pc, #111	; 0x6f
 aa8:	6f6f6863 	svcvs	0x006f6863
 aac:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 ab0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 ab4:	30323931 	eorscc	r3, r2, r1, lsr r9
 ab8:	3153432f 	cmpcc	r3, pc, lsr #6
 abc:	2f453034 	svccs	0x00453034
 ac0:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 ac4:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 ac8:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 acc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 ad0:	00006970 	andeq	r6, r0, r0, ror r9
 ad4:	61747363 	cmnvs	r4, r3, ror #6
 ad8:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 adc:	00000100 	andeq	r0, r0, r0, lsl #2
 ae0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 ae4:	00020068 	andeq	r0, r2, r8, rrx
 ae8:	05000000 	streq	r0, [r0, #-0]
 aec:	008d2402 	addeq	r2, sp, r2, lsl #8
 af0:	31321400 	teqcc	r2, r0, lsl #8
 af4:	002f2d2f 	eoreq	r2, pc, pc, lsr #26
 af8:	49010402 	stmdbmi	r1, {r1, sl}
 afc:	06022f4d 	streq	r2, [r2], -sp, asr #30
 b00:	99010100 	stmdbls	r1, {r8}
 b04:	02000000 	andeq	r0, r0, #0
 b08:	00007700 	andeq	r7, r0, r0, lsl #14
 b0c:	fb010200 	blx	41316 <__bss_end__+0x3758e>
 b10:	01000d0e 	tsteq	r0, lr, lsl #26
 b14:	00010101 	andeq	r0, r1, r1, lsl #2
 b18:	00010000 	andeq	r0, r1, r0
 b1c:	73630100 	cmnvc	r3, #0, 2
 b20:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 b24:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 b28:	73552f00 	cmpvc	r5, #0, 30
 b2c:	2f737265 	svccs	0x00737265
 b30:	61697262 	cmnvs	r9, r2, ror #4
 b34:	6e756a6e 	vsubvs.f32	s13, s10, s29
 b38:	7365442f 	cmnvc	r5, #788529152	; 0x2f000000
 b3c:	706f746b 	rsbvc	r7, pc, fp, ror #8
 b40:	6863732f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
 b44:	2f6c6f6f 	svccs	0x006c6f6f
 b48:	746e6957 	strbtvc	r6, [lr], #-2391	; 0x957
 b4c:	39317265 	ldmdbcc	r1!, {r0, r2, r5, r6, r9, ip, sp, lr}
 b50:	432f3032 	teqmi	pc, #50	; 0x32
 b54:	30343153 	eorscc	r3, r4, r3, asr r1
 b58:	73632f45 	cmnvc	r3, #276	; 0x114
 b5c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 b60:	7730322d 	ldrvc	r3, [r0, -sp, lsr #4]!
 b64:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; 9c8 <_start-0x7638>
 b68:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 b6c:	65720000 	ldrbvs	r0, [r2, #-0]!
 b70:	746f6f62 	strbtvc	r6, [pc], #-3938	; b78 <_start-0x7488>
 b74:	0100632e 	tsteq	r0, lr, lsr #6
 b78:	70720000 	rsbsvc	r0, r2, r0
 b7c:	00682e69 	rsbeq	r2, r8, r9, ror #28
 b80:	00000002 	andeq	r0, r0, r2
 b84:	58020500 	stmdapl	r2, {r8, sl}
 b88:	0300008d 	movweq	r0, #141	; 0x8d
 b8c:	3114010d 	tstcc	r4, sp, lsl #2
 b90:	2f15852f 	svccs	0x0015852f
 b94:	672f4d4b 	strvs	r4, [pc, -fp, asr #26]!
 b98:	02675235 	rsbeq	r5, r7, #1342177283	; 0x50000003
 b9c:	01010010 	tsteq	r1, r0, lsl r0
 ba0:	000000a3 	andeq	r0, r0, r3, lsr #1
 ba4:	00760002 	rsbseq	r0, r6, r2
 ba8:	01020000 	mrseq	r0, (UNDEF: 2)
 bac:	000d0efb 	strdeq	r0, [sp], -fp
 bb0:	01010101 	tsteq	r1, r1, lsl #2
 bb4:	01000000 	mrseq	r0, (UNDEF: 0)
 bb8:	63010000 	movwvs	r0, #4096	; 0x1000
 bbc:	30343173 	eorscc	r3, r4, r3, ror r1
 bc0:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 bc4:	552f0063 	strpl	r0, [pc, #-99]!	; b69 <_start-0x7497>
 bc8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 bcc:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 bd0:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 bd4:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 bd8:	6f746b73 	svcvs	0x00746b73
 bdc:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 be0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; a48 <_start-0x75b8>
 be4:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 be8:	31726574 	cmncc	r2, r4, ror r5
 bec:	2f303239 	svccs	0x00303239
 bf0:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 bf4:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 bf8:	30343173 	eorscc	r3, r4, r3, ror r1
 bfc:	30322d65 	eorscc	r2, r2, r5, ror #26
 c00:	2f6e6977 	svccs	0x006e6977
 c04:	7062696c 	rsbvc	r6, r2, ip, ror #18
 c08:	74000069 	strvc	r0, [r0], #-105	; 0x69
 c0c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 c10:	0100632e 	tsteq	r0, lr, lsr #6
 c14:	70720000 	rsbsvc	r0, r2, r0
 c18:	00682e69 	rsbeq	r2, r8, r9, ror #28
 c1c:	00000002 	andeq	r0, r0, r2
 c20:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
 c24:	1600008d 	strne	r0, [r0], -sp, lsl #1
 c28:	002d2f13 	eoreq	r2, sp, r3, lsl pc
 c2c:	06010402 	streq	r0, [r1], -r2, lsl #8
 c30:	3168062e 	cmncc	r8, lr, lsr #12
 c34:	324d4b2f 	subcc	r4, sp, #48128	; 0xbc00
 c38:	4c4b3031 	mcrrmi	0, 3, r3, fp, cr1
 c3c:	2f2f6a2f 	svccs	0x002f6a2f
 c40:	08022f84 	stmdaeq	r2, {r2, r7, r8, r9, sl, fp, sp}
 c44:	f9010100 			; <UNDEFINED> instruction: 0xf9010100
 c48:	02000000 	andeq	r0, r0, #0
 c4c:	00003b00 	andeq	r3, r0, r0, lsl #22
 c50:	fb010200 	blx	4145a <__bss_end__+0x376d2>
 c54:	01000d0e 	tsteq	r0, lr, lsl #26
 c58:	00010101 	andeq	r0, r1, r1, lsl #2
 c5c:	00010000 	andeq	r0, r1, r0
 c60:	73630100 	cmnvc	r3, #0, 2
 c64:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 c68:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 c6c:	70670000 	rsbvc	r0, r7, r0
 c70:	632e6f69 	teqvs	lr, #420	; 0x1a4
 c74:	00000000 	andeq	r0, r0, r0
 c78:	6f697067 	svcvs	0x00697067
 c7c:	0100682e 	tsteq	r0, lr, lsr #16
 c80:	70720000 	rsbsvc	r0, r2, r0
 c84:	00682e69 	rsbeq	r2, r8, r9, ror #28
 c88:	00000000 	andeq	r0, r0, r0
 c8c:	54020500 	strpl	r0, [r2], #-1280	; 0x500
 c90:	0300008e 	movweq	r0, #142	; 0x8e
 c94:	504e013e 	subpl	r0, lr, lr, lsr r1
 c98:	67210869 	strvs	r0, [r1, -r9, ror #16]!
 c9c:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 ca0:	084b3267 	stmdaeq	fp, {r0, r1, r2, r5, r6, r9, ip, sp}^
 ca4:	5131dc22 	teqpl	r1, r2, lsr #24
 ca8:	30504e13 	subscc	r4, r0, r3, lsl lr
 cac:	135031be 	cmpne	r0, #-2147483601	; 0x8000002f
 cb0:	c0304f4d 	eorsgt	r4, r0, sp, asr #30
 cb4:	0869504c 	stmdaeq	r9!, {r2, r3, r6, ip, lr}^
 cb8:	67676721 	strbvs	r6, [r7, -r1, lsr #14]!
 cbc:	32676767 	rsbcc	r6, r7, #27000832	; 0x19c0000
 cc0:	a421084b 	strtge	r0, [r1], #-2123	; 0x84b
 cc4:	842f504c 	strthi	r5, [pc], #-76	; ccc <_start-0x7334>
 cc8:	82750369 	rsbshi	r0, r5, #-1543503871	; 0xa4000001
 ccc:	4d2e0c03 	stcmi	12, cr0, [lr, #-12]!
 cd0:	98034e30 	stmdals	r3, {r4, r5, r9, sl, fp, lr}
 cd4:	13514a7f 	cmpne	r1, #520192	; 0x7f000
 cd8:	a530504e 	ldrge	r5, [r0, #-78]!	; 0x4e
 cdc:	4f4d1350 	svcmi	0x004d1350
 ce0:	00c20330 	sbceq	r0, r2, r0, lsr r3
 ce4:	696b6aba 	stmdbvs	fp!, {r1, r3, r4, r5, r7, r9, fp, sp, lr}^
 ce8:	67672108 	strbvs	r2, [r7, -r8, lsl #2]!
 cec:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 cf0:	22084b32 	andcs	r4, r8, #51200	; 0xc800
 cf4:	31ba1a03 			; <UNDEFINED> instruction: 0x31ba1a03
 cf8:	522f4c9f 	eorpl	r4, pc, #40704	; 0x9f00
 cfc:	4b2f4e4d 	blmi	bd4638 <__bss_end__+0xbca8b0>
 d00:	67684b67 	strbvs	r4, [r8, -r7, ror #22]!
 d04:	672f4c67 	strvs	r4, [pc, -r7, ror #24]!
 d08:	4c6e4b2f 	stclmi	11, cr4, [lr], #-188	; 0xffffff44
 d0c:	674b2f4e 	strbvs	r2, [fp, -lr, asr #30]
 d10:	6767684b 	strbvs	r6, [r7, -fp, asr #16]!
 d14:	2f672f4c 	svccs	0x00672f4c
 d18:	4e4b6d4b 	cdpmi	13, 4, cr6, cr11, cr11, {2}
 d1c:	00674b2f 	rsbeq	r4, r7, pc, lsr #22
 d20:	06010402 	streq	r0, [r1], -r2, lsl #8
 d24:	9f680666 	svcls	0x00680666
 d28:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 d2c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 d30:	73032f68 	movwvc	r2, #16232	; 0x3f68
 d34:	2e0e034a 	cdpcs	3, 0, cr0, cr14, cr10, {2}
 d38:	2f4e4c4d 	svccs	0x004e4c4d
 d3c:	02bcbc4b 	adcseq	fp, ip, #19200	; 0x4b00
 d40:	01010006 	tsteq	r1, r6
 d44:	00000077 	andeq	r0, r0, r7, ror r0
 d48:	003b0002 	eorseq	r0, fp, r2
 d4c:	01020000 	mrseq	r0, (UNDEF: 2)
 d50:	000d0efb 	strdeq	r0, [sp], -fp
 d54:	01010101 	tsteq	r1, r1, lsl #2
 d58:	01000000 	mrseq	r0, (UNDEF: 0)
 d5c:	63010000 	movwvs	r0, #4096	; 0x1000
 d60:	30343173 	eorscc	r3, r4, r3, ror r1
 d64:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 d68:	75000063 	strvc	r0, [r0, #-99]	; 0x63
 d6c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 d70:	00000063 	andeq	r0, r0, r3, rrx
 d74:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 d78:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 d7c:	72000001 	andvc	r0, r0, #1
 d80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 d84:	00000000 	andeq	r0, r0, r0
 d88:	02050000 	andeq	r0, r5, #0
 d8c:	00009474 	andeq	r9, r0, r4, ror r4
 d90:	0100d603 	tsteq	r0, r3, lsl #12
 d94:	5e03672f 	cdppl	7, 0, cr6, cr3, cr15, {1}
 d98:	67333066 	ldrvs	r3, [r3, -r6, rrx]!
 d9c:	30d8306d 	sbcscc	r3, r8, sp, rrx
 da0:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 da4:	0a036867 	beq	daf48 <__bss_end__+0xd11c0>
 da8:	67673082 	strbvs	r3, [r7, -r2, lsl #1]!
 dac:	6a672f69 	bvs	19ccb58 <__bss_end__+0x19c2dd0>
 db0:	2fc1674c 	svccs	0x00c1674c
 db4:	682f302f 	stmdavs	pc!, {r0, r1, r2, r3, r5, ip, sp}	; <UNPREDICTABLE>
 db8:	02023049 	andeq	r3, r2, #73	; 0x49
 dbc:	86010100 	strhi	r0, [r1], -r0, lsl #2
 dc0:	02000000 	andeq	r0, r0, #0
 dc4:	00007200 	andeq	r7, r0, r0, lsl #4
 dc8:	fb010200 	blx	415d2 <__bss_end__+0x3784a>
 dcc:	01000d0e 	tsteq	r0, lr, lsl #26
 dd0:	00010101 	andeq	r0, r1, r1, lsl #2
 dd4:	00010000 	andeq	r0, r1, r0
 dd8:	696c0100 	stmdbvs	ip!, {r8}^
 ddc:	2f006362 	svccs	0x00006362
 de0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 de4:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 de8:	6a6e6169 	bvs	1b99394 <__bss_end__+0x1b8f60c>
 dec:	442f6e75 	strtmi	r6, [pc], #-3701	; df4 <_start-0x720c>
 df0:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 df4:	732f706f 	teqvc	pc, #111	; 0x6f
 df8:	6f6f6863 	svcvs	0x006f6863
 dfc:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 e00:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 e04:	30323931 	eorscc	r3, r2, r1, lsr r9
 e08:	3153432f 	cmpcc	r3, pc, lsr #6
 e0c:	2f453034 	svccs	0x00453034
 e10:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 e14:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 e18:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 e1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 e20:	00006970 	andeq	r6, r0, r0, ror r9
 e24:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 e28:	2e726168 	rpwcssz	f6, f2, #0.0
 e2c:	00010063 	andeq	r0, r1, r3, rrx
 e30:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 e34:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 e38:	00000000 	andeq	r0, r0, r0
 e3c:	95c80205 	strbls	r0, [r8, #517]	; 0x205
 e40:	4a140000 	bmi	500e48 <__bss_end__+0x4f70c0>
 e44:	01000602 	tsteq	r0, r2, lsl #12
 e48:	Address 0x0000000000000e48 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c637963 	stclvs	9, cr7, [r3], #-396	; 0xfffffe74
   4:	65705f65 	ldrbvs	r5, [r0, #-3941]!	; 0xf65
   8:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	; 18 <_start-0x7fe8>
  14:	5f777300 	svcpl	0x00777300
  18:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
  1c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  20:	65685f74 	strbvs	r5, [r8, #-3956]!	; 0xf74
  24:	7265706c 	rsbvc	r7, r5, #108	; 0x6c
  28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  30:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
  34:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  38:	613d7570 	teqvs	sp, r0, ror r5
  3c:	31316d72 	teqcc	r1, r2, ror sp
  40:	7a6a3637 	bvc	1a8d924 <__bss_end__+0x1a83b9c>
  44:	20732d66 	rsbscs	r2, r3, r6, ror #26
  48:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xd2d
  4c:	613d656e 	teqvs	sp, lr, ror #10
  50:	31316d72 	teqcc	r1, r2, ror sp
  54:	7a6a3637 	bvc	1a8d938 <__bss_end__+0x1a83bb0>
  58:	20732d66 	rsbscs	r2, r3, r6, ror #26
  5c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0x72d
  60:	4f2d2062 	svcmi	0x002d2062
  64:	732d2067 	teqvc	sp, #103	; 0x67
  68:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  6c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  70:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  74:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  78:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
  7c:	00676e69 	rsbeq	r6, r7, r9, ror #28
  80:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
  84:	006e6961 	rsbeq	r6, lr, r1, ror #18
  88:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
  8c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  90:	77730074 			; <UNDEFINED> instruction: 0x77730074
  94:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
  98:	72705f74 	rsbsvc	r5, r0, #116, 30	; 0x1d0
  9c:	6b746e69 	blvs	1d1ba48 <__bss_end__+0x1d11cc0>
  a0:	5f777300 	svcpl	0x00777300
  a4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
  a8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
  ac:	6e755f73 	mrcvs	15, 3, r5, cr5, cr3, {3}
  b0:	006c6974 	rsbeq	r6, ip, r4, ror r9
  b4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  bc:	61686320 	cmnvs	r8, r0, lsr #6
  c0:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  c4:	5f6e6165 	svcpl	0x006e6165
  c8:	6f626572 	svcvs	0x00626572
  cc:	7300746f 	movwvc	r7, #1135	; 0x46f
  d0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
  d4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  dc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  e0:	77730074 			; <UNDEFINED> instruction: 0x77730074
  e4:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
  e8:	00745f74 	rsbseq	r5, r4, r4, ror pc
  ec:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xf5f
  f0:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  f4:	5f5f4e4f 	svcpl	0x005f4e4f
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6f6c2067 	svcvs	0x006c2067
 100:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
 104:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 108:	2064656e 	rsbcs	r6, r4, lr, ror #10
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 114:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 118:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
 11c:	7a697300 	bvc	1a5cd24 <__bss_end__+0x1a52f9c>
 120:	70797465 	rsbsvc	r7, r9, r5, ror #8
 124:	6f6c0065 	svcvs	0x006c0065
 128:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 12c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	65672d32 	strbvs	r2, [r7, #-3378]!	; 0xd32
 138:	752d7374 	strvc	r7, [sp, #-884]!	; 0x374
 13c:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
 140:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
 144:	00632e74 	rsbeq	r2, r3, r4, ror lr
 148:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 14c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 150:	6e650074 	mcrvs	0, 3, r0, cr5, cr4, {3}
 154:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 158:	6361635f 	cmnvs	r1, #2080374785	; 0x7c000001
 15c:	75006568 	strvc	r6, [r0, #-1384]	; 0x568
 160:	33746e69 	cmncc	r4, #1680	; 0x690
 164:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 168:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 16c:	2f006e65 	svccs	0x00006e65
 170:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 174:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 178:	6a6e6169 	bvs	1b98724 <__bss_end__+0x1b8e99c>
 17c:	442f6e75 	strtmi	r6, [pc], #-3701	; 184 <_start-0x7e7c>
 180:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 184:	732f706f 	teqvc	pc, #111	; 0x6f
 188:	6f6f6863 	svcvs	0x006f6863
 18c:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 190:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 194:	30323931 	eorscc	r3, r2, r1, lsr r9
 198:	3153432f 	cmpcc	r3, pc, lsr #6
 19c:	2f453034 	svccs	0x00453034
 1a0:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 1a4:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 1a8:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 1ac:	62616c2f 	rsbvs	r6, r1, #12032	; 0x2f00
 1b0:	2d382f73 	ldccs	15, cr2, [r8, #-460]!	; 0xfffffe34
 1b4:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 1b8:	692d6563 	pushvs	{r0, r1, r5, r6, r8, sl, sp, lr}
 1bc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 1c0:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0x572
 1c4:	30302f73 	eorscc	r2, r0, r3, ror pc
 1c8:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
 1cc:	77732d74 			; <UNDEFINED> instruction: 0x77732d74
 1d0:	7261752d 	rsbvc	r7, r1, #188743680	; 0xb400000
 1d4:	79630074 	stmdbvc	r3!, {r2, r4, r5, r6}^
 1d8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xf63
 1dc:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 1e0:	72770074 	rsbsvc	r0, r7, #116	; 0x74
 1e4:	5f657469 	svcpl	0x00657469
 1e8:	5f637963 	svcpl	0x00637963
 1ec:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1f0:	7773006c 	ldrbvc	r0, [r3, -ip, rrx]!
 1f4:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 1f8:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xf74
 1fc:	745f6374 	ldrbvc	r6, [pc], #-884	; 204 <_start-0x7dfc>
 200:	6f656d69 	svcvs	0x00656d69
 204:	5f007475 	svcpl	0x00007475
 208:	5f61765f 	svcpl	0x0061765f
 20c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0x96c
 210:	5f777300 	svcpl	0x00777300
 214:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 218:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
 21c:	65640063 	strbvs	r0, [r4, #-99]!	; 0x63
 220:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 224:	65640064 	strbvs	r0, [r4, #-100]!	; 0x64
 228:	5f79616c 	svcpl	0x0079616c
 22c:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
 230:	0073656c 	rsbseq	r6, r3, ip, ror #10
 234:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
 238:	5f74756f 	svcpl	0x0074756f
 23c:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 240:	5f777300 	svcpl	0x00777300
 244:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 248:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0x5f
 24c:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
 250:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 254:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xf74
 258:	76006b74 			; <UNDEFINED> instruction: 0x76006b74
 25c:	72705f61 	rsbsvc	r5, r0, #388	; 0x184
 260:	6b746e69 	blvs	1d1bc0c <__bss_end__+0x1d11e84>
 264:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 268:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	; 0xf6f
 26c:	73006461 	movwvc	r6, #1121	; 0x461
 270:	61752d77 	cmnvs	r5, r7, ror sp
 274:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 278:	61686300 	cmnvs	r8, r0, lsl #6
 27c:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
 280:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 284:	5f63756e 	svcpl	0x0063756e
 288:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 28c:	00747369 	rsbseq	r7, r4, r9, ror #6
 290:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffb25 <__bss_end__+0xffff5d9d>
 294:	5f747261 	svcpl	0x00747261
 298:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
 29c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 2a0:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
 2a4:	756f5f00 	strbvc	r5, [pc, #-3840]!	; fffff3ac <__bss_end__+0xffff5624>
 2a8:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
 2ac:	5f72656d 	svcpl	0x0072656d
 2b0:	5f746567 	svcpl	0x00746567
 2b4:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 2b8:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
 2bc:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 2c0:	00736574 	rsbseq	r6, r3, r4, ror r5
 2c4:	6f697067 	svcvs	0x00697067
 2c8:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
 2cc:	75006574 	strvc	r6, [r0, #-1396]	; 0x574
 2d0:	5f636573 	svcpl	0x00636573
 2d4:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
 2d8:	0074756f 	rsbseq	r7, r4, pc, ror #10
 2dc:	6f697067 	svcvs	0x00697067
 2e0:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
 2e4:	706e695f 	rsbvc	r6, lr, pc, asr r9
 2e8:	73007475 	movwvc	r7, #1141	; 0x475
 2ec:	61755f77 	cmnvs	r5, r7, ror pc
 2f0:	675f7472 			; <UNDEFINED> instruction: 0x675f7472
 2f4:	5f737465 	svcpl	0x00737465
 2f8:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2fc:	6c625f6c 	stclvs	15, cr5, [r2], #-432	; 0xfffffe50
 300:	5f5f006b 	svcpl	0x005f006b
 304:	67007061 	strvs	r7, [r0, -r1, rrx]
 308:	5f6f6970 	svcpl	0x006f6970
 30c:	5f746573 	svcpl	0x00746573
 310:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 314:	77007475 	smlsdxvc	r0, r5, r4, r7
 318:	5f746961 	svcpl	0x00746961
 31c:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 320:	73755f6c 	cmnvc	r5, #108, 30	; 0x1b0
 324:	61006365 	tstvs	r0, r5, ror #6
 328:	00736772 	rsbseq	r6, r3, r2, ror r7
 32c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 330:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
 334:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 338:	552f0063 	strpl	r0, [pc, #-99]!	; 2dd <_start-0x7d23>
 33c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 340:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 344:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 348:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 34c:	6f746b73 	svcvs	0x00746b73
 350:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 354:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 1bc <_start-0x7e44>
 358:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 35c:	31726574 	cmncc	r2, r4, ror r5
 360:	2f303239 	svccs	0x00303239
 364:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 368:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 36c:	30343173 	eorscc	r3, r4, r3, ror r1
 370:	30322d65 	eorscc	r2, r2, r5, ror #26
 374:	2f6e6977 	svccs	0x006e6977
 378:	7062696c 	rsbvc	r6, r2, ip, ror #18
 37c:	696c0069 	stmdbvs	ip!, {r0, r3, r5, r6}^
 380:	702f6362 	eorvc	r6, pc, r2, ror #6
 384:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
 388:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
 38c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
 390:	705f6c61 	subsvc	r6, pc, r1, ror #24
 394:	006b7475 	rsbeq	r7, fp, r5, ror r4
 398:	5f697072 	svcpl	0x00697072
 39c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 3a0:	00726168 	rsbseq	r6, r2, r8, ror #2
 3a4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 3a8:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 3ac:	2e6e656c 	cdpcs	5, 6, cr6, cr14, cr12, {3}
 3b0:	656e0063 	strbvs	r0, [lr, #-99]!	; 0x63
 3b4:	00705f67 	rsbseq	r5, r0, r7, ror #30
 3b8:	65766572 	ldrbvs	r6, [r6, #-1394]!	; 0x572
 3bc:	00657372 	rsbeq	r7, r5, r2, ror r3
 3c0:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
 3c4:	00746967 	rsbseq	r6, r4, r7, ror #18
 3c8:	73747570 	cmnvc	r4, #112, 10	; 0x1c000000
 3cc:	0070665f 	rsbseq	r6, r0, pc, asr r6
 3d0:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
 3d4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 3d8:	5f64656e 	svcpl	0x0064656e
 3dc:	696c0070 	stmdbvs	ip!, {r4, r5, r6}^
 3e0:	762f6362 	strtvc	r6, [pc], -r2, ror #6
 3e4:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
 3e8:	6b746e69 	blvs	1d1bd94 <__bss_end__+0x1d1200c>
 3ec:	7200632e 	andvc	r6, r0, #-1207959552	; 0xb8000000
 3f0:	735f6970 	cmpvc	pc, #112, 18	; 0x1c0000
 3f4:	6f5f7465 	svcvs	0x005f7465
 3f8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
 3fc:	69770074 	ldmdbvs	r7!, {r2, r4, r5, r6}^
 400:	00687464 	rsbeq	r7, r8, r4, ror #8
 404:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 408:	0070665f 	rsbseq	r6, r0, pc, asr r6
 40c:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xd65
 410:	73696400 	cmnvc	r9, #0, 8
 414:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 418:	6361635f 	cmnvs	r1, #2080374785	; 0x7c000001
 41c:	63006568 	movwvs	r6, #1384	; 0x568
 420:	30343173 	eorscc	r3, r4, r3, ror r1
 424:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 428:	61632f63 	cmnvs	r3, r3, ror #30
 42c:	2e656863 	cdpcs	8, 6, cr6, cr5, cr3, {3}
 430:	70720063 	rsbsvc	r0, r2, r3, rrx
 434:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xf69
 438:	746f6f62 	strbtvc	r6, [pc], #-3938	; 440 <_start-0x7bc0>
 43c:	31736300 	cmncc	r3, r0, lsl #6
 440:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 444:	2f637273 	svccs	0x00637273
 448:	61656c63 	cmnvs	r5, r3, ror #24
 44c:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xd6e
 450:	746f6f62 	strbtvc	r6, [pc], #-3938	; 458 <_start-0x7ba8>
 454:	6400632e 	strvs	r6, [r0], #-814	; 0x32e
 458:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 45c:	00736d5f 	rsbseq	r6, r3, pc, asr sp
 460:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 464:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
 468:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
 46c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 470:	00632e74 	rsbeq	r2, r3, r4, ror lr
 474:	73625f5f 	cmnvc	r2, #380	; 0x17c
 478:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xf73
 47c:	5f747261 	svcpl	0x00747261
 480:	5f5f005f 	svcpl	0x005f005f
 484:	5f737362 	svcpl	0x00737362
 488:	5f646e65 	svcpl	0x00646e65
 48c:	7362005f 	cmnvc	r2, #95	; 0x5f
 490:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 494:	635f0064 	cmpvs	pc, #100	; 0x64
 498:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 49c:	74610074 	strbtvc	r0, [r1], #-116	; 0x74
 4a0:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0x55f
 4a4:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xf72
 4a8:	006c6576 	rsbeq	r6, ip, r6, ror r5
 4ac:	505f4d50 	subspl	r4, pc, r0, asr sp	; <UNPREDICTABLE>
 4b0:	57535341 	ldrbpl	r5, [r3, -r1, asr #6]
 4b4:	0044524f 	subeq	r5, r4, pc, asr #4
 4b8:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 4bc:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
 4c0:	722f6372 	eorvc	r6, pc, #-939524095	; 0xc8000001
 4c4:	6f6f6265 	svcvs	0x006f6265
 4c8:	00632e74 	rsbeq	r2, r3, r4, ror lr
 4cc:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 4d0:	5f435453 	svcpl	0x00435453
 4d4:	46435257 			; <UNDEFINED> instruction: 0x46435257
 4d8:	55465f47 	strbpl	r5, [r6, #-3911]	; 0xf47
 4dc:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 4e0:	54455345 	strbpl	r5, [r5], #-837	; 0x345
 4e4:	5f4d5000 	svcpl	0x004d5000
 4e8:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
 4ec:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
 4f0:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0x55f
 4f4:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xf72
 4f8:	006c6576 	rsbeq	r6, ip, r6, ror r5
 4fc:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 500:	4d500032 	ldclmi	0, cr0, [r0, #-200]	; 0xffffff38
 504:	5453525f 	ldrbpl	r5, [r3], #-607	; 0x25f
 508:	70630043 	rsbvc	r0, r3, r3, asr #32
 50c:	64007273 	strvs	r7, [r0], #-627	; 0x273
 510:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 514:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
 518:	31736300 	cmncc	r3, r0, lsl #6
 51c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 520:	2f637273 	svccs	0x00637273
 524:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
 528:	00632e72 	rsbeq	r2, r3, r2, ror lr
 52c:	33544547 	cmpcc	r4, #297795584	; 0x11c00000
 530:	69740032 	ldmdbvs	r4!, {r1, r4, r5}^
 534:	00736b63 	rsbseq	r6, r3, r3, ror #22
 538:	616c6564 	cmnvs	ip, r4, ror #10
 53c:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 540:	73656c63 	cmnvc	r5, #25344	; 0x6300
 544:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 548:	755f7961 	ldrbvc	r7, [pc, #-2401]	; fffffbef <__bss_end__+0xffff5e67>
 54c:	69740073 	ldmdbvs	r4!, {r0, r1, r4, r5, r6}^
 550:	5f72656d 	svcpl	0x0072656d
 554:	5f746567 	svcpl	0x00746567
 558:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 55c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 560:	76655f6f 	strbtvc	r5, [r5], -pc, ror #30
 564:	5f746e65 	svcpl	0x00746e65
 568:	65746564 	ldrbvs	r6, [r4, #-1380]!	; 0x564
 56c:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
 570:	74757000 	ldrbtvc	r7, [r5], #-0
 574:	47003233 	smladxmi	r0, r3, r2, r3
 578:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 57c:	4700324c 	strmi	r3, [r0, -ip, asr #4]
 580:	524c4350 	subpl	r4, ip, #80, 6	; 0x40000001
 584:	4e450030 	mcrmi	0, 2, r0, cr5, cr0, {1}
 588:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
 58c:	5152495f 	cmppl	r2, pc, asr r9
 590:	00325f53 	eorseq	r5, r2, r3, asr pc
 594:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
 598:	5f6f6970 	svcpl	0x006f6970
 59c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 5a0:	4f495047 	svcmi	0x00495047
 5a4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 5a8:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 5ac:	00545550 	subseq	r5, r4, r0, asr r5
 5b0:	6f697067 	svcvs	0x00697067
 5b4:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
 5b8:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 5bc:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
 5c0:	73616d5f 	cmnvc	r1, #6080	; 0x17c0
 5c4:	5047006b 	subpl	r0, r7, fp, rrx
 5c8:	30544553 	subscc	r4, r4, r3, asr r5
 5cc:	53504700 	cmppl	r0, #0, 14
 5d0:	00315445 	eorseq	r5, r1, r5, asr #8
 5d4:	5f676572 	svcpl	0x00676572
 5d8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
 5dc:	4c504700 	mrrcmi	7, 0, r4, r0, cr0
 5e0:	00305645 	eorseq	r5, r0, r5, asr #12
 5e4:	454c5047 	strbmi	r5, [ip, #-71]	; 0x47
 5e8:	67003156 	smlsdvs	r0, r6, r1, r3
 5ec:	5f6f6970 	svcpl	0x006f6970
 5f0:	00676572 	rsbeq	r6, r7, r2, ror r5
 5f4:	6f697067 	svcvs	0x00697067
 5f8:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
 5fc:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 600:	4700304c 	strmi	r3, [r0, -ip, asr #32]
 604:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 608:	4700314c 	strmi	r3, [r0, -ip, asr #2]
 60c:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 610:	4700334c 	strmi	r3, [r0, -ip, asr #6]
 614:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 618:	4700344c 	strmi	r3, [r0, -ip, asr #8]
 61c:	45534650 	ldrbmi	r4, [r3, #-1616]	; 0x650
 620:	6400354c 	strvs	r3, [r0], #-1356	; 0x54c
 624:	625f7665 	subsvs	r7, pc, #105906176	; 0x6500000
 628:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
 62c:	67007265 	strvs	r7, [r0, -r5, ror #4]
 630:	5f6f6970 	svcpl	0x006f6970
 634:	6c657366 	stclvs	3, cr7, [r5], #-408	; 0xfffffe68
 638:	50470030 	subpl	r0, r7, r0, lsr r0
 63c:	31524c43 	cmpcc	r2, r3, asr #24
 640:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 644:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 648:	69725f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 64c:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
 650:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 654:	70670065 	rsbvc	r0, r7, r5, rrx
 658:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 65c:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 660:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
 664:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 668:	45525047 	ldrbmi	r5, [r2, #-71]	; 0x47
 66c:	4700304e 	strmi	r3, [r0, -lr, asr #32]
 670:	4e455250 	mcrmi	2, 2, r5, cr5, cr0, {2}
 674:	70670031 	rsbvc	r0, r7, r1, lsr r0
 678:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff717 <__bss_end__+0xffff598f>
 67c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
 680:	656c635f 	strbvs	r6, [ip, #-863]!	; 0x35f
 684:	49007261 	stmdbmi	r0, {r0, r5, r6, r9, ip, sp, lr}
 688:	505f5152 	subspl	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 68c:	49444e45 	stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^
 690:	315f474e 	cmpcc	pc, lr, asr #14
 694:	51524900 	cmppl	r2, r0, lsl #18
 698:	4e45505f 	mcrmi	0, 2, r5, cr5, cr15, {2}
 69c:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
 6a0:	6200325f 	andvs	r3, r0, #-268435451	; 0xf0000005
 6a4:	616d7469 	cmnvs	sp, r9, ror #8
 6a8:	67006b73 	smlsdxvs	r0, r3, fp, r6
 6ac:	5f6f6970 	svcpl	0x006f6970
 6b0:	30746573 	rsbscc	r6, r4, r3, ror r5
 6b4:	6e756600 	cdpvs	6, 7, cr6, cr5, cr0, {0}
 6b8:	50470063 	subpl	r0, r7, r3, rrx
 6bc:	30534445 	subscc	r4, r3, r5, asr #8
 6c0:	45504700 	ldrbmi	r4, [r0, #-1792]	; 0x700
 6c4:	00315344 	eorseq	r5, r1, r4, asr #6
 6c8:	6f697067 	svcvs	0x00697067
 6cc:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
 6d0:	006e6f5f 	rsbeq	r6, lr, pc, asr pc
 6d4:	45465047 	strbmi	r5, [r6, #-71]	; 0x47
 6d8:	4700304e 	strmi	r3, [r0, -lr, asr #32]
 6dc:	4e454650 	mcrmi	6, 2, r4, cr5, cr0, {2}
 6e0:	50470031 	subpl	r0, r7, r1, lsr r0
 6e4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 6e8:	5f434e55 	svcpl	0x00434e55
 6ec:	5054554f 	subspl	r5, r4, pc, asr #10
 6f0:	67005455 	smlsdvs	r0, r5, r4, r5
 6f4:	32337465 	eorscc	r7, r3, #1694498816	; 0x65000000
 6f8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 6fc:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 700:	61665f74 	smcvs	26100	; 0x65f4
 704:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
 708:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xf67
 70c:	67006567 	strvs	r6, [r0, -r7, ror #10]
 710:	5f6f6970 	svcpl	0x006f6970
 714:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 718:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
 71c:	5f4f4950 	svcpl	0x004f4950
 720:	434e5546 	movtmi	r5, #58694	; 0xe546
 724:	544c415f 	strbpl	r4, [ip], #-351	; 0x15f
 728:	50470030 	subpl	r0, r7, r0, lsr r0
 72c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 730:	5f434e55 	svcpl	0x00434e55
 734:	31544c41 	cmpcc	r4, r1, asr #24
 738:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 73c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xf4f
 740:	415f434e 	cmpmi	pc, lr, asr #6
 744:	0032544c 	eorseq	r5, r2, ip, asr #8
 748:	4f495047 	svcmi	0x00495047
 74c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 750:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 754:	47003354 	smlsdmi	r0, r4, r3, r3
 758:	5f4f4950 	svcpl	0x004f4950
 75c:	434e5546 	movtmi	r5, #58694	; 0xe546
 760:	544c415f 	strbpl	r4, [ip], #-351	; 0x15f
 764:	50470034 	subpl	r0, r7, r4, lsr r0
 768:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 76c:	5f434e55 	svcpl	0x00434e55
 770:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xc41
 774:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
 778:	6c65735f 	stclvs	3, cr7, [r5], #-380	; 0xfffffe84
 77c:	00746365 	rsbseq	r6, r4, r5, ror #6
 780:	6f697067 	svcvs	0x00697067
 784:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
 788:	55410030 	strbpl	r0, [r1, #-48]	; 0x30
 78c:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 790:	52434d5f 	subpl	r4, r3, #6080	; 0x17c0
 794:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
 798:	58554100 	ldmdapl	r5, {r8, lr}^
 79c:	5f554d5f 	svcpl	0x00554d5f
 7a0:	525f4f49 	subspl	r4, pc, #292	; 0x124
 7a4:	41004745 	tstmi	r0, r5, asr #14
 7a8:	4d5f5855 	ldclmi	8, cr5, [pc, #-340]	; 65c <_start-0x79a4>
 7ac:	534d5f55 	movtpl	r5, #57173	; 0xdf55
 7b0:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
 7b4:	61750047 	cmnvs	r5, r7, asr #32
 7b8:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
 7bc:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
 7c0:	00637465 	rsbeq	r7, r3, r5, ror #8
 7c4:	5f585541 	svcpl	0x00585541
 7c8:	435f554d 	cmpmi	pc, #322961408	; 0x13400000
 7cc:	5f4c544e 	svcpl	0x004c544e
 7d0:	00474552 	subeq	r4, r7, r2, asr r5
 7d4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 7d8:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 7dc:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
 7e0:	55410061 	strbpl	r0, [r1, #-97]	; 0x61
 7e4:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 7e8:	5245495f 	subpl	r4, r5, #1556480	; 0x17c000
 7ec:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
 7f0:	58554100 	ldmdapl	r5, {r8, lr}^
 7f4:	5f554d5f 	svcpl	0x00554d5f
 7f8:	5f524949 	svcpl	0x00524949
 7fc:	00474552 	subeq	r4, r7, r2, asr r5
 800:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 804:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
 808:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0x5f
 80c:	55410063 	strbpl	r0, [r1, #-99]	; 0x63
 810:	4e455f58 	mcrmi	15, 2, r5, cr5, cr8, {2}
 814:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
 818:	55410053 	strbpl	r0, [r1, #-83]	; 0x53
 81c:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
 820:	55410051 	strbpl	r0, [r1, #-81]	; 0x51
 824:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 828:	5541425f 	strbpl	r4, [r1, #-607]	; 0x25f
 82c:	45525f44 	ldrbmi	r5, [r2, #-3908]	; 0xf44
 830:	55410047 	strbpl	r0, [r1, #-71]	; 0x47
 834:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 838:	4154535f 	cmpmi	r4, pc, asr r3
 83c:	45525f54 	ldrbmi	r5, [r2, #-3924]	; 0xf54
 840:	55410047 	strbpl	r0, [r1, #-71]	; 0x47
 844:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 848:	5243535f 	subpl	r5, r3, #2080374785	; 0x7c000001
 84c:	48435441 	stmdami	r3, {r0, r6, sl, ip, lr}^
 850:	58554100 	ldmdapl	r5, {r8, lr}^
 854:	5f554d5f 	svcpl	0x00554d5f
 858:	5f52434c 	svcpl	0x0052434c
 85c:	00474552 	subeq	r4, r7, r2, asr r5
 860:	5f585541 	svcpl	0x00585541
 864:	4c5f554d 	cfldr64mi	mvdx5, [pc], {77}	; 0x4d
 868:	525f5253 	subspl	r5, pc, #805306373	; 0x30000005
 86c:	75004745 	strvc	r4, [r0, #-1861]	; 0x745
 870:	5f747261 	svcpl	0x00747261
 874:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 878:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
 87c:	6900636e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sp, lr}
 880:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 884:	5f6c616e 	svcpl	0x006c616e
 888:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 88c:	00726168 	rsbseq	r6, r2, r8, ror #2
 890:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 894:	7475702f 	ldrbtvc	r7, [r5], #-47	; 0x2f
 898:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 89c:	Address 0x000000000000089c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000002c 	andeq	r0, r0, ip, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	00008010 	andeq	r8, r0, r0, lsl r0
  1c:	00000130 	andeq	r0, r0, r0, lsr r1
  20:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
  24:	86088509 	strhi	r8, [r8], -r9, lsl #10
  28:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  2c:	8a048905 	bhi	122448 <__bss_end__+0x1186c0>
  30:	8e028b03 	vmlahi.f64	d8, d2, d3
  34:	b40e4201 	strlt	r4, [lr], #-513	; 0x201
  38:	c00e4208 	andgt	r4, lr, r8, lsl #4
  3c:	00000008 	andeq	r0, r0, r8
  40:	0000000c 	andeq	r0, r0, ip
  44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  48:	7c020001 	stcvc	0, cr0, [r2], {1}
  4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
  54:	00000040 	andeq	r0, r0, r0, asr #32
  58:	00008140 	andeq	r8, r0, r0, asr #2
  5c:	00000158 	andeq	r0, r0, r8, asr r1
  60:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  64:	86058506 	strhi	r8, [r5], -r6, lsl #10
  68:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000020 	andeq	r0, r0, r0, lsr #32
  74:	00000040 	andeq	r0, r0, r0, asr #32
  78:	00008298 	muleq	r0, r8, r2
  7c:	000001c8 	andeq	r0, r0, r8, asr #3
  80:	83200e42 	teqhi	r0, #1056	; 0x420
  84:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
  88:	87058606 	strhi	r8, [r5, -r6, lsl #12]
  8c:	89038804 	stmdbhi	r3, {r2, fp, pc}
  90:	00018e02 	andeq	r8, r1, r2, lsl #28
  94:	00000020 	andeq	r0, r0, r0, lsr #32
  98:	00000040 	andeq	r0, r0, r0, asr #32
  9c:	00008460 	andeq	r8, r0, r0, ror #8
  a0:	0000008c 	andeq	r0, r0, ip, lsl #1
  a4:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
  a8:	86078508 	strhi	r8, [r7], -r8, lsl #10
  ac:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
  b0:	8a038904 	bhi	e24c8 <__bss_end__+0xd8740>
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
  bc:	00000040 	andeq	r0, r0, r0, asr #32
  c0:	000084ec 	andeq	r8, r0, ip, ror #9
  c4:	00000078 	andeq	r0, r0, r8, ror r0
  c8:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  cc:	86058506 	strhi	r8, [r5], -r6, lsl #10
  d0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000040 	andeq	r0, r0, r0, asr #32
  e0:	00008564 	andeq	r8, r0, r4, ror #10
  e4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  e8:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  ec:	86058506 	strhi	r8, [r5], -r6, lsl #10
  f0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  f4:	00018e02 	andeq	r8, r1, r2, lsl #28
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
  fc:	00000040 	andeq	r0, r0, r0, asr #32
 100:	00008614 	andeq	r8, r0, r4, lsl r6
 104:	00000038 	andeq	r0, r0, r8, lsr r0
 108:	83080e42 	movwhi	r0, #36418	; 0x8e42
 10c:	00018e02 	andeq	r8, r1, r2, lsl #28
 110:	00000018 	andeq	r0, r0, r8, lsl r0
 114:	00000040 	andeq	r0, r0, r0, asr #32
 118:	0000864c 	andeq	r8, r0, ip, asr #12
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	83100e42 	tsthi	r0, #1056	; 0x420
 124:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 128:	00018e02 	andeq	r8, r1, r2, lsl #28
 12c:	00000024 	andeq	r0, r0, r4, lsr #32
 130:	00000040 	andeq	r0, r0, r0, asr #32
 134:	00008678 	andeq	r8, r0, r8, ror r6
 138:	00000080 	andeq	r0, r0, r0, lsl #1
 13c:	810c0e42 	tsthi	ip, r2, asr #28
 140:	83028203 	movwhi	r8, #8707	; 0x2203
 144:	180e4201 	stmdane	lr, {r0, r9, lr}
 148:	05850684 	streq	r0, [r5, #1668]	; 0x684
 14c:	0e42048e 	cdpeq	4, 4, cr0, cr2, cr14, {4}
 150:	000003e8 	andeq	r0, r0, r8, ror #7
 154:	00000014 	andeq	r0, r0, r4, lsl r0
 158:	00000040 	andeq	r0, r0, r0, asr #32
 15c:	000086f8 	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
 160:	00000048 	andeq	r0, r0, r8, asr #32
 164:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 168:	100e4201 	andne	r4, lr, r1, lsl #4
 16c:	0000000c 	andeq	r0, r0, ip
 170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 174:	7c020001 	stcvc	0, cr0, [r2], {1}
 178:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 17c:	00000024 	andeq	r0, r0, r4, lsr #32
 180:	0000016c 	andeq	r0, r0, ip, ror #2
 184:	00008740 	andeq	r8, r0, r0, asr #14
 188:	00000058 	andeq	r0, r0, r8, asr r0
 18c:	80100e42 	andshi	r0, r0, r2, asr #28
 190:	82038104 	andhi	r8, r3, #4, 2
 194:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
 198:	07841c0e 	streq	r1, [r4, lr, lsl #24]
 19c:	058e0685 	streq	r0, [lr, #1669]	; 0x685
 1a0:	00280e42 	eoreq	r0, r8, r2, asr #28
 1a4:	0000000c 	andeq	r0, r0, ip
 1a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1ac:	7c020001 	stcvc	0, cr0, [r2], {1}
 1b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1b4:	00000018 	andeq	r0, r0, r8, lsl r0
 1b8:	000001a4 	andeq	r0, r0, r4, lsr #3
 1bc:	00008798 	muleq	r0, r8, r7
 1c0:	00000034 	andeq	r0, r0, r4, lsr r0
 1c4:	83100e42 	tsthi	r0, #1056	; 0x420
 1c8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 1cc:	00018e02 	andeq	r8, r1, r2, lsl #28
 1d0:	0000000c 	andeq	r0, r0, ip
 1d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1d8:	7c020001 	stcvc	0, cr0, [r2], {1}
 1dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1e0:	0000000c 	andeq	r0, r0, ip
 1e4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1e8:	000087cc 	andeq	r8, r0, ip, asr #15
 1ec:	00000020 	andeq	r0, r0, r0, lsr #32
 1f0:	0000000c 	andeq	r0, r0, ip
 1f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1f8:	7c020001 	stcvc	0, cr0, [r2], {1}
 1fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 200:	0000000c 	andeq	r0, r0, ip
 204:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 208:	000087ec 	andeq	r8, r0, ip, ror #15
 20c:	00000014 	andeq	r0, r0, r4, lsl r0
 210:	0000000c 	andeq	r0, r0, ip
 214:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 218:	00008800 	andeq	r8, r0, r0, lsl #16
 21c:	0000002c 	andeq	r0, r0, ip, lsr #32
 220:	0000000c 	andeq	r0, r0, ip
 224:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 228:	0000882c 	andeq	r8, r0, ip, lsr #16
 22c:	00000040 	andeq	r0, r0, r0, asr #32
 230:	00000020 	andeq	r0, r0, r0, lsr #32
 234:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 238:	0000886c 	andeq	r8, r0, ip, ror #16
 23c:	00000198 	muleq	r0, r8, r1
 240:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
 244:	86058506 	strhi	r8, [r5], -r6, lsl #10
 248:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 24c:	42018e02 	andmi	r8, r1, #2, 28
 250:	0000580e 	andeq	r5, r0, lr, lsl #16
 254:	00000014 	andeq	r0, r0, r4, lsl r0
 258:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 25c:	00008a04 	andeq	r8, r0, r4, lsl #20
 260:	00000050 	andeq	r0, r0, r0, asr r0
 264:	83080e42 	movwhi	r0, #36418	; 0x8e42
 268:	00018e02 	andeq	r8, r1, r2, lsl #28
 26c:	00000028 	andeq	r0, r0, r8, lsr #32
 270:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 274:	00008a54 	andeq	r8, r0, r4, asr sl
 278:	00000288 	andeq	r0, r0, r8, lsl #5
 27c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
 280:	86088509 	strhi	r8, [r8], -r9, lsl #10
 284:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 288:	8a048905 	bhi	1226a4 <__bss_end__+0x11891c>
 28c:	8e028b03 	vmlahi.f64	d8, d2, d3
 290:	b00e4201 	andlt	r4, lr, r1, lsl #4
 294:	00000001 	andeq	r0, r0, r1
 298:	0000000c 	andeq	r0, r0, ip
 29c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2a0:	7c020001 	stcvc	0, cr0, [r2], {1}
 2a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2a8:	0000000c 	andeq	r0, r0, ip
 2ac:	00000298 	muleq	r0, r8, r2
 2b0:	00008cdc 	ldrdeq	r8, [r0], -ip
 2b4:	00000010 	andeq	r0, r0, r0, lsl r0
 2b8:	0000000c 	andeq	r0, r0, ip
 2bc:	00000298 	muleq	r0, r8, r2
 2c0:	00008cec 	andeq	r8, r0, ip, ror #25
 2c4:	00000010 	andeq	r0, r0, r0, lsl r0
 2c8:	0000000c 	andeq	r0, r0, ip
 2cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2d0:	7c020001 	stcvc	0, cr0, [r2], {1}
 2d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2d8:	00000014 	andeq	r0, r0, r4, lsl r0
 2dc:	000002c8 	andeq	r0, r0, r8, asr #5
 2e0:	00008cfc 	strdeq	r8, [r0], -ip
 2e4:	00000028 	andeq	r0, r0, r8, lsr #32
 2e8:	83080e42 	movwhi	r0, #36418	; 0x8e42
 2ec:	00018e02 	andeq	r8, r1, r2, lsl #28
 2f0:	0000000c 	andeq	r0, r0, ip
 2f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2f8:	7c020001 	stcvc	0, cr0, [r2], {1}
 2fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 300:	00000014 	andeq	r0, r0, r4, lsl r0
 304:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 308:	00008d24 	andeq	r8, r0, r4, lsr #26
 30c:	00000034 	andeq	r0, r0, r4, lsr r0
 310:	83080e42 	movwhi	r0, #36418	; 0x8e42
 314:	00018e02 	andeq	r8, r1, r2, lsl #28
 318:	0000000c 	andeq	r0, r0, ip
 31c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 320:	7c020001 	stcvc	0, cr0, [r2], {1}
 324:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 328:	0000000c 	andeq	r0, r0, ip
 32c:	00000318 	andeq	r0, r0, r8, lsl r3
 330:	00008d58 	andeq	r8, r0, r8, asr sp
 334:	00000018 	andeq	r0, r0, r8, lsl r0
 338:	0000000c 	andeq	r0, r0, ip
 33c:	00000318 	andeq	r0, r0, r8, lsl r3
 340:	00008d70 	andeq	r8, r0, r0, ror sp
 344:	00000014 	andeq	r0, r0, r4, lsl r0
 348:	00000014 	andeq	r0, r0, r4, lsl r0
 34c:	00000318 	andeq	r0, r0, r8, lsl r3
 350:	00008d84 	andeq	r8, r0, r4, lsl #27
 354:	00000048 	andeq	r0, r0, r8, asr #32
 358:	83080e42 	movwhi	r0, #36418	; 0x8e42
 35c:	00018e02 	andeq	r8, r1, r2, lsl #28
 360:	0000000c 	andeq	r0, r0, ip
 364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 368:	7c020001 	stcvc	0, cr0, [r2], {1}
 36c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 370:	0000000c 	andeq	r0, r0, ip
 374:	00000360 	andeq	r0, r0, r0, ror #6
 378:	00008dcc 	andeq	r8, r0, ip, asr #27
 37c:	0000001c 	andeq	r0, r0, ip, lsl r0
 380:	00000014 	andeq	r0, r0, r4, lsl r0
 384:	00000360 	andeq	r0, r0, r0, ror #6
 388:	00008de8 	andeq	r8, r0, r8, ror #27
 38c:	00000014 	andeq	r0, r0, r4, lsl r0
 390:	83080e42 	movwhi	r0, #36418	; 0x8e42
 394:	00018e02 	andeq	r8, r1, r2, lsl #28
 398:	00000014 	andeq	r0, r0, r4, lsl r0
 39c:	00000360 	andeq	r0, r0, r0, ror #6
 3a0:	00008dfc 	strdeq	r8, [r0], -ip
 3a4:	0000000c 	andeq	r0, r0, ip
 3a8:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3ac:	00018e02 	andeq	r8, r1, r2, lsl #28
 3b0:	00000018 	andeq	r0, r0, r8, lsl r0
 3b4:	00000360 	andeq	r0, r0, r0, ror #6
 3b8:	00008e08 	andeq	r8, r0, r8, lsl #28
 3bc:	00000024 	andeq	r0, r0, r4, lsr #32
 3c0:	83100e42 	tsthi	r0, #1056	; 0x420
 3c4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 3c8:	00018e02 	andeq	r8, r1, r2, lsl #28
 3cc:	00000014 	andeq	r0, r0, r4, lsl r0
 3d0:	00000360 	andeq	r0, r0, r0, ror #6
 3d4:	00008e2c 	andeq	r8, r0, ip, lsr #28
 3d8:	00000014 	andeq	r0, r0, r4, lsl r0
 3dc:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3e0:	00018e02 	andeq	r8, r1, r2, lsl #28
 3e4:	00000014 	andeq	r0, r0, r4, lsl r0
 3e8:	00000360 	andeq	r0, r0, r0, ror #6
 3ec:	00008e40 	andeq	r8, r0, r0, asr #28
 3f0:	00000014 	andeq	r0, r0, r4, lsl r0
 3f4:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3f8:	00018e02 	andeq	r8, r1, r2, lsl #28
 3fc:	0000000c 	andeq	r0, r0, ip
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	7c020001 	stcvc	0, cr0, [r2], {1}
 408:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 40c:	00000018 	andeq	r0, r0, r8, lsl r0
 410:	000003fc 	strdeq	r0, [r0], -ip
 414:	00008e54 	andeq	r8, r0, r4, asr lr
 418:	000000d4 	ldrdeq	r0, [r0], -r4
 41c:	83100e42 	tsthi	r0, #1056	; 0x420
 420:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 424:	00018e02 	andeq	r8, r1, r2, lsl #28
 428:	00000014 	andeq	r0, r0, r4, lsl r0
 42c:	000003fc 	strdeq	r0, [r0], -ip
 430:	00008f28 	andeq	r8, r0, r8, lsr #30
 434:	00000038 	andeq	r0, r0, r8, lsr r0
 438:	83080e42 	movwhi	r0, #36418	; 0x8e42
 43c:	00018e02 	andeq	r8, r1, r2, lsl #28
 440:	00000014 	andeq	r0, r0, r4, lsl r0
 444:	000003fc 	strdeq	r0, [r0], -ip
 448:	00008f60 	andeq	r8, r0, r0, ror #30
 44c:	00000038 	andeq	r0, r0, r8, lsr r0
 450:	83080e42 	movwhi	r0, #36418	; 0x8e42
 454:	00018e02 	andeq	r8, r1, r2, lsl #28
 458:	00000018 	andeq	r0, r0, r8, lsl r0
 45c:	000003fc 	strdeq	r0, [r0], -ip
 460:	00008f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
 464:	000000cc 	andeq	r0, r0, ip, asr #1
 468:	83100e42 	tsthi	r0, #1056	; 0x420
 46c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 470:	00018e02 	andeq	r8, r1, r2, lsl #28
 474:	00000014 	andeq	r0, r0, r4, lsl r0
 478:	000003fc 	strdeq	r0, [r0], -ip
 47c:	00009064 	andeq	r9, r0, r4, rrx
 480:	0000004c 	andeq	r0, r0, ip, asr #32
 484:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 488:	00018e02 	andeq	r8, r1, r2, lsl #28
 48c:	00000014 	andeq	r0, r0, r4, lsl r0
 490:	000003fc 	strdeq	r0, [r0], -ip
 494:	000090b0 	strheq	r9, [r0], -r0
 498:	00000078 	andeq	r0, r0, r8, ror r0
 49c:	83080e42 	movwhi	r0, #36418	; 0x8e42
 4a0:	00018e02 	andeq	r8, r1, r2, lsl #28
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	000003fc 	strdeq	r0, [r0], -ip
 4ac:	00009128 	andeq	r9, r0, r8, lsr #2
 4b0:	000000d8 	ldrdeq	r0, [r0], -r8
 4b4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
 4b8:	86038504 	strhi	r8, [r3], -r4, lsl #10
 4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
 4c0:	00000014 	andeq	r0, r0, r4, lsl r0
 4c4:	000003fc 	strdeq	r0, [r0], -ip
 4c8:	00009200 	andeq	r9, r0, r0, lsl #4
 4cc:	0000002c 	andeq	r0, r0, ip, lsr #32
 4d0:	83080e42 	movwhi	r0, #36418	; 0x8e42
 4d4:	00018e02 	andeq	r8, r1, r2, lsl #28
 4d8:	00000018 	andeq	r0, r0, r8, lsl r0
 4dc:	000003fc 	strdeq	r0, [r0], -ip
 4e0:	0000922c 	andeq	r9, r0, ip, lsr #4
 4e4:	00000084 	andeq	r0, r0, r4, lsl #1
 4e8:	83100e42 	tsthi	r0, #1056	; 0x420
 4ec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 4f0:	00018e02 	andeq	r8, r1, r2, lsl #28
 4f4:	00000018 	andeq	r0, r0, r8, lsl r0
 4f8:	000003fc 	strdeq	r0, [r0], -ip
 4fc:	000092b0 			; <UNDEFINED> instruction: 0x000092b0
 500:	00000084 	andeq	r0, r0, r4, lsl #1
 504:	83100e42 	tsthi	r0, #1056	; 0x420
 508:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 50c:	00018e02 	andeq	r8, r1, r2, lsl #28
 510:	00000014 	andeq	r0, r0, r4, lsl r0
 514:	000003fc 	strdeq	r0, [r0], -ip
 518:	00009334 	andeq	r9, r0, r4, lsr r3
 51c:	00000084 	andeq	r0, r0, r4, lsl #1
 520:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 524:	00018e02 	andeq	r8, r1, r2, lsl #28
 528:	00000014 	andeq	r0, r0, r4, lsl r0
 52c:	000003fc 	strdeq	r0, [r0], -ip
 530:	000093b8 			; <UNDEFINED> instruction: 0x000093b8
 534:	00000058 	andeq	r0, r0, r8, asr r0
 538:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 53c:	00018e02 	andeq	r8, r1, r2, lsl #28
 540:	0000000c 	andeq	r0, r0, ip
 544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 548:	7c020001 	stcvc	0, cr0, [r2], {1}
 54c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 550:	00000014 	andeq	r0, r0, r4, lsl r0
 554:	00000540 	andeq	r0, r0, r0, asr #10
 558:	00009474 	andeq	r9, r0, r4, ror r4
 55c:	0000001c 	andeq	r0, r0, ip, lsl r0
 560:	83080e42 	movwhi	r0, #36418	; 0x8e42
 564:	00018e02 	andeq	r8, r1, r2, lsl #28
 568:	00000018 	andeq	r0, r0, r8, lsl r0
 56c:	00000540 	andeq	r0, r0, r0, asr #10
 570:	00009490 	muleq	r0, r0, r4
 574:	0000009c 	muleq	r0, ip, r0
 578:	83100e42 	tsthi	r0, #1056	; 0x420
 57c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 580:	00018e02 	andeq	r8, r1, r2, lsl #28
 584:	00000014 	andeq	r0, r0, r4, lsl r0
 588:	00000540 	andeq	r0, r0, r0, asr #10
 58c:	0000952c 	andeq	r9, r0, ip, lsr #10
 590:	00000028 	andeq	r0, r0, r8, lsr #32
 594:	83080e42 	movwhi	r0, #36418	; 0x8e42
 598:	00018e02 	andeq	r8, r1, r2, lsl #28
 59c:	00000014 	andeq	r0, r0, r4, lsl r0
 5a0:	00000540 	andeq	r0, r0, r0, asr #10
 5a4:	00009554 	andeq	r9, r0, r4, asr r5
 5a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 5ac:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5b0:	00018e02 	andeq	r8, r1, r2, lsl #28
 5b4:	00000014 	andeq	r0, r0, r4, lsl r0
 5b8:	00000540 	andeq	r0, r0, r0, asr #10
 5bc:	00009570 	andeq	r9, r0, r0, ror r5
 5c0:	0000002c 	andeq	r0, r0, ip, lsr #32
 5c4:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 5c8:	00018e02 	andeq	r8, r1, r2, lsl #28
 5cc:	00000014 	andeq	r0, r0, r4, lsl r0
 5d0:	00000540 	andeq	r0, r0, r0, asr #10
 5d4:	0000959c 	muleq	r0, ip, r5
 5d8:	0000000c 	andeq	r0, r0, ip
 5dc:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5e0:	00018e02 	andeq	r8, r1, r2, lsl #28
 5e4:	00000014 	andeq	r0, r0, r4, lsl r0
 5e8:	00000540 	andeq	r0, r0, r0, asr #10
 5ec:	000095a8 	andeq	r9, r0, r8, lsr #11
 5f0:	00000020 	andeq	r0, r0, r0, lsr #32
 5f4:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5f8:	00018e02 	andeq	r8, r1, r2, lsl #28
 5fc:	0000000c 	andeq	r0, r0, ip
 600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 604:	7c020001 	stcvc	0, cr0, [r2], {1}
 608:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 60c:	00000014 	andeq	r0, r0, r4, lsl r0
 610:	000005fc 	strdeq	r0, [r0], -ip
 614:	000095c8 	andeq	r9, r0, r8, asr #11
 618:	00000014 	andeq	r0, r0, r4, lsl r0
 61c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 620:	00018e02 	andeq	r8, r1, r2, lsl #28
