{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:13:11 2021 " "Info: Processing started: Tue Mar 09 13:13:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 163.03 MHz between source memory \"altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.824 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.815 ns) 2.824 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X11_Y4 0 " "Info: 3: + IC(0.766 ns) + CELL(0.815 ns) = 2.824 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 67.81 % ) " "Info: Total cell delay = 1.915 ns ( 67.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 32.19 % ) " "Info: Total interconnect delay = 0.909 ns ( 32.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.843 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.843 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.843 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.03 % ) " "Info: Total cell delay = 1.934 ns ( 68.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.97 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg we clk 5.438 ns memory " "Info: tsu for memory \"altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"we\", clock pin = \"clk\") is 5.438 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.236 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns we 1 PIN PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'we'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.907 ns) + CELL(0.384 ns) 8.236 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X11_Y4 8 " "Info: 2: + IC(6.907 ns) + CELL(0.384 ns) = 8.236 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.291 ns" { we altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 16.14 % ) " "Info: Total cell delay = 1.329 ns ( 16.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.907 ns ( 83.86 % ) " "Info: Total interconnect delay = 6.907 ns ( 83.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.236 ns" { we altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.236 ns" { we {} we~combout {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.907ns } { 0.000ns 0.945ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.835 ns) 2.844 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.04 % ) " "Info: Total cell delay = 1.935 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.236 ns" { we altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.236 ns" { we {} we~combout {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.907ns } { 0.000ns 0.945ns 0.384ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout\[6\] altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg 12.774 ns memory " "Info: tco from clock \"clk\" to destination pin \"dout\[6\]\" through memory \"altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg\" is 12.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.835 ns) 2.844 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.04 % ) " "Info: Total cell delay = 1.935 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.670 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a6 2 MEM M4K_X11_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 144 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.843 ns) + CELL(3.066 ns) 9.670 ns dout\[6\] 3 PIN PIN_4 0 " "Info: 3: + IC(2.843 ns) + CELL(3.066 ns) = 9.670 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'dout\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 dout[6] } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.827 ns ( 70.60 % ) " "Info: Total cell delay = 6.827 ns ( 70.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.843 ns ( 29.40 % ) " "Info: Total interconnect delay = 2.843 ns ( 29.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.670 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 dout[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.670 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 {} dout[6] {} } { 0.000ns 0.000ns 2.843ns } { 0.000ns 3.761ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.670 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 dout[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.670 ns" { altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6 {} dout[6] {} } { 0.000ns 0.000ns 2.843ns } { 0.000ns 3.761ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6 addr\[6\] clk 0.054 ns memory " "Info: th for memory \"altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"addr\[6\]\", clock pin = \"clk\") is 0.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.835 ns) 2.844 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.04 % ) " "Info: Total cell delay = 1.935 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.057 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns addr\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'addr\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "exp_ram.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/exp_ram.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.176 ns) 3.057 ns altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X11_Y4 8 " "Info: 2: + IC(1.771 ns) + CELL(0.176 ns) = 3.057 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_ia61:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { addr[6] altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_ia61.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram/db/altsyncram_ia61.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 42.07 % ) " "Info: Total cell delay = 1.286 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 57.93 % ) " "Info: Total interconnect delay = 1.771 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { addr[6] altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { addr[6] {} addr[6]~combout {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.771ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { addr[6] altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { addr[6] {} addr[6]~combout {} altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.771ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:13:12 2021 " "Info: Processing ended: Tue Mar 09 13:13:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
