

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_s'
================================================================
* Date:           Tue Jun 13 19:53:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.703 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113|  0.565 us|  0.565 us|  113|  113|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                         |                                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth_fu_22  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth  |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
        |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain_fu_28      |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain      |       82|       82|   0.410 us|   0.410 us|   82|   82|       no|
        |grp_zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth_fu_36          |zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth          |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     164|     318|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     177|     430|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain_fu_28      |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain      |        0|   0|  150|  178|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth_fu_22  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth  |        0|   0|    7|   70|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth_fu_36          |zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth          |        0|   0|    7|   70|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                    |                                                                               |        0|   0|  164|  318|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  49|          9|    1|          9|
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_read   |   9|          2|    1|          2|
    |layer40_out_din    |  14|          3|  128|        384|
    |layer40_out_write  |  20|          4|    1|          4|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 110|         22|  133|        403|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                 Name                                                 | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                             |  8|   0|    8|          0|
    |ap_done_reg                                                                                           |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain_fu_28_ap_start_reg      |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth_fu_36_ap_start_reg          |  1|   0|    1|          0|
    |start_once_reg                                                                                        |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                 | 13|   0|   13|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config40>|  return value|
|layer15_out_dout            |   in|  128|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    7|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    7|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                               layer15_out|       pointer|
|layer40_out_din             |  out|  128|     ap_fifo|                                                               layer40_out|       pointer|
|layer40_out_num_data_valid  |   in|    8|     ap_fifo|                                                               layer40_out|       pointer|
|layer40_out_fifo_cap        |   in|    8|     ap_fifo|                                                               layer40_out|       pointer|
|layer40_out_full_n          |   in|    1|     ap_fifo|                                                               layer40_out|       pointer|
|layer40_out_write           |  out|    1|     ap_fifo|                                                               layer40_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

