{"Source Block": ["serv/rtl/serv_mpram.v@67:77@HdlIdDef", "//\t\t                    (i_trap ? CSR_MEPC  : i_csr_addr);\n   assign waddr[2:0] = wcnt_hi;\n\n   wire \t     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);\n\n   reg \t\t     trap_r;\n   reg \t\t     trap_2r;\n   reg \t\t     trap_3r;\n\n   always @(posedge i_clk) begin\n      trap_r <= i_trap;\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@63:73", "\n//   assign waddr[8] = wcnt_lo[1] | i_trap;\n//   assign waddr[7:5] = (wcnt_lo[1] | i_trap) ? 3'b000 : rd_waddr[4:2];\n//   assign waddr[4:3] = wcnt_lo[0] ? (i_trap ? CSR_MTVAL : rd_waddr[1:0]) :\n//\t\t                    (i_trap ? CSR_MEPC  : i_csr_addr);\n   assign waddr[2:0] = wcnt_hi;\n\n   wire \t     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);\n\n   reg \t\t     trap_r;\n   reg \t\t     trap_2r;\n"], ["serv/rtl/serv_mpram.v@68:78", "   assign waddr[2:0] = wcnt_hi;\n\n   wire \t     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);\n\n   reg \t\t     trap_r;\n   reg \t\t     trap_2r;\n   reg \t\t     trap_3r;\n\n   always @(posedge i_clk) begin\n      trap_r <= i_trap;\n      trap_2r <= trap_r;\n"], ["serv/rtl/serv_mpram.v@69:79", "\n   wire \t     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);\n\n   reg \t\t     trap_r;\n   reg \t\t     trap_2r;\n   reg \t\t     trap_3r;\n\n   always @(posedge i_clk) begin\n      trap_r <= i_trap;\n      trap_2r <= trap_r;\n      trap_3r <= trap_2r;\n"], ["serv/rtl/serv_mpram.v@65:75", "//   assign waddr[7:5] = (wcnt_lo[1] | i_trap) ? 3'b000 : rd_waddr[4:2];\n//   assign waddr[4:3] = wcnt_lo[0] ? (i_trap ? CSR_MTVAL : rd_waddr[1:0]) :\n//\t\t                    (i_trap ? CSR_MEPC  : i_csr_addr);\n   assign waddr[2:0] = wcnt_hi;\n\n   wire \t     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);\n\n   reg \t\t     trap_r;\n   reg \t\t     trap_2r;\n   reg \t\t     trap_3r;\n\n"]], "Diff Content": {"Delete": [[72, "   reg \t\t     trap_r;\n"]], "Add": []}}