// Seed: 4033442653
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_6 = 32'd32
) (
    output tri1 _id_0
    , id_18,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    input wand id_4[-1 : 1],
    output wire id_5,
    output tri0 _id_6,
    output wire id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output uwire id_11,
    output tri1 id_12[id_6 : id_0],
    output logic id_13,
    input supply1 id_14,
    input uwire id_15,
    input wor id_16
);
  always if (1) id_13 <= 1;
  assign id_10 = {-1} !=? -1;
  assign id_11 = id_16;
  module_0 modCall_1 ();
endmodule
