vhdl xil_defaultlib  \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_0/sim/Lab7_2_microblaze_0_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_dlmb_v10_0/sim/Lab7_2_dlmb_v10_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_ilmb_v10_0/sim/Lab7_2_ilmb_v10_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_dlmb_bram_if_cntlr_0/sim/Lab7_2_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_ilmb_bram_if_cntlr_0/sim/Lab7_2_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/sim/Lab7_2_microblaze_0_axi_intc_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_mdm_1_0/sim/Lab7_2_mdm_1_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/sim/Lab7_2_rst_clk_wiz_1_100M_0.vhd" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/sim/Lab7_2_axi_uartlite_0_0.vhd" \

nosort
