// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday December 03, 2019 - 11:07:44 pm, from:
//
//     Map file     - /home/jiwon/project/team2/team2_v_003_one_MB/team2_v_003_one_MB.srcs/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/jiwon/project/team2/team2_v_003_one_MB/team2_v_003_one_MB.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_processing_system7_0.design_1_i_blk_mem_gen_0_8K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
