6
REF_CLK
UART_CLK
TX_CLK
RST
RX_IN
TX_OUT
1
../cons/constraints.sgdc
1
135
6
0
-1
1
11 0
0 6
0
1
-1
2
11 0
0 7
11 0
0 10
0
2
-1
3
8 0
0 10
8 0
0 14
8 0
0 15
0
3
-1
1
11 0
0 11
0
4
-1
1
11 0
0 14
0
5
-1
1
11 0
0 15
0
