# pipelined processor with cache

Based on mips architecture, we construct processor pipelined with cache.
