VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN IndirectVMM ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 8000000.0 8000000.0 ) ;

TRACKS X 7 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 5714 STEP 1400 LAYER METAL1 ;

COMPONENTS 452 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 0 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 0 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 0 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 0 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 0 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 22000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 22000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 22000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 22000 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 22000 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 44000 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 44000 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 44000 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 44000 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 44000 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 66000 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 66000 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 66000 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 66000 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 66000 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 88000 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 88000 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 88000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 88000 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 88000 ) N ;
- I_0_25 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 110000 ) N ;
- I_0_26 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 20120 110000 ) N ;
- I_0_27 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 110000 ) N ;
- I_0_28 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 110000 ) N ;
- I_0_29 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 110000 ) N ;
- I_0_30 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 132000 ) N ;
- I_0_31 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 132000 ) N ;
- I_0_32 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 132000 ) N ;
- I_0_33 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 132000 ) N ;
- I_0_34 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 132000 ) N ;
- I_0_35 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 154000 ) N ;
- I_0_36 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 154000 ) N ;
- I_0_37 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 154000 ) N ;
- I_0_38 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 154000 ) N ;
- I_0_39 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 154000 ) N ;
- I_0_40 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 176000 ) N ;
- I_0_41 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 176000 ) N ;
- I_0_42 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 176000 ) N ;
- I_0_43 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 176000 ) N ;
- I_0_44 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 176000 ) N ;
- I_0_45 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 198000 ) N ;
- I_0_46 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 20120 198000 ) N ;
- I_0_47 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 198000 ) N ;
- I_0_48 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 198000 ) N ;
- I_0_49 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 198000 ) N ;
- I_0_50 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 220000 ) N ;
- I_0_51 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 220000 ) N ;
- I_0_52 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 220000 ) N ;
- I_0_53 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 220000 ) N ;
- I_0_54 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 220000 ) N ;
- I_0_55 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 242000 ) N ;
- I_0_56 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 242000 ) N ;
- I_0_57 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 242000 ) N ;
- I_0_58 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 242000 ) N ;
- I_0_59 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 242000 ) N ;
- I_0_60 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 264000 ) N ;
- I_0_61 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 264000 ) N ;
- I_0_62 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 264000 ) N ;
- I_0_63 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 264000 ) N ;
- I_0_64 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 264000 ) N ;
- I_0_65 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 286000 ) N ;
- I_0_66 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 20120 286000 ) N ;
- I_0_67 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 286000 ) N ;
- I_0_68 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 286000 ) N ;
- I_0_69 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 286000 ) N ;
- I_0_70 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 308000 ) N ;
- I_0_71 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 308000 ) N ;
- I_0_72 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 308000 ) N ;
- I_0_73 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 308000 ) N ;
- I_0_74 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 308000 ) N ;
- I_0_75 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 330000 ) N ;
- I_0_76 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 330000 ) N ;
- I_0_77 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 330000 ) N ;
- I_0_78 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 330000 ) N ;
- I_0_79 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 330000 ) N ;
- I_0_80 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 352000 ) N ;
- I_0_81 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 352000 ) N ;
- I_0_82 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 352000 ) N ;
- I_0_83 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 352000 ) N ;
- I_0_84 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 352000 ) N ;
- I_0_85 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 374000 ) N ;
- I_0_86 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 374000 ) N ;
- I_0_87 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 374000 ) N ;
- I_0_88 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 374000 ) N ;
- I_0_89 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 374000 ) N ;
- I_0_90 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 396000 ) N ;
- I_0_91 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 396000 ) N ;
- I_0_92 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 396000 ) N ;
- I_0_93 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 396000 ) N ;
- I_0_94 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 396000 ) N ;
- I_0_95 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 418000 ) N ;
- I_0_96 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 418000 ) N ;
- I_0_97 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 418000 ) N ;
- I_0_98 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 418000 ) N ;
- I_0_99 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 418000 ) N ;
- I_0_100 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 440000 ) N ;
- I_0_101 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 440000 ) N ;
- I_0_102 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 440000 ) N ;
- I_0_103 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 440000 ) N ;
- I_0_104 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 440000 ) N ;
- I_0_105 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 462000 ) N ;
- I_0_106 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 20120 462000 ) N ;
- I_0_107 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 462000 ) N ;
- I_0_108 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 462000 ) N ;
- I_0_109 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 462000 ) N ;
- I_0_110 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 484000 ) N ;
- I_0_111 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 484000 ) N ;
- I_0_112 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 484000 ) N ;
- I_0_113 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 484000 ) N ;
- I_0_114 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 484000 ) N ;
- I_0_115 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 506000 ) N ;
- I_0_116 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 506000 ) N ;
- I_0_117 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 506000 ) N ;
- I_0_118 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 506000 ) N ;
- I_0_119 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 506000 ) N ;
- I_0_120 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 528000 ) N ;
- I_0_121 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 528000 ) N ;
- I_0_122 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 528000 ) N ;
- I_0_123 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 528000 ) N ;
- I_0_124 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 528000 ) N ;
- I_0_125 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 550000 ) N ;
- I_0_126 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 20120 550000 ) N ;
- I_0_127 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 550000 ) N ;
- I_0_128 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 550000 ) N ;
- I_0_129 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 550000 ) N ;
- I_0_130 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 572000 ) N ;
- I_0_131 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 572000 ) N ;
- I_0_132 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 572000 ) N ;
- I_0_133 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 572000 ) N ;
- I_0_134 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 572000 ) N ;
- I_0_135 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 594000 ) N ;
- I_0_136 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 594000 ) N ;
- I_0_137 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 594000 ) N ;
- I_0_138 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 594000 ) N ;
- I_0_139 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 594000 ) N ;
- I_0_140 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 616000 ) N ;
- I_0_141 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 616000 ) N ;
- I_0_142 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 616000 ) N ;
- I_0_143 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 616000 ) N ;
- I_0_144 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 616000 ) N ;
- I_0_145 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 638000 ) N ;
- I_0_146 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 20120 638000 ) N ;
- I_0_147 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 638000 ) N ;
- I_0_148 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 638000 ) N ;
- I_0_149 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 638000 ) N ;
- I_0_150 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 660000 ) N ;
- I_0_151 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 660000 ) N ;
- I_0_152 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 660000 ) N ;
- I_0_153 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 660000 ) N ;
- I_0_154 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 660000 ) N ;
- I_0_155 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 682000 ) N ;
- I_0_156 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 682000 ) N ;
- I_0_157 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 682000 ) N ;
- I_0_158 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 682000 ) N ;
- I_0_159 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 682000 ) N ;
- I_0_160 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 704000 ) N ;
- I_0_161 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 704000 ) N ;
- I_0_162 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 704000 ) N ;
- I_0_163 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 704000 ) N ;
- I_0_164 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 704000 ) N ;
- I_0_165 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 726000 ) N ;
- I_0_166 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 726000 ) N ;
- I_0_167 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 726000 ) N ;
- I_0_168 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 726000 ) N ;
- I_0_169 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 726000 ) N ;
- I_0_170 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 748000 ) N ;
- I_0_171 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 748000 ) N ;
- I_0_172 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 748000 ) N ;
- I_0_173 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 748000 ) N ;
- I_0_174 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 748000 ) N ;
- I_0_175 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 770000 ) N ;
- I_0_176 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 770000 ) N ;
- I_0_177 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 770000 ) N ;
- I_0_178 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 770000 ) N ;
- I_0_179 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 770000 ) N ;
- I_0_180 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 792000 ) N ;
- I_0_181 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 792000 ) N ;
- I_0_182 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 792000 ) N ;
- I_0_183 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 792000 ) N ;
- I_0_184 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 792000 ) N ;
- I_0_185 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 814000 ) N ;
- I_0_186 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 20120 814000 ) N ;
- I_0_187 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 814000 ) N ;
- I_0_188 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 814000 ) N ;
- I_0_189 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 814000 ) N ;
- I_0_190 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 836000 ) N ;
- I_0_191 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 836000 ) N ;
- I_0_192 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 836000 ) N ;
- I_0_193 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 836000 ) N ;
- I_0_194 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 836000 ) N ;
- I_0_195 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 858000 ) N ;
- I_0_196 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 858000 ) N ;
- I_0_197 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 858000 ) N ;
- I_0_198 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 858000 ) N ;
- I_0_199 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 858000 ) N ;
- I_0_200 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 880000 ) N ;
- I_0_201 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 880000 ) N ;
- I_0_202 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 880000 ) N ;
- I_0_203 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 880000 ) N ;
- I_0_204 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 880000 ) N ;
- I_0_205 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 902000 ) N ;
- I_0_206 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 20120 902000 ) N ;
- I_0_207 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 902000 ) N ;
- I_0_208 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 902000 ) N ;
- I_0_209 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 902000 ) N ;
- I_0_210 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 924000 ) N ;
- I_0_211 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 924000 ) N ;
- I_0_212 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 924000 ) N ;
- I_0_213 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 924000 ) N ;
- I_0_214 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 924000 ) N ;
- I_0_215 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 946000 ) N ;
- I_0_216 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 946000 ) N ;
- I_0_217 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 946000 ) N ;
- I_0_218 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 946000 ) N ;
- I_0_219 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 946000 ) N ;
- I_0_220 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 968000 ) N ;
- I_0_221 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 968000 ) N ;
- I_0_222 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 968000 ) N ;
- I_0_223 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 968000 ) N ;
- I_0_224 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 968000 ) N ;
- I_0_225 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 990000 ) N ;
- I_0_226 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 20120 990000 ) N ;
- I_0_227 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 990000 ) N ;
- I_0_228 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 990000 ) N ;
- I_0_229 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 990000 ) N ;
- I_0_230 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 1012000 ) N ;
- I_0_231 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 1012000 ) N ;
- I_0_232 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 1012000 ) N ;
- I_0_233 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 1012000 ) N ;
- I_0_234 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 1012000 ) N ;
- I_0_235 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 1034000 ) N ;
- I_0_236 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 1034000 ) N ;
- I_0_237 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 1034000 ) N ;
- I_0_238 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 1034000 ) N ;
- I_0_239 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 1034000 ) N ;
- I_0_240 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 1056000 ) N ;
- I_0_241 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 1056000 ) N ;
- I_0_242 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 1056000 ) N ;
- I_0_243 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 1056000 ) N ;
- I_0_244 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 1056000 ) N ;
- I_0_245 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 1078000 ) N ;
- I_0_246 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 1078000 ) N ;
- I_0_247 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 1078000 ) N ;
- I_0_248 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 1078000 ) N ;
- I_0_249 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 1078000 ) N ;
- I_0_250 TSMC350nm_drainSelect01d3 + PLACED ( 72660 0 ) N ;
- I_0_251 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 0 ) N ;
- I_0_252 TSMC350nm_drainSelect01d3 + PLACED ( 72660 22000 ) N ;
- I_0_253 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 22000 ) N ;
- I_0_254 TSMC350nm_drainSelect01d3 + PLACED ( 72660 44000 ) N ;
- I_0_255 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 44000 ) N ;
- I_0_256 TSMC350nm_drainSelect01d3 + PLACED ( 72660 66000 ) N ;
- I_0_257 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 66000 ) N ;
- I_0_258 TSMC350nm_drainSelect01d3 + PLACED ( 72660 88000 ) N ;
- I_0_259 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 88000 ) N ;
- I_0_260 TSMC350nm_drainSelect01d3 + PLACED ( 72660 110000 ) N ;
- I_0_261 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 110000 ) N ;
- I_0_262 TSMC350nm_drainSelect01d3 + PLACED ( 72660 132000 ) N ;
- I_0_263 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 132000 ) N ;
- I_0_264 TSMC350nm_drainSelect01d3 + PLACED ( 72660 154000 ) N ;
- I_0_265 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 154000 ) N ;
- I_0_266 TSMC350nm_drainSelect01d3 + PLACED ( 72660 176000 ) N ;
- I_0_267 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 176000 ) N ;
- I_0_268 TSMC350nm_drainSelect01d3 + PLACED ( 72660 198000 ) N ;
- I_0_269 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 198000 ) N ;
- I_0_270 TSMC350nm_drainSelect01d3 + PLACED ( 72660 220000 ) N ;
- I_0_271 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 220000 ) N ;
- I_0_272 TSMC350nm_drainSelect01d3 + PLACED ( 72660 242000 ) N ;
- I_0_273 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 242000 ) N ;
- I_0_274 TSMC350nm_drainSelect01d3 + PLACED ( 72660 264000 ) N ;
- I_0_275 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 264000 ) N ;
- I_0_276 TSMC350nm_drainSelect01d3 + PLACED ( 72660 286000 ) N ;
- I_0_277 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 286000 ) N ;
- I_0_278 TSMC350nm_drainSelect01d3 + PLACED ( 72660 308000 ) N ;
- I_0_279 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 308000 ) N ;
- I_0_280 TSMC350nm_drainSelect01d3 + PLACED ( 72660 330000 ) N ;
- I_0_281 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 330000 ) N ;
- I_0_282 TSMC350nm_drainSelect01d3 + PLACED ( 72660 352000 ) N ;
- I_0_283 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 352000 ) N ;
- I_0_284 TSMC350nm_drainSelect01d3 + PLACED ( 72660 374000 ) N ;
- I_0_285 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 374000 ) N ;
- I_0_286 TSMC350nm_drainSelect01d3 + PLACED ( 72660 396000 ) N ;
- I_0_287 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 396000 ) N ;
- I_0_288 TSMC350nm_drainSelect01d3 + PLACED ( 72660 418000 ) N ;
- I_0_289 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 418000 ) N ;
- I_0_290 TSMC350nm_drainSelect01d3 + PLACED ( 72660 440000 ) N ;
- I_0_291 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 440000 ) N ;
- I_0_292 TSMC350nm_drainSelect01d3 + PLACED ( 72660 462000 ) N ;
- I_0_293 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 462000 ) N ;
- I_0_294 TSMC350nm_drainSelect01d3 + PLACED ( 72660 484000 ) N ;
- I_0_295 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 484000 ) N ;
- I_0_296 TSMC350nm_drainSelect01d3 + PLACED ( 72660 506000 ) N ;
- I_0_297 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 506000 ) N ;
- I_0_298 TSMC350nm_drainSelect01d3 + PLACED ( 72660 528000 ) N ;
- I_0_299 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 528000 ) N ;
- I_0_300 TSMC350nm_drainSelect01d3 + PLACED ( 72660 550000 ) N ;
- I_0_301 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 550000 ) N ;
- I_0_302 TSMC350nm_drainSelect01d3 + PLACED ( 72660 572000 ) N ;
- I_0_303 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 572000 ) N ;
- I_0_304 TSMC350nm_drainSelect01d3 + PLACED ( 72660 594000 ) N ;
- I_0_305 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 594000 ) N ;
- I_0_306 TSMC350nm_drainSelect01d3 + PLACED ( 72660 616000 ) N ;
- I_0_307 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 616000 ) N ;
- I_0_308 TSMC350nm_drainSelect01d3 + PLACED ( 72660 638000 ) N ;
- I_0_309 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 638000 ) N ;
- I_0_310 TSMC350nm_drainSelect01d3 + PLACED ( 72660 660000 ) N ;
- I_0_311 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 660000 ) N ;
- I_0_312 TSMC350nm_drainSelect01d3 + PLACED ( 72660 682000 ) N ;
- I_0_313 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 682000 ) N ;
- I_0_314 TSMC350nm_drainSelect01d3 + PLACED ( 72660 704000 ) N ;
- I_0_315 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 704000 ) N ;
- I_0_316 TSMC350nm_drainSelect01d3 + PLACED ( 72660 726000 ) N ;
- I_0_317 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 726000 ) N ;
- I_0_318 TSMC350nm_drainSelect01d3 + PLACED ( 72660 748000 ) N ;
- I_0_319 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 748000 ) N ;
- I_0_320 TSMC350nm_drainSelect01d3 + PLACED ( 72660 770000 ) N ;
- I_0_321 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 770000 ) N ;
- I_0_322 TSMC350nm_drainSelect01d3 + PLACED ( 72660 792000 ) N ;
- I_0_323 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 792000 ) N ;
- I_0_324 TSMC350nm_drainSelect01d3 + PLACED ( 72660 814000 ) N ;
- I_0_325 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 814000 ) N ;
- I_0_326 TSMC350nm_drainSelect01d3 + PLACED ( 72660 836000 ) N ;
- I_0_327 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 836000 ) N ;
- I_0_328 TSMC350nm_drainSelect01d3 + PLACED ( 72660 858000 ) N ;
- I_0_329 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 858000 ) N ;
- I_0_330 TSMC350nm_drainSelect01d3 + PLACED ( 72660 880000 ) N ;
- I_0_331 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 880000 ) N ;
- I_0_332 TSMC350nm_drainSelect01d3 + PLACED ( 72660 902000 ) N ;
- I_0_333 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 902000 ) N ;
- I_0_334 TSMC350nm_drainSelect01d3 + PLACED ( 72660 924000 ) N ;
- I_0_335 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 924000 ) N ;
- I_0_336 TSMC350nm_drainSelect01d3 + PLACED ( 72660 946000 ) N ;
- I_0_337 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 946000 ) N ;
- I_0_338 TSMC350nm_drainSelect01d3 + PLACED ( 72660 968000 ) N ;
- I_0_339 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 968000 ) N ;
- I_0_340 TSMC350nm_drainSelect01d3 + PLACED ( 72660 990000 ) N ;
- I_0_341 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 990000 ) N ;
- I_0_342 TSMC350nm_drainSelect01d3 + PLACED ( 72660 1012000 ) N ;
- I_0_343 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 1012000 ) N ;
- I_0_344 TSMC350nm_drainSelect01d3 + PLACED ( 72660 1034000 ) N ;
- I_0_345 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 1034000 ) N ;
- I_0_346 TSMC350nm_drainSelect01d3 + PLACED ( 72660 1056000 ) N ;
- I_0_347 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 1056000 ) N ;
- I_0_348 TSMC350nm_drainSelect01d3 + PLACED ( 72660 1078000 ) N ;
- I_0_349 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 1078000 ) N ;
- I_0_351_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 1078000 ) N ;
- I_0_351_1_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 1056000 ) N ;
- I_0_351_2_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 1034000 ) N ;
- I_0_351_3_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 1012000 ) N ;
- I_0_351_4_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 990000 ) N ;
- I_0_351_5_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 968000 ) N ;
- I_0_351_6_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 946000 ) N ;
- I_0_351_7_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 924000 ) N ;
- I_0_351_8_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 902000 ) N ;
- I_0_351_9_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 880000 ) N ;
- I_0_351_10_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 858000 ) N ;
- I_0_351_11_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 836000 ) N ;
- I_0_351_12_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 814000 ) N ;
- I_0_351_13_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 792000 ) N ;
- I_0_351_14_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 770000 ) N ;
- I_0_351_15_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 748000 ) N ;
- I_0_351_16_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 726000 ) N ;
- I_0_351_17_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 704000 ) N ;
- I_0_351_18_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 682000 ) N ;
- I_0_351_19_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 660000 ) N ;
- I_0_351_20_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 638000 ) N ;
- I_0_351_21_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 616000 ) N ;
- I_0_351_22_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 594000 ) N ;
- I_0_351_23_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 572000 ) N ;
- I_0_351_24_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 550000 ) N ;
- I_0_351_25_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 528000 ) N ;
- I_0_351_26_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 506000 ) N ;
- I_0_351_27_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 484000 ) N ;
- I_0_351_28_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 462000 ) N ;
- I_0_351_29_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 440000 ) N ;
- I_0_351_30_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 418000 ) N ;
- I_0_351_31_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 396000 ) N ;
- I_0_351_32_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 374000 ) N ;
- I_0_351_33_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 352000 ) N ;
- I_0_351_34_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 330000 ) N ;
- I_0_351_35_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 308000 ) N ;
- I_0_351_36_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 286000 ) N ;
- I_0_351_37_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 264000 ) N ;
- I_0_351_38_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 242000 ) N ;
- I_0_351_39_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 220000 ) N ;
- I_0_351_40_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 198000 ) N ;
- I_0_351_41_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 176000 ) N ;
- I_0_351_42_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 154000 ) N ;
- I_0_351_43_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 132000 ) N ;
- I_0_351_44_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 110000 ) N ;
- I_0_351_45_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 88000 ) N ;
- I_0_351_46_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 66000 ) N ;
- I_0_351_47_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 44000 ) N ;
- I_0_351_48_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 22000 ) N ;
- I_0_351_49_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 0 ) N ;
- I_0_352 TSMC350nm_IndirectSwitches + PLACED ( 99630 1100000 ) N ;
- I_1_0_0_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 1078000 ) N ;
- I_1_0_1_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 1056000 ) N ;
- I_1_0_2_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 1034000 ) N ;
- I_1_0_3_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 1012000 ) N ;
- I_1_0_4_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 990000 ) N ;
- I_1_0_5_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 968000 ) N ;
- I_1_0_6_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 946000 ) N ;
- I_1_0_7_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 924000 ) N ;
- I_1_0_8_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 902000 ) N ;
- I_1_0_9_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 880000 ) N ;
- I_1_0_10_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 858000 ) N ;
- I_1_0_11_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 836000 ) N ;
- I_1_0_12_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 814000 ) N ;
- I_1_0_13_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 792000 ) N ;
- I_1_0_14_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 770000 ) N ;
- I_1_0_15_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 748000 ) N ;
- I_1_0_16_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 726000 ) N ;
- I_1_0_17_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 704000 ) N ;
- I_1_0_18_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 682000 ) N ;
- I_1_0_19_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 660000 ) N ;
- I_1_0_20_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 638000 ) N ;
- I_1_0_21_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 616000 ) N ;
- I_1_0_22_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 594000 ) N ;
- I_1_0_23_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 572000 ) N ;
- I_1_0_24_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 550000 ) N ;
- I_1_0_25_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 528000 ) N ;
- I_1_0_26_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 506000 ) N ;
- I_1_0_27_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 484000 ) N ;
- I_1_0_28_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 462000 ) N ;
- I_1_0_29_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 440000 ) N ;
- I_1_0_30_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 418000 ) N ;
- I_1_0_31_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 396000 ) N ;
- I_1_0_32_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 374000 ) N ;
- I_1_0_33_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 352000 ) N ;
- I_1_0_34_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 330000 ) N ;
- I_1_0_35_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 308000 ) N ;
- I_1_0_36_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 286000 ) N ;
- I_1_0_37_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 264000 ) N ;
- I_1_0_38_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 242000 ) N ;
- I_1_0_39_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 220000 ) N ;
- I_1_0_40_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 198000 ) N ;
- I_1_0_41_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 176000 ) N ;
- I_1_0_42_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 154000 ) N ;
- I_1_0_43_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 132000 ) N ;
- I_1_0_44_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 110000 ) N ;
- I_1_0_45_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 88000 ) N ;
- I_1_0_46_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 66000 ) N ;
- I_1_0_47_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 44000 ) N ;
- I_1_0_48_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 22000 ) N ;
- I_1_0_49_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 0 ) N ;
- I_2_0 TSMC350nm_Termination_bot + PLACED ( 162500 1100750 ) N ;
END COMPONENTS

