{"vcs1":{"timestamp_begin":1739432859.925346458, "rt":0.27, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739432860.273177993, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739432860.584976883, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739432859.700486158}
{"VCS_COMP_START_TIME": 1739432859.700486158}
{"VCS_COMP_END_TIME": 1739432860.802624259}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150356}}
