INFO: [VRFC 10-163] Analyzing VHDL file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
