<module name="WUGEN_MPU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WKG_CONTROL_0" acronym="WKG_CONTROL_0" offset="0x0" width="32" description="Wake-up generator status register for MPU_C0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOMAINRESET" width="1" begin="15" end="15" resetval="0" description="MPU always-on power domain (PD_MPUAON) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur" range="" rwaccess="R"/>
    <bitfield id="MPU_WARM_RESET" width="1" begin="14" end="14" resetval="0" description="This bit is set when the MPU_WARM_RESET signal is asserted. 0x0: MPU_WARM_RESET reset signal has not been asserted 0x1: MPU_WARM_RESET reset request has been asserted" range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="MPU_COLD_RESET" width="1" begin="13" end="13" resetval="0" description="This bit is set when the MPU_COLD_RESET signal is asserted. 0x0: MPU_COLD_RESET reset signal has not been asserted 0x1: MPU_COLD_RESET reset request has been asserted" range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENTO" width="1" begin="10" end="10" resetval="0" description="EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected" range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="STANDBYWFE" width="1" begin="9" end="9" resetval="0" description="This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered" range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="STANDBYWFI" width="1" begin="8" end="8" resetval="0" description="This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered" range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_A_0" acronym="WKG_ENB_A_0" offset="0x10" width="32" description="This register enables the interrupts (for MPU_C0) from MPU_IRQ_0 to MPU_IRQ_31. Write 0x0:Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR31" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR30" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR29" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR28" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR27" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR26" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR25" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR24" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR23" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR22" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR21" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR20" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR19" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR18" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR17" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR16" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_B_0" acronym="WKG_ENB_B_0" offset="0x14" width="32" description="This register enables the interrupts (for MPU_C0) from MPU_IRQ_32 to MPU_IRQ_63. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR63" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR62" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR61" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR60" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR59" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR58" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR57" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR56" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR55" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR54" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR53" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR52" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR51" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR50" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR49" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR48" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR47" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR46" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR45" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR44" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR43" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR42" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR41" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR40" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR39" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR38" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR37" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR36" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR35" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR34" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR33" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR32" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_C_0" acronym="WKG_ENB_C_0" offset="0x18" width="32" description="This register enables the interrupts (for MPU_C0) from MPU_IRQ_64 to MPU_IRQ_95. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR95" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR94" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR93" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR92" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR91" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR90" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR89" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR88" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR87" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR86" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR85" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR84" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR83" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR82" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR81" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR80" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR79" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR78" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR77" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR76" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR75" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR74" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR73" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR72" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR71" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR70" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR69" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR68" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR67" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR66" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR65" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR64" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_D_0" acronym="WKG_ENB_D_0" offset="0x1C" width="32" description="This register enables the interrupts (for MPU_C0) from MPU_IRQ_96 to MPU_IRQ_127. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR127" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR126" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR125" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR124" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR123" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR122" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR121" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR120" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR119" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR118" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR117" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR116" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR115" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR114" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR113" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR112" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR111" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR110" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR109" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR108" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR107" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR106" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR105" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR104" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR103" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR102" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR101" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR100" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR99" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR98" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR97" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR96" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_E_0" acronym="WKG_ENB_E_0" offset="0x20" width="32" description="This register enables the interrupts (for MPU_C0) from MPU_IRQ_128 to MPU_IRQ_159. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR159" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR158" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR157" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR156" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR155" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR154" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR153" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR152" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR151" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR150" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR149" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR148" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR147" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR146" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR145" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR144" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR143" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR142" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR141" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR140" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR139" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR138" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR137" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR136" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR135" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR134" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR133" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR132" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR131" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR130" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR129" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR128" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_CONTROL_1" acronym="WKG_CONTROL_1" offset="0x400" width="32" description="Wake-up generator status register for MPU_C1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOMAINRESET" width="1" begin="15" end="15" resetval="0" description="MPU always-on power domain (PD_MPUAON) reset status bit. It shows if the reset occurred previously. 0x0: No reset occurred. 0x1: Reset occurred." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="MPU_WARM_RESET" width="1" begin="14" end="14" resetval="0" description="This bit is set when the MPU_WARM_RESET signal is asserted. 0x0: MPU_WARM_RESET reset signal has not been asserted. 0x1: MPU_WARM_RESET reset request has been asserted." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="MPU_COLD_RESET" width="1" begin="13" end="13" resetval="0" description="This bit is set when the MPU_COLD_RESET signal is asserted. 0x0: MPU_COLD_RESET reset signal has not been asserted. 0x1: MPU_COLD_RESET reset request has been asserted." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENTO" width="1" begin="10" end="10" resetval="0" description="EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected. 0x1: Rising edge of EVENTO is detected." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="STANDBYWFE" width="1" begin="9" end="9" resetval="0" description="This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered. 0x1: WFE mode has been entered." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="STANDBYWFI" width="1" begin="8" end="8" resetval="0" description="This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered. 0x1: WFI mode has been entered." range="" rwaccess="RW (WCtoClr)"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_A_1" acronym="WKG_ENB_A_1" offset="0x410" width="32" description="This register enables the interrupts (for MPU_C1) from MPU_IRQ_0 to MPU_IRQ_31. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR31" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR30" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR29" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR28" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR27" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR26" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR25" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR24" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR23" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR22" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR21" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR20" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR19" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR18" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR17" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR16" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_B_1" acronym="WKG_ENB_B_1" offset="0x414" width="32" description="This register enables the interrupts (for MPU_C1) from MPU_IRQ_32 to MPU_IRQ_63. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR63" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR62" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR61" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR60" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR59" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR58" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR57" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR56" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR55" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR54" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR53" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR52" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR51" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR50" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR49" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR48" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR47" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR46" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR45" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR44" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR43" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR42" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR41" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR40" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR39" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR38" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR37" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR36" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR35" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR34" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR33" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR32" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_C_1" acronym="WKG_ENB_C_1" offset="0x418" width="32" description="This register enables the interrupts (for MPU_C1) from MPU_IRQ_64 to MPU_IRQ_95. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR95" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR94" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR93" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR92" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR91" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR90" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR89" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR88" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR87" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR86" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR85" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR84" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR83" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR82" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR81" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR80" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR79" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR78" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR77" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR76" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR75" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR74" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR73" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR72" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR71" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR70" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR69" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR68" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR67" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR66" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR65" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR64" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_D_1" acronym="WKG_ENB_D_1" offset="0x41C" width="32" description="This register enables the interrupts (for MPU_C1) from MPU_IRQ_96 to MPU_IRQ_127. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR127" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR126" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR125" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR124" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR123" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR122" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR121" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR120" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR119" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR118" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR117" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR116" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR115" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR114" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR113" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR112" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR111" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR110" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR109" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR108" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR107" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR106" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR105" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR104" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR103" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR102" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR101" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR100" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR99" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR98" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR97" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR96" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_E_1" acronym="WKG_ENB_E_1" offset="0x420" width="32" description="This register enables the interrupts (for MPU_C1) from MPU_IRQ_128 to MPU_IRQ_159. Write 0x0: Disable interrupt. Write 0x1: Enable interrupt.">
    <bitfield id="WKG_ENB_FOR_INTR159" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR158" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR157" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR156" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR155" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR154" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR153" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR152" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR151" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR150" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR149" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR148" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR147" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR146" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR145" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR144" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR143" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR142" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR141" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR140" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR139" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR138" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR137" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR136" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR135" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR134" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR133" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR132" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR131" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR130" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR129" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR128" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="AUX_CORE_BOOT_0" acronym="AUX_CORE_BOOT_0" offset="0x800" width="32" description="This register is used by the ROM code and OS during SMP boot. It is intended to store the execution start address of MPU_C1. When needed, the SMP OS (executing on the MPU_C0) wakes up MPU_C1 by executing a SEV command. MPU_C0 needs to communicate some start-up information (for example, the starting address) to MPU_C1.">
    <bitfield id="AUX_CORE_BOOT_0" width="32" begin="31" end="0" resetval="0x00000000" description="SMP boot register" range="" rwaccess="RW"/>
  </register>
  <register id="AUX_CORE_BOOT_1" acronym="AUX_CORE_BOOT_1" offset="0x804" width="32" description="This register is used by the ROM code and OS during SMP boot. It is used to indicate boot status to either MPU core. When MPU_C1 receives an event (caused by the SEV command), it continues execution in the ROM, which set up the code to branch to the address signaled by MPU_C0.">
    <bitfield id="AUX_CORE_BOOT_1" width="32" begin="31" end="0" resetval="0x00000000" description="SMP boot register" range="" rwaccess="RW"/>
  </register>
  <register id="STM_HWEVENTS_INV" acronym="STM_HWEVENTS_INV" offset="0x808" width="32" description="Gives programmable control of inverting or not inverting MPUHWDBGOUT[31:0] going to HWEVENTS[31:0] input of CS_STM">
    <bitfield id="STM_HWEVENT_INV_31" width="1" begin="31" end="31" resetval="0" description="Polarity inversion control for MPUHWDBGOUT31 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_30" width="1" begin="30" end="30" resetval="0" description="Polarity inversion control for MPUHWDBGOUT30 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_29" width="1" begin="29" end="29" resetval="0" description="Polarity inversion control for MPUHWDBGOUT29 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_28" width="1" begin="28" end="28" resetval="0" description="Polarity inversion control for MPUHWDBGOUT28 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_27" width="1" begin="27" end="27" resetval="0" description="Polarity inversion control for MPUHWDBGOUT27 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_26" width="1" begin="26" end="26" resetval="0" description="Polarity inversion control for MPUHWDBGOUT26 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_25" width="1" begin="25" end="25" resetval="0" description="Polarity inversion control for MPUHWDBGOUT25 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_24" width="1" begin="24" end="24" resetval="0" description="Polarity inversion control for MPUHWDBGOUT24 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_23" width="1" begin="23" end="23" resetval="0" description="Polarity inversion control for MPUHWDBGOUT23 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_22" width="1" begin="22" end="22" resetval="0" description="Polarity inversion control for MPUHWDBGOUT22 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_21" width="1" begin="21" end="21" resetval="0" description="Polarity inversion control for MPUHWDBGOUT21 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_20" width="1" begin="20" end="20" resetval="0" description="Polarity inversion control for MPUHWDBGOUT20 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_19" width="1" begin="19" end="19" resetval="0" description="Polarity inversion control for MPUHWDBGOUT19 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_18" width="1" begin="18" end="18" resetval="0" description="Polarity inversion control for MPUHWDBGOUT18 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_17" width="1" begin="17" end="17" resetval="0" description="Polarity inversion control for MPUHWDBGOUT17 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_16" width="1" begin="16" end="16" resetval="0" description="Polarity inversion control for MPUHWDBGOUT16 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_15" width="1" begin="15" end="15" resetval="0" description="Polarity inversion control for MPUHWDBGOUT15 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_14" width="1" begin="14" end="14" resetval="0" description="Polarity inversion control for MPUHWDBGOUT14 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_13" width="1" begin="13" end="13" resetval="0" description="Polarity inversion control for MPUHWDBGOUT13 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_12" width="1" begin="12" end="12" resetval="0" description="Polarity inversion control for MPUHWDBGOUT12 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_11" width="1" begin="11" end="11" resetval="0" description="Polarity inversion control for MPUHWDBGOUT11 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_10" width="1" begin="10" end="10" resetval="0" description="Polarity inversion control for MPUHWDBGOUT10 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_9" width="1" begin="9" end="9" resetval="0" description="Polarity inversion control for MPUHWDBGOUT9 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_8" width="1" begin="8" end="8" resetval="0" description="Polarity inversion control for MPUHWDBGOUT8 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_7" width="1" begin="7" end="7" resetval="0" description="Polarity inversion control for MPUHWDBGOUT7 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_6" width="1" begin="6" end="6" resetval="0" description="Polarity inversion control for MPUHWDBGOUT6 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_5" width="1" begin="5" end="5" resetval="0" description="Polarity inversion control for MPUHWDBGOUT5 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_4" width="1" begin="4" end="4" resetval="0" description="Polarity inversion control for MPUHWDBGOUT4 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_3" width="1" begin="3" end="3" resetval="0" description="Polarity inversion control for MPUHWDBGOUT3 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_2" width="1" begin="2" end="2" resetval="0" description="Polarity inversion control for MPUHWDBGOUT2 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_1" width="1" begin="1" end="1" resetval="0" description="Polarity inversion control for MPUHWDBGOUT1 signal." range="" rwaccess="RW"/>
    <bitfield id="STM_HWEVENT_INV_0" width="1" begin="0" end="0" resetval="0" description="Polarity inversion control for MPUHWDBGOUT0 signal." range="" rwaccess="RW"/>
  </register>
  <register id="AMBA_IF_MODE" acronym="AMBA_IF_MODE" offset="0x80C" width="32" description="This register controls the MPU core interface tie-off values for BI, BO, BCM and SBD. This register is located in MPU always-on domain and is reset by MPUAON_RST.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="Reserved. Ignored on write and zero on read." range="" rwaccess="R"/>
    <bitfield id="ES2_PM_MODE" width="1" begin="5" end="5" resetval="0" description="Enables ES2 PM Mode. 0x0: ES1 behavior, MPU cores would enter and exit OFF mode together. 0x1: ES2 behavior, MPU cores are allowed to enter/exit OFF mode independently." range="" rwaccess="RW"/>
    <bitfield id="APB_FENCE_EN" width="1" begin="4" end="4" resetval="1" description="Enables APB fencing logic." range="" rwaccess="RW"/>
    <bitfield id="BI" width="1" begin="3" end="3" resetval="0" description="BROADCASTINNER input of MPU core." range="" rwaccess="RW"/>
    <bitfield id="BO" width="1" begin="2" end="2" resetval="0" description="BROADCASTOUTER input of MPU core." range="" rwaccess="RW"/>
    <bitfield id="BCM" width="1" begin="1" end="1" resetval="0" description="BROADCASTMAINTENANCE input of MPU core." range="" rwaccess="RW"/>
    <bitfield id="SBD" width="1" begin="0" end="0" resetval="1" description="SYSBARDISABLE input of MPU core." range="" rwaccess="RW"/>
  </register>
  <register id="TIMESTAMPCYCLELO" acronym="TIMESTAMPCYCLELO" offset="0xC08" width="32" description="Lower 32 bits of the 48-bit timestamp counter value">
    <bitfield id="COUNTER_31_0" width="32" begin="31" end="0" resetval="0x000 0000" description="Lower 32 bits of the 48-bit timestamp counter value." range="" rwaccess="R"/>
  </register>
  <register id="TIMESTAMPCYCLEHI" acronym="TIMESTAMPCYCLEHI" offset="0xC0C" width="32" description="Higher 16 bits of the 48-bit timestamp counter value">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved. Ignored on write and zero on read." range="" rwaccess="R"/>
    <bitfield id="COUNTER_47_32" width="16" begin="15" end="0" resetval="0x0000" description="Higher 16 bits of the timestamp counter value." range="" rwaccess="R"/>
  </register>
</module>
