#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Thu Nov  4 11:00:17 2021
# Process ID: 11265
# Current directory: /home/ko/Desktop/elec3342/mcdecoder
# Command line: vivado /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
# Log file: /home/ko/Desktop/elec3342/mcdecoder/vivado.log
# Journal file: /home/ko/Desktop/elec3342/mcdecoder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 7498.816 ; gain = 74.203 ; free physical = 3780 ; free virtual = 26283
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Testbench_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 7649.156 ; gain = 60.832 ; free physical = 3112 ; free virtual = 25604
update_compile_order -fileset sources_1
run all
Note: output ASCII code (decimal) = 65
Time: 1925 us  Iteration: 1  Process: /Testbench/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/new/tb_mcdecoder.vhd
Note: output ASCII code (decimal) = 84
Time: 3825 us  Iteration: 1  Process: /Testbench/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/new/tb_mcdecoder.vhd
Note: output ASCII code (decimal) = 32
Time: 3875 us  Iteration: 1  Process: /Testbench/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/new/tb_mcdecoder.vhd
Note: output ASCII code (decimal) = 77
Time: 6675 us  Iteration: 1  Process: /Testbench/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/new/tb_mcdecoder.vhd
$finish called at time : 10 ms : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/new/tb_mcdecoder.vhd" Line 158
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 11:01:45 2021...
