<dec f='codebrowser/include/hw/pci/pcie.h' l='106' type='void pcie_cap_slot_reset(PCIDevice * dev)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='48' u='c' c='rp_reset'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='54' u='c' c='xio3130_downstream_reset'/>
<def f='codebrowser/hw/pci/pcie.c' l='449' ll='495' type='void pcie_cap_slot_reset(PCIDevice * dev)'/>
