Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Nov 29 14:24:12 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ri5cy_axi_wrapper_0_0'

1. Summary
----------

SUCCESS in the update of design_1_ri5cy_axi_wrapper_0_0 (xilinx.com:user:ri5cy_axi_wrapper:1.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Nov 29 13:37:17 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_ri5cy_axi_wrapper_0_3'

1. Summary
----------

SUCCESS in the update of ri5cy_ai_platform_ri5cy_axi_wrapper_0_3 (xilinx.com:user:ri5cy_axi_wrapper:1.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_ri5cy_axi_wrapper_0_3'

1. Summary
----------

SUCCESS in the update of ri5cy_ai_platform_ri5cy_axi_wrapper_0_3 (xilinx.com:user:ri5cy_axi_wrapper:1.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the update of ri5cy_ai_platform_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 17)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_clk_wiz_0_1'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_clk_wiz_0_1 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_blk_mem_gen_1_0'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_blk_mem_gen_1_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_axi_uartlite_0_1'

1. Summary
----------

SUCCESS in the update of ri5cy_ai_platform_axi_uartlite_0_1 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 39)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_axi_smc_1_0'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_axi_smc_1_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
ri5cy_ai_platform_axi_smc_1_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_axi_smc_1'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_axi_smc_1 (xilinx.com:ip:smartconnect:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
ri5cy_ai_platform_axi_smc_1 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:11 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_axi_gpio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of ri5cy_ai_platform_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 37)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'leds_8bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'leds_8bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'ri5cy_ai_platform_axi_gpio_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name ri5cy_ai_platform_axi_gpio_0_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {32} \
  CONFIG.C_GPIO_WIDTH {8} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {ri5cy_ai_platform_axi_gpio_0_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips ri5cy_ai_platform_axi_gpio_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Nov 25 10:19:08 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Tue Nov 18 08:48:53 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_ri5cy_axi_wrapper_0_1'

1. Summary
----------

SUCCESS in the update of ri5cy_ai_platform_ri5cy_axi_wrapper_0_1 (xilinx.com:user:ri5cy_axi_wrapper:1.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 15 16:45:07 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ri5cy_ai_platform_ri5cy_axi_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of ri5cy_ai_platform_ri5cy_axi_wrapper_0_0 (xilinx.com:user:ri5cy_axi_wrapper:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 15 16:45:06 2025
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ri5cy_axi_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ri5cy_axi_wrapper_0_0 (xilinx.com:user:ri5cy_axi_wrapper:1.0) from (Rev. 2) to (Rev. 3)

