

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Sat Oct  4 21:45:11 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_out  |    86912|    86912|      1358|          -|          -|    64|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 13 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_str_idx_loc = alloca i64 1"   --->   Operation 14 'alloca' 'b_str_idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_row, i64 %M_0"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln30 = store i8 1, i8 %b_idx" [nw.c:30]   --->   Operation 16 'store' 'store_ln30' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_row, i64 %M_0"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_col, i64 %M_0, i64 %M_1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQA_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQA_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQB"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedA"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedB"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ptr"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_col, i64 %M_0, i64 %M_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln30 = br void %fill_in" [nw.c:30]   --->   Operation 37 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%b_idx_4 = load i8 %b_idx"   --->   Operation 38 'load' 'b_idx_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ult  i8 %b_idx_4, i8 129" [nw.c:30]   --->   Operation 39 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %while.cond.preheader, void %fill_in.split" [nw.c:30]   --->   Operation 41 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i8 %b_idx_4" [nw.c:30]   --->   Operation 42 'trunc' 'trunc_ln30_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.18ns)   --->   "%p_cast8 = add i6 %trunc_ln30_1, i6 63" [nw.c:30]   --->   Operation 43 'add' 'p_cast8' <Predicate = (icmp_ln30)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast22 = zext i6 %p_cast8" [nw.c:30]   --->   Operation 44 'zext' 'p_cast22' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i16 %SEQB, i64 0, i64 %p_cast22" [nw.c:32]   --->   Operation 45 'getelementptr' 'SEQB_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:32]   --->   Operation 46 'load' 'SEQB_load' <Predicate = (icmp_ln30)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 47 [1/1] (1.35ns)   --->   "%add_ln30 = add i8 %b_idx_4, i8 2" [nw.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %b_idx" [nw.c:30]   --->   Operation 48 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 0.84>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_trace, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB, i16 %ptr, i8 %alignedA, i8 %alignedB, i32 %b_str_idx_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.45>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i8 %b_idx_4" [nw.c:30]   --->   Operation 50 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %b_idx_4" [nw.c:30]   --->   Operation 51 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.27ns)   --->   "%empty_31 = add i7 %trunc_ln30, i7 127" [nw.c:30]   --->   Operation 52 'add' 'empty_31' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %b_idx_4, i32 6"   --->   Operation 53 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_31, i7 %empty_31" [nw.c:30]   --->   Operation 55 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx_4, i7 0"   --->   Operation 56 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.31ns)   --->   "%empty_32 = add i15 %p_shl3, i15 %zext_ln30" [nw.c:30]   --->   Operation 57 'add' 'empty_32' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:32]   --->   Operation 58 'load' 'SEQB_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 59 [2/2] (3.18ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load, i4 %tmp_s, i14 %tmp_21, i64 %M_1, i15 %empty_32" [nw.c:32]   --->   Operation 59 'call' 'call_ln32' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load, i4 %tmp_s, i14 %tmp_21, i64 %M_1, i15 %empty_32" [nw.c:32]   --->   Operation 60 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast23 = zext i6 %trunc_ln30_1" [nw.c:30]   --->   Operation 61 'zext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i16 %SEQB, i64 0, i64 %p_cast23" [nw.c:32]   --->   Operation 62 'getelementptr' 'SEQB_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (2.26ns)   --->   "%SEQB_load_2 = load i6 %SEQB_addr_1" [nw.c:32]   --->   Operation 63 'load' 'SEQB_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 5.45>
ST_8 : Operation 64 [1/1] (1.31ns)   --->   "%empty_33 = add i15 %empty_32, i15 129" [nw.c:30]   --->   Operation 64 'add' 'empty_33' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/2] (2.26ns)   --->   "%SEQB_load_2 = load i6 %SEQB_addr_1" [nw.c:32]   --->   Operation 65 'load' 'SEQB_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 66 [2/2] (3.18ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in1, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load_2, i4 %tmp_s, i15 %empty_32, i64 %M_1, i15 %empty_33" [nw.c:32]   --->   Operation 66 'call' 'call_ln32' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nw.c:19]   --->   Operation 67 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in1, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load_2, i4 %tmp_s, i15 %empty_32, i64 %M_1, i15 %empty_33" [nw.c:32]   --->   Operation 68 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln30 = br void %fill_in" [nw.c:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_trace, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB, i16 %ptr, i8 %alignedA, i8 %alignedB, i32 %b_str_idx_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 6.58>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%b_str_idx_loc_load = load i32 %b_str_idx_loc"   --->   Operation 71 'load' 'b_str_idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %b_str_idx_loc_load, i32 8, i32 31" [nw.c:85]   --->   Operation 72 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.22ns)   --->   "%icmp_ln85 = icmp_slt  i24 %tmp_35, i24 1" [nw.c:85]   --->   Operation 73 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.end149, void %for.inc139.0.preheader" [nw.c:85]   --->   Operation 74 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (5.36ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_a, i32 %b_str_idx_loc_load, i8 %alignedA"   --->   Operation 75 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 76 [2/2] (5.36ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_b, i32 %b_str_idx_loc_load, i8 %alignedB"   --->   Operation 76 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_a, i32 %b_str_idx_loc_load, i8 %alignedA"   --->   Operation 77 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_b, i32 %b_str_idx_loc_load, i8 %alignedB"   --->   Operation 78 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end149"   --->   Operation 79 'br' 'br_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [nw.c:91]   --->   Operation 80 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('b_idx') [9]  (0 ns)
	'store' operation ('store_ln30', nw.c:30) of constant 1 on local variable 'b_idx' [30]  (0.844 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.45ns
The critical path consists of the following:
	'load' operation ('b_idx') on local variable 'b_idx' [33]  (0 ns)
	'add' operation ('p_cast8', nw.c:30) [43]  (1.19 ns)
	'getelementptr' operation ('SEQB_addr', nw.c:32) [50]  (0 ns)
	'load' operation ('SEQB_load', nw.c:32) on array 'SEQB' [51]  (2.27 ns)

 <State 6>: 5.45ns
The critical path consists of the following:
	'load' operation ('SEQB_load', nw.c:32) on array 'SEQB' [51]  (2.27 ns)
	'call' operation ('call_ln32', nw.c:32) to 'needwun_Pipeline_fill_in' [52]  (3.19 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('SEQB_addr_1', nw.c:32) [55]  (0 ns)
	'load' operation ('SEQB_load_2', nw.c:32) on array 'SEQB' [56]  (2.27 ns)

 <State 8>: 5.45ns
The critical path consists of the following:
	'load' operation ('SEQB_load_2', nw.c:32) on array 'SEQB' [56]  (2.27 ns)
	'call' operation ('call_ln32', nw.c:32) to 'needwun_Pipeline_fill_in1' [57]  (3.19 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 6.58ns
The critical path consists of the following:
	'load' operation ('b_str_idx_loc_load') on local variable 'b_str_idx_loc' [63]  (0 ns)
	'call' operation ('call_ln0') to 'needwun_Pipeline_pad_a' [68]  (5.36 ns)
	blocking operation 1.22 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
