\hypertarget{struct_f_d_c_a_n___global_type_def}{}\doxysection{FDCAN\+\_\+\+Global\+Type\+Def Struct Reference}
\label{struct_f_d_c_a_n___global_type_def}\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}


FD Controller Area Network.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac6cd9a2f83d747130d137d6374f4f042}{CREL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abe9d455f734fda875bcd466fe235e5e4}{ENDN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a27aadc37b78ce9949bb5d3881971c8c3}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae39c6168dd1b16e3373b53933a4f24b4}{DBTP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a221802e63d742c338e91b8077aacd421}{TEST}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a998975de089bad3f6d820ffed2c148af}{RWD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a52cdc2ea561e6195e42f131707140184}{CCCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6fb859d1f16239065a6efcbab7f3d8a4}{NBTP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a59152fa59730dfbdc504805e14ab0c79}{TSCC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9e278c7376a84664eb660097e57868f0}{TSCV}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_afab33bd6bf87946be6d026df9fb73ef0}{TOCC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a85fa95cb37c099b1e118aa20c705cdc3}{TOCV}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a96932cf2abd7a03d15124a14d0b0d076}{RESERVED2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a70b9d4714ab131e61f919cef149f8124}{ECR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac875095053b5d818673784ac306b55fa}{PSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abd91ca3e99ae54229398bc8f9b8947ae}{TDCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a21b134defce162636b34622d4dc010ef}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a087eb0616e14f4330a0d4cb4e0c7083f}{IR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7bdb5ede002ecbb541fef1cd6e8f7012}{IE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a782e3e505755274c1981f0831cdf78d2}{ILS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a53110f56fb1a5b93f18940fac9369173}{ILE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1c36a3a2caeb5c5c001794b9f0d9dc63}{RESERVED4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae986f9e59d452c7472786519d615de39}{RXGFC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac451b6b4afbdfb2e112ca4268272daeb}{XIDAM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d681359356edd5684bf7f65e190f23b}{HPMS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7377100772be4f7293597a90a6c8f43b}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a0c51f1d9e17f5ba34d0ef7d9dca22af3}{RXF0S}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c67f73b76779be22e8d20c288d7ea74}{RXF0A}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a77d6226de6828ae4c4bd6af528052def}{RXF1S}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6ce0534c5b649f248f22fcefb5e9dc1c}{RXF1A}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ad2fb0af823c30106fc7459f69aff3ec8}{RESERVED6}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a29786b69bf1d6519144883e697aa1be3}{TXBC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1d4f3707770a7b2a27d61578fd3f06ae}{TXFQS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a588021967f1e25565a7cef7aec0d75c4}{TXBRP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a34b5d802b558e451e4fe71da26ea1d3c}{TXBAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa1bd2b0ce1862018f7d4735c562db844}{TXBCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a2d82ba31a847db02fefd1288029fe024}{TXBTO}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aec8b978b9c7e76429375e59f069e8d27}{TXBCF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7a96da4d1bce45e602d28b5dbfe40b4f}{TXBTIE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acca93ac5db3164043e9c412eb819f6e7}{TXBCIE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a8445a3b2ed50d35bbb8859c10127f5be}{TXEFS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a546d35b0f4d6504df920da7c32852915}{TXEFA}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FD Controller Area Network. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a52cdc2ea561e6195e42f131707140184}\label{struct_f_d_c_a_n___global_type_def_a52cdc2ea561e6195e42f131707140184}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!CCCR@{CCCR}}
\index{CCCR@{CCCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{CCCR}{CCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+CCCR}

FDCAN CC Control register, Address offset\+: 0x018 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ac6cd9a2f83d747130d137d6374f4f042}\label{struct_f_d_c_a_n___global_type_def_ac6cd9a2f83d747130d137d6374f4f042}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!CREL@{CREL}}
\index{CREL@{CREL}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{CREL}{CREL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+CREL}

FDCAN Core Release register, Address offset\+: 0x000 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ae39c6168dd1b16e3373b53933a4f24b4}\label{struct_f_d_c_a_n___global_type_def_ae39c6168dd1b16e3373b53933a4f24b4}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!DBTP@{DBTP}}
\index{DBTP@{DBTP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{DBTP}{DBTP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+DBTP}

FDCAN Data Bit Timing \& Prescaler register, Address offset\+: 0x00C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a70b9d4714ab131e61f919cef149f8124}\label{struct_f_d_c_a_n___global_type_def_a70b9d4714ab131e61f919cef149f8124}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ECR@{ECR}}
\index{ECR@{ECR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ECR}{ECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+ECR}

FDCAN Error Counter register, Address offset\+: 0x040 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_abe9d455f734fda875bcd466fe235e5e4}\label{struct_f_d_c_a_n___global_type_def_abe9d455f734fda875bcd466fe235e5e4}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ENDN@{ENDN}}
\index{ENDN@{ENDN}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ENDN}{ENDN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+ENDN}

FDCAN Endian register, Address offset\+: 0x004 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6d681359356edd5684bf7f65e190f23b}\label{struct_f_d_c_a_n___global_type_def_a6d681359356edd5684bf7f65e190f23b}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!HPMS@{HPMS}}
\index{HPMS@{HPMS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{HPMS}{HPMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+HPMS}

FDCAN High Priority Message Status register, Address offset\+: 0x088 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7bdb5ede002ecbb541fef1cd6e8f7012}\label{struct_f_d_c_a_n___global_type_def_a7bdb5ede002ecbb541fef1cd6e8f7012}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!IE@{IE}}
\index{IE@{IE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{IE}{IE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+IE}

FDCAN Interrupt Enable register, Address offset\+: 0x054 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a53110f56fb1a5b93f18940fac9369173}\label{struct_f_d_c_a_n___global_type_def_a53110f56fb1a5b93f18940fac9369173}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ILE@{ILE}}
\index{ILE@{ILE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ILE}{ILE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+ILE}

FDCAN Interrupt Line Enable register, Address offset\+: 0x05C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a782e3e505755274c1981f0831cdf78d2}\label{struct_f_d_c_a_n___global_type_def_a782e3e505755274c1981f0831cdf78d2}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ILS@{ILS}}
\index{ILS@{ILS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ILS}{ILS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+ILS}

FDCAN Interrupt Line Select register, Address offset\+: 0x058 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a087eb0616e14f4330a0d4cb4e0c7083f}\label{struct_f_d_c_a_n___global_type_def_a087eb0616e14f4330a0d4cb4e0c7083f}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!IR@{IR}}
\index{IR@{IR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+IR}

FDCAN Interrupt register, Address offset\+: 0x050 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6fb859d1f16239065a6efcbab7f3d8a4}\label{struct_f_d_c_a_n___global_type_def_a6fb859d1f16239065a6efcbab7f3d8a4}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!NBTP@{NBTP}}
\index{NBTP@{NBTP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{NBTP}{NBTP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+NBTP}

FDCAN Nominal Bit Timing \& Prescaler register, Address offset\+: 0x01C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ac875095053b5d818673784ac306b55fa}\label{struct_f_d_c_a_n___global_type_def_ac875095053b5d818673784ac306b55fa}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!PSR@{PSR}}
\index{PSR@{PSR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+PSR}

FDCAN Protocol Status register, Address offset\+: 0x044 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a27aadc37b78ce9949bb5d3881971c8c3}\label{struct_f_d_c_a_n___global_type_def_a27aadc37b78ce9949bb5d3881971c8c3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED1}

Reserved, 0x008 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a96932cf2abd7a03d15124a14d0b0d076}\label{struct_f_d_c_a_n___global_type_def_a96932cf2abd7a03d15124a14d0b0d076}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED2\mbox{[}4\mbox{]}}

Reserved, 0x030 -\/ 0x03C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a21b134defce162636b34622d4dc010ef}\label{struct_f_d_c_a_n___global_type_def_a21b134defce162636b34622d4dc010ef}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED3}

Reserved, 0x04C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a1c36a3a2caeb5c5c001794b9f0d9dc63}\label{struct_f_d_c_a_n___global_type_def_a1c36a3a2caeb5c5c001794b9f0d9dc63}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED4\mbox{[}8\mbox{]}}

Reserved, 0x060 -\/ 0x07C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7377100772be4f7293597a90a6c8f43b}\label{struct_f_d_c_a_n___global_type_def_a7377100772be4f7293597a90a6c8f43b}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED5}

Reserved, 0x08C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ad2fb0af823c30106fc7459f69aff3ec8}\label{struct_f_d_c_a_n___global_type_def_ad2fb0af823c30106fc7459f69aff3ec8}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RESERVED6\mbox{[}8\mbox{]}}

Reserved, 0x0\+A0 -\/ 0x0\+BC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a998975de089bad3f6d820ffed2c148af}\label{struct_f_d_c_a_n___global_type_def_a998975de089bad3f6d820ffed2c148af}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RWD@{RWD}}
\index{RWD@{RWD}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RWD}{RWD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RWD}

FDCAN RAM Watchdog register, Address offset\+: 0x014 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a4c67f73b76779be22e8d20c288d7ea74}\label{struct_f_d_c_a_n___global_type_def_a4c67f73b76779be22e8d20c288d7ea74}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF0A@{RXF0A}}
\index{RXF0A@{RXF0A}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF0A}{RXF0A}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RXF0A}

FDCAN Rx FIFO 0 Acknowledge register, Address offset\+: 0x094 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a0c51f1d9e17f5ba34d0ef7d9dca22af3}\label{struct_f_d_c_a_n___global_type_def_a0c51f1d9e17f5ba34d0ef7d9dca22af3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF0S@{RXF0S}}
\index{RXF0S@{RXF0S}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF0S}{RXF0S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RXF0S}

FDCAN Rx FIFO 0 Status register, Address offset\+: 0x090 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6ce0534c5b649f248f22fcefb5e9dc1c}\label{struct_f_d_c_a_n___global_type_def_a6ce0534c5b649f248f22fcefb5e9dc1c}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF1A@{RXF1A}}
\index{RXF1A@{RXF1A}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF1A}{RXF1A}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RXF1A}

FDCAN Rx FIFO 1 Acknowledge register, Address offset\+: 0x09C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a77d6226de6828ae4c4bd6af528052def}\label{struct_f_d_c_a_n___global_type_def_a77d6226de6828ae4c4bd6af528052def}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF1S@{RXF1S}}
\index{RXF1S@{RXF1S}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF1S}{RXF1S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RXF1S}

FDCAN Rx FIFO 1 Status register, Address offset\+: 0x098 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ae986f9e59d452c7472786519d615de39}\label{struct_f_d_c_a_n___global_type_def_ae986f9e59d452c7472786519d615de39}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXGFC@{RXGFC}}
\index{RXGFC@{RXGFC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXGFC}{RXGFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+RXGFC}

FDCAN Global Filter Configuration register, Address offset\+: 0x080 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_abd91ca3e99ae54229398bc8f9b8947ae}\label{struct_f_d_c_a_n___global_type_def_abd91ca3e99ae54229398bc8f9b8947ae}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TDCR@{TDCR}}
\index{TDCR@{TDCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TDCR}{TDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TDCR}

FDCAN Transmitter Delay Compensation register, Address offset\+: 0x048 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a221802e63d742c338e91b8077aacd421}\label{struct_f_d_c_a_n___global_type_def_a221802e63d742c338e91b8077aacd421}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TEST@{TEST}}
\index{TEST@{TEST}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TEST}{TEST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TEST}

FDCAN Test register, Address offset\+: 0x010 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_afab33bd6bf87946be6d026df9fb73ef0}\label{struct_f_d_c_a_n___global_type_def_afab33bd6bf87946be6d026df9fb73ef0}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TOCC@{TOCC}}
\index{TOCC@{TOCC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TOCC}{TOCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TOCC}

FDCAN Timeout Counter Configuration register, Address offset\+: 0x028 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a85fa95cb37c099b1e118aa20c705cdc3}\label{struct_f_d_c_a_n___global_type_def_a85fa95cb37c099b1e118aa20c705cdc3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TOCV@{TOCV}}
\index{TOCV@{TOCV}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TOCV}{TOCV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TOCV}

FDCAN Timeout Counter Value register, Address offset\+: 0x02C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a59152fa59730dfbdc504805e14ab0c79}\label{struct_f_d_c_a_n___global_type_def_a59152fa59730dfbdc504805e14ab0c79}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TSCC@{TSCC}}
\index{TSCC@{TSCC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TSCC}{TSCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TSCC}

FDCAN Timestamp Counter Configuration register, Address offset\+: 0x020 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a9e278c7376a84664eb660097e57868f0}\label{struct_f_d_c_a_n___global_type_def_a9e278c7376a84664eb660097e57868f0}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TSCV@{TSCV}}
\index{TSCV@{TSCV}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TSCV}{TSCV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TSCV}

FDCAN Timestamp Counter Value register, Address offset\+: 0x024 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a34b5d802b558e451e4fe71da26ea1d3c}\label{struct_f_d_c_a_n___global_type_def_a34b5d802b558e451e4fe71da26ea1d3c}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBAR@{TXBAR}}
\index{TXBAR@{TXBAR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBAR}{TXBAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBAR}

FDCAN Tx Buffer Add Request register, Address offset\+: 0x0\+CC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a29786b69bf1d6519144883e697aa1be3}\label{struct_f_d_c_a_n___global_type_def_a29786b69bf1d6519144883e697aa1be3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBC@{TXBC}}
\index{TXBC@{TXBC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBC}{TXBC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBC}

FDCAN Tx Buffer Configuration register, Address offset\+: 0x0\+C0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_aec8b978b9c7e76429375e59f069e8d27}\label{struct_f_d_c_a_n___global_type_def_aec8b978b9c7e76429375e59f069e8d27}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCF@{TXBCF}}
\index{TXBCF@{TXBCF}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCF}{TXBCF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBCF}

FDCAN Tx Buffer Cancellation Finished register, Address offset\+: 0x0\+D8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_acca93ac5db3164043e9c412eb819f6e7}\label{struct_f_d_c_a_n___global_type_def_acca93ac5db3164043e9c412eb819f6e7}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCIE@{TXBCIE}}
\index{TXBCIE@{TXBCIE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCIE}{TXBCIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBCIE}

FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset\+: 0x0\+E0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_aa1bd2b0ce1862018f7d4735c562db844}\label{struct_f_d_c_a_n___global_type_def_aa1bd2b0ce1862018f7d4735c562db844}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCR@{TXBCR}}
\index{TXBCR@{TXBCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCR}{TXBCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBCR}

FDCAN Tx Buffer Cancellation Request register, Address offset\+: 0x0\+D0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a588021967f1e25565a7cef7aec0d75c4}\label{struct_f_d_c_a_n___global_type_def_a588021967f1e25565a7cef7aec0d75c4}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBRP@{TXBRP}}
\index{TXBRP@{TXBRP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBRP}{TXBRP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBRP}

FDCAN Tx Buffer Request Pending register, Address offset\+: 0x0\+C8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7a96da4d1bce45e602d28b5dbfe40b4f}\label{struct_f_d_c_a_n___global_type_def_a7a96da4d1bce45e602d28b5dbfe40b4f}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBTIE@{TXBTIE}}
\index{TXBTIE@{TXBTIE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBTIE}{TXBTIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBTIE}

FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset\+: 0x0\+DC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a2d82ba31a847db02fefd1288029fe024}\label{struct_f_d_c_a_n___global_type_def_a2d82ba31a847db02fefd1288029fe024}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBTO@{TXBTO}}
\index{TXBTO@{TXBTO}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBTO}{TXBTO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXBTO}

FDCAN Tx Buffer Transmission Occurred register, Address offset\+: 0x0\+D4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a546d35b0f4d6504df920da7c32852915}\label{struct_f_d_c_a_n___global_type_def_a546d35b0f4d6504df920da7c32852915}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXEFA@{TXEFA}}
\index{TXEFA@{TXEFA}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXEFA}{TXEFA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXEFA}

FDCAN Tx Event FIFO Acknowledge register, Address offset\+: 0x0\+E8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a8445a3b2ed50d35bbb8859c10127f5be}\label{struct_f_d_c_a_n___global_type_def_a8445a3b2ed50d35bbb8859c10127f5be}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXEFS@{TXEFS}}
\index{TXEFS@{TXEFS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXEFS}{TXEFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXEFS}

FDCAN Tx Event FIFO Status register, Address offset\+: 0x0\+E4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a1d4f3707770a7b2a27d61578fd3f06ae}\label{struct_f_d_c_a_n___global_type_def_a1d4f3707770a7b2a27d61578fd3f06ae}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXFQS@{TXFQS}}
\index{TXFQS@{TXFQS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXFQS}{TXFQS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+TXFQS}

FDCAN Tx FIFO/\+Queue Status register, Address offset\+: 0x0\+C4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ac451b6b4afbdfb2e112ca4268272daeb}\label{struct_f_d_c_a_n___global_type_def_ac451b6b4afbdfb2e112ca4268272daeb}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!XIDAM@{XIDAM}}
\index{XIDAM@{XIDAM}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{XIDAM}{XIDAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Global\+Type\+Def\+::\+XIDAM}

FDCAN Extended ID AND Mask register, Address offset\+: 0x084 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
