-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001100001011000", 
    1 => "10111101100011101010100010110001", 
    2 => "10111101100101111011001100011011", 
    3 => "10111101100100110110001011110111", 
    4 => "10111101011101101111011000001100", 
    5 => "10111101101000111001001100101001", 
    6 => "10111101000101101110100010101110", 
    7 => "10111101100001110100011110001000", 
    8 => "10111101011011101011101001001111", 
    9 => "10111101100100010100001010010001", 
    10 => "10111101100010011000110000111111", 
    11 => "10111101011101100111101100100101", 
    12 => "10111101100110000011011010010000", 
    13 => "10111101001111000101011010101011", 
    14 => "10111101100001000001010100010000", 
    15 => "10111101001111100101010110001111", 
    16 => "10111101010111000111110010000011", 
    17 => "10111101100000110101001101111000", 
    18 => "10111101011010111010110111010101", 
    19 => "10111101100001101011110011010000", 
    20 => "10111101011001010011110010010010", 
    21 => "10111101100100000100010100000000", 
    22 => "10111101101100000000000001011110", 
    23 => "10111100111011011101100011001101", 
    24 => "10111101011100001110000001001111", 
    25 => "10111101100011010101011011000010", 
    26 => "10111101100010011010010111100111", 
    27 => "10111101100000100001001000101110", 
    28 => "10111101100010000010110111101110", 
    29 => "00111101011001101101011001110101", 
    30 => "10111101100000101000001110010100", 
    31 => "10111101100000100011101010101011", 
    32 => "10111101001011011101100101011111", 
    33 => "10111101100001100001100111011011", 
    34 => "10111101100011111000011101000001", 
    35 => "10111101100010101111110010111010", 
    36 => "10111100100111101101101101101111", 
    37 => "10111101100001010010000000001110", 
    38 => "10111101100001000001111111011100", 
    39 => "00111100000101010110010010110011", 
    40 => "10111101001011000111010010001111", 
    41 => "10111101100001001111001010101100", 
    42 => "10111101011101100111100110011011", 
    43 => "10111101100100000110000001110000", 
    44 => "10111101100001001010100001000001", 
    45 => "10111101011010001001101000001010", 
    46 => "10111101100100000011011001000001", 
    47 => "10111101100101110001010110011010", 
    48 => "10111101011111010010010101101000", 
    49 => "10111101100010100000001010110101", 
    50 => "10111100111011111000111010110001", 
    51 => "10111101011001101011100000001111", 
    52 => "10111101100001010000010110111101", 
    53 => "10111101100011101010100010000001", 
    54 => "10111101011000101100101000010110", 
    55 => "10111101100000111001001011100001", 
    56 => "10111101100000101001000010000111", 
    57 => "10111101100010110111111011011100", 
    58 => "10111101011101011000100010111111", 
    59 => "10111101000101011100000101011100", 
    60 => "10111101011111011100110011011100", 
    61 => "10111101100010000111100010010001", 
    62 => "10111101011100100001110111011100", 
    63 => "10111101100001110011101000011011" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_44 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_44 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


