
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.14

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   2.46 source latency ex_stage_i/lsu_i.i_load_unit.n__tmp493$_DLATCH_N_/GN v
  -0.57 target latency ex_stage_i/lsu_i.i_load_unit.idx_q[2]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   1.89 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   55.91    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    0.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.60    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.57    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   28.36    0.02    0.06    0.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1_0_clk_i_regs/A (CLKBUF_X3)
     2   25.89    0.02    0.05    0.28 ^ clkbuf_2_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_i_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     2   30.51    0.02    0.06    0.34 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.00    0.34 ^ clkbuf_4_5_0_clk_i_regs/A (CLKBUF_X3)
     4   31.08    0.03    0.06    0.40 ^ clkbuf_4_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i_regs (net)
                  0.03    0.00    0.40 ^ clkbuf_6_21_0_clk_i_regs/A (CLKBUF_X3)
     8   39.76    0.03    0.07    0.47 ^ clkbuf_6_21_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_21_0_clk_i_regs (net)
                  0.03    0.00    0.47 ^ clkbuf_9_171_0_clk_i_regs/A (CLKBUF_X3)
    12   30.43    0.03    0.06    0.53 ^ clkbuf_9_171_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_171_0_clk_i_regs (net)
                  0.03    0.00    0.53 ^ i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
     3   22.78    0.05    0.13    0.66 ^ i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _00017_ (net)
                  0.05    0.00    0.66 ^ _10770_/A1 (NOR2_X4)
     3   33.18    0.02    0.02    0.68 v _10770_/ZN (NOR2_X4)
                                         i_cache_subsystem.i_icache.sram_block_0__tag_sram.wdata_i[15] (net)
                  0.03    0.01    0.70 v i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0/wd_in[15] (fakeram45_256x16)
                                  0.70   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   55.91    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    0.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.02    0.01    0.03    0.10 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    0.10 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.03    0.01    0.03    0.12 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    0.12 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     2   42.51    0.03    0.06    0.18 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.19 ^ clkbuf_1_1_0_clk_i/A (CLKBUF_X3)
     2   24.21    0.02    0.06    0.24 ^ clkbuf_1_1_0_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.00    0.25 ^ clkbuf_2_2_0_clk_i/A (CLKBUF_X3)
     1   27.61    0.02    0.05    0.30 ^ clkbuf_2_2_0_clk_i/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.30 ^ clkbuf_2_2_1_clk_i/A (CLKBUF_X3)
     2   25.13    0.02    0.05    0.36 ^ clkbuf_2_2_1_clk_i/Z (CLKBUF_X3)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.36 ^ max_length11/A (BUF_X16)
     5   63.51    0.01    0.03    0.39 ^ max_length11/Z (BUF_X16)
                                         net7035 (net)
                  0.02    0.01    0.40 ^ wire6/A (BUF_X8)
     4   67.59    0.01    0.03    0.43 ^ wire6/Z (BUF_X8)
                                         net7030 (net)
                  0.05    0.04    0.46 ^ clkbuf_leaf_7_clk_i/A (CLKBUF_X3)
     4  111.07    0.08    0.13    0.59 ^ clkbuf_leaf_7_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_7_clk_i (net)
                  0.13    0.01    0.60 ^ i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0/clk (fakeram45_256x16)
                          0.00    0.60   clock reconvergence pessimism
                          0.05    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   55.91    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    0.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.60    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.57    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   28.36    0.02    0.06    0.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.24    0.02    0.05    0.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_1_0_clk_i_regs/A (CLKBUF_X3)
     2   27.64    0.02    0.05    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_i_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_3_0_clk_i_regs/A (CLKBUF_X3)
     4   30.94    0.03    0.06    0.40 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk_i_regs (net)
                  0.03    0.00    0.40 ^ clkbuf_6_15_0_clk_i_regs/A (CLKBUF_X3)
     8   43.28    0.03    0.07    0.47 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk_i_regs (net)
                  0.03    0.00    0.47 ^ clkbuf_9_125_0_clk_i_regs/A (CLKBUF_X3)
    11   32.60    0.03    0.06    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_125_0_clk_i_regs (net)
                  0.03    0.00    0.53 ^ clkbuf_leaf_3296_clk_i_regs/A (CLKBUF_X3)
     6    7.99    0.01    0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_3296_clk_i_regs (net)
                  0.01    0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
     4   12.80    0.02    0.14    0.72 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.72 ^ issue_stage_i.i_scoreboard/_59705_/A (HA_X1)
     2    7.18    0.02    0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29689_[0] (net)
                  0.02    0.00    0.76 ^ issue_stage_i.i_scoreboard/_30990_/A2 (AND2_X4)
    19   63.52    0.04    0.06    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26463_ (net)
                  0.04    0.01    0.84 ^ place52786/A (BUF_X2)
    15   37.85    0.04    0.07    0.91 ^ place52786/Z (BUF_X2)
                                         net52786 (net)
                  0.04    0.00    0.91 ^ issue_stage_i.i_scoreboard/_33845_/A (AOI21_X1)
     1    2.06    0.02    0.02    0.93 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03159_ (net)
                  0.02    0.00    0.93 v issue_stage_i.i_scoreboard/_33846_/A (AOI21_X1)
     1    1.94    0.02    0.04    0.97 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03160_ (net)
                  0.02    0.00    0.97 ^ issue_stage_i.i_scoreboard/_33847_/B1 (OAI21_X1)
     1    1.25    0.01    0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03161_ (net)
                  0.01    0.00    0.99 v issue_stage_i.i_scoreboard/_33848_/A (MUX2_X1)
     1    1.89    0.01    0.06    1.05 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03162_ (net)
                  0.01    0.00    1.05 v issue_stage_i.i_scoreboard/_33849_/B (MUX2_X1)
     1    1.29    0.01    0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03163_ (net)
                  0.01    0.00    1.11 v issue_stage_i.i_scoreboard/_33850_/B (MUX2_X1)
     1    2.18    0.01    0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03164_ (net)
                  0.01    0.00    1.17 v issue_stage_i.i_scoreboard/_33851_/B (MUX2_X2)
     3   26.56    0.02    0.07    1.24 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
                                         commit_instr_id_commit[286] (net)
                  0.02    0.01    1.25 v _05274_/A2 (AND2_X1)
     1    1.61    0.01    0.04    1.29 v _05274_/ZN (AND2_X1)
                                         _00557_ (net)
                  0.01    0.00    1.29 v _05276_/A (OAI21_X1)
     1    2.08    0.02    0.02    1.31 ^ _05276_/ZN (OAI21_X1)
                                         _00559_ (net)
                  0.02    0.00    1.31 ^ _05277_/B2 (AOI21_X1)
     1    1.65    0.01    0.02    1.33 v _05277_/ZN (AOI21_X1)
                                         _00560_ (net)
                  0.01    0.00    1.33 v _05282_/A2 (AOI22_X1)
     2    4.76    0.04    0.05    1.38 ^ _05282_/ZN (AOI22_X1)
                                         _00565_ (net)
                  0.04    0.00    1.38 ^ _05323_/A2 (NOR2_X1)
     2    2.87    0.01    0.02    1.40 v _05323_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.01    0.00    1.40 v _05324_/A3 (NOR3_X1)
     1    3.64    0.04    0.07    1.47 ^ _05324_/ZN (NOR3_X1)
                                         _00603_ (net)
                  0.04    0.00    1.47 ^ _05325_/A2 (OR2_X4)
     7   33.48    0.02    0.05    1.52 ^ _05325_/ZN (OR2_X4)
                                         _00604_ (net)
                  0.02    0.00    1.52 ^ _09433_/A2 (NOR3_X1)
     2    6.16    0.02    0.02    1.54 v _09433_/ZN (NOR3_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.02    0.00    1.54 v place50025/A (BUF_X2)
     3    8.35    0.01    0.03    1.57 v place50025/Z (BUF_X2)
                                         net50025 (net)
                  0.01    0.00    1.57 v csr_regfile_i/_07781_/A4 (OR4_X4)
     4   15.49    0.02    0.11    1.68 v csr_regfile_i/_07781_/ZN (OR4_X4)
                                         csr_regfile_i/_02700_ (net)
                  0.02    0.00    1.69 v csr_regfile_i/_07782_/A2 (OR2_X4)
     3    8.60    0.01    0.05    1.74 v csr_regfile_i/_07782_/ZN (OR2_X4)
                                         csr_regfile_i/_02701_ (net)
                  0.01    0.00    1.74 v csr_regfile_i/_10092_/B1 (AOI21_X2)
     2    9.23    0.03    0.04    1.78 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
                                         csr_regfile_i/_04946_ (net)
                  0.03    0.00    1.78 ^ csr_regfile_i/_10098_/A1 (AND3_X1)
     1    3.42    0.01    0.05    1.83 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
                                         csr_regfile_i/_04952_ (net)
                  0.01    0.00    1.83 ^ csr_regfile_i/_10119_/B1 (AOI21_X2)
     3   11.30    0.02    0.02    1.86 v csr_regfile_i/_10119_/ZN (AOI21_X2)
                                         csr_regfile_i/_04973_ (net)
                  0.02    0.00    1.86 v csr_regfile_i/_12202_/A2 (NOR2_X1)
     2    3.53    0.03    0.04    1.90 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
                                         csr_regfile_i/_06451_ (net)
                  0.03    0.00    1.90 ^ csr_regfile_i/_12210_/A1 (OR2_X2)
     2    6.47    0.01    0.03    1.93 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.01    0.00    1.93 ^ _05340_/A1 (NAND3_X2)
     3   10.35    0.02    0.03    1.96 v _05340_/ZN (NAND3_X2)
                                         _00618_ (net)
                  0.02    0.00    1.96 v _09542_/A2 (AND2_X4)
    30   61.16    0.02    0.05    2.01 v _09542_/ZN (AND2_X4)
                                         _03969_ (net)
                  0.02    0.01    2.02 v _09584_/A2 (AOI22_X1)
     1    2.56    0.03    0.04    2.06 ^ _09584_/ZN (AOI22_X1)
                                         _03996_ (net)
                  0.03    0.00    2.06 ^ _09585_/A2 (NOR2_X1)
     2    3.54    0.01    0.02    2.08 v _09585_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[114] (net)
                  0.01    0.00    2.08 v csr_regfile_i/_12730_/A4 (NOR4_X1)
     1    5.19    0.07    0.12    2.20 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
                                         csr_regfile_i/_06910_ (net)
                  0.07    0.00    2.20 ^ csr_regfile_i/_12732_/A3 (NAND4_X1)
     1    1.73    0.02    0.04    2.24 v csr_regfile_i/_12732_/ZN (NAND4_X1)
                                         csr_regfile_i/_06912_ (net)
                  0.02    0.00    2.24 v csr_regfile_i/_12733_/A3 (NOR3_X1)
     2    3.55    0.04    0.07    2.31 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
                                         csr_regfile_i/_06913_ (net)
                  0.04    0.00    2.31 ^ csr_regfile_i/_12758_/A (INV_X1)
     1    3.62    0.01    0.02    2.32 v csr_regfile_i/_12758_/ZN (INV_X1)
                                         csr_regfile_i/_06937_ (net)
                  0.01    0.00    2.32 v csr_regfile_i/_12759_/A2 (OR4_X4)
     2    6.46    0.02    0.09    2.42 v csr_regfile_i/_12759_/ZN (OR4_X4)
                                         csr_regfile_i/_06938_ (net)
                  0.02    0.00    2.42 v csr_regfile_i/_15107_/B1 (OAI21_X2)
     3    7.31    0.03    0.04    2.46 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.46 ^ _05353_/A2 (NOR3_X1)
     1    5.75    0.02    0.02    2.48 v _05353_/ZN (NOR3_X1)
                                         _00630_ (net)
                  0.02    0.00    2.48 v _05354_/A2 (NAND2_X4)
     2   28.06    0.02    0.03    2.51 ^ _05354_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.01    2.52 ^ ex_stage_i/_21292_/A (INV_X2)
     3   10.56    0.01    0.02    2.54 v ex_stage_i/_21292_/ZN (INV_X2)
                                         ex_stage_i/_15093_ (net)
                  0.01    0.00    2.54 v ex_stage_i/_31273_/A (OAI21_X1)
     1    2.00    0.02    0.02    2.56 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
                                         ex_stage_i/_09082_ (net)
                  0.02    0.00    2.56 ^ ex_stage_i/_31274_/A2 (NAND2_X1)
     2    5.50    0.01    0.02    2.58 v ex_stage_i/_31274_/ZN (NAND2_X1)
                                         ex_stage_i/_09083_ (net)
                  0.01    0.00    2.58 v ex_stage_i/_32166_/A2 (AND2_X4)
     2   15.54    0.01    0.03    2.62 v ex_stage_i/_32166_/ZN (AND2_X4)
                                         ex_stage_i/_09961_ (net)
                  0.01    0.00    2.62 v ex_stage_i/_33900_/S (MUX2_X2)
    16   57.18    0.07    0.12    2.74 ^ ex_stage_i/_33900_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.07    0.00    2.75 ^ place47116/A (BUF_X2)
    14   43.78    0.05    0.08    2.83 ^ place47116/Z (BUF_X2)
                                         net47116 (net)
                  0.05    0.00    2.83 ^ issue_stage_i.i_scoreboard/_56964_/S (MUX2_X1)
     1    1.81    0.01    0.06    2.89 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_23428_ (net)
                  0.01    0.00    2.89 v issue_stage_i.i_scoreboard/_56965_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    2.93 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
                                         issue_stage_i.i_scoreboard/_23429_ (net)
                  0.02    0.00    2.93 ^ issue_stage_i.i_scoreboard/_56973_/B1 (OAI221_X2)
     3    8.22    0.03    0.04    2.97 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_23437_ (net)
                  0.03    0.00    2.97 v issue_stage_i.i_scoreboard/_58188_/B (XNOR2_X1)
     1    2.74    0.02    0.05    3.02 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
                                         issue_stage_i.i_scoreboard/_24587_ (net)
                  0.02    0.00    3.02 v issue_stage_i.i_scoreboard/_58198_/A1 (NOR4_X2)
     2   11.72    0.08    0.09    3.11 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
                                         issue_stage_i.i_scoreboard/_24597_ (net)
                  0.08    0.00    3.12 ^ issue_stage_i.i_scoreboard/_58199_/B (OAI211_X4)
     2   12.91    0.02    0.04    3.16 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
                                         issue_stage_i.i_scoreboard/_24598_ (net)
                  0.02    0.00    3.16 v issue_stage_i.i_scoreboard/_58373_/B1 (OAI21_X4)
     3   18.98    0.03    0.05    3.21 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_24771_ (net)
                  0.03    0.00    3.21 ^ issue_stage_i.i_scoreboard/_58518_/A2 (AND2_X2)
     2    5.29    0.01    0.04    3.25 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_24912_ (net)
                  0.01    0.00    3.25 ^ issue_stage_i.i_scoreboard/_59524_/B2 (OAI21_X1)
     1    5.42    0.02    0.02    3.27 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_25859_ (net)
                  0.02    0.00    3.27 v issue_stage_i.i_scoreboard/_59536_/B1 (AOI22_X2)
     2    8.11    0.04    0.06    3.33 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
                                         issue_stage_i.rs2_valid_iro_sb (net)
                  0.04    0.00    3.33 ^ issue_stage_i.i_issue_read_operands/_15612_/A (INV_X2)
     2    9.54    0.01    0.02    3.35 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
                                         issue_stage_i.i_issue_read_operands/_12338_ (net)
                  0.01    0.00    3.35 v issue_stage_i.i_issue_read_operands/_15613_/A1 (AND2_X4)
     2    9.78    0.01    0.03    3.38 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
                                         issue_stage_i.i_issue_read_operands/_12339_ (net)
                  0.01    0.00    3.38 v issue_stage_i.i_issue_read_operands/_15614_/A4 (OR4_X4)
     2   25.05    0.02    0.12    3.50 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
                                         issue_stage_i.i_issue_read_operands/_12340_ (net)
                  0.02    0.01    3.51 v issue_stage_i.i_issue_read_operands/_15616_/B2 (AOI21_X4)
     4   14.61    0.03    0.05    3.55 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
                                         issue_stage_i.issue_ack_iro_sb (net)
                  0.03    0.00    3.56 ^ issue_stage_i.i_scoreboard/_29725_/A2 (AND2_X4)
     2   10.35    0.01    0.04    3.59 ^ issue_stage_i.i_scoreboard/_29725_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26039_ (net)
                  0.01    0.00    3.59 ^ issue_stage_i.i_scoreboard/_29731_/A4 (NAND4_X4)
    24   73.40    0.07    0.09    3.69 v issue_stage_i.i_scoreboard/_29731_/ZN (NAND4_X4)
                                         issue_stage_i.i_scoreboard/_26045_ (net)
                  0.07    0.00    3.69 v issue_stage_i.i_scoreboard/_29788_/A1 (OR2_X2)
     2    3.46    0.01    0.07    3.76 v issue_stage_i.i_scoreboard/_29788_/ZN (OR2_X2)
                                         issue_stage_i.i_scoreboard/_26092_ (net)
                  0.01    0.00    3.76 v issue_stage_i.i_scoreboard/_29790_/A1 (NAND2_X1)
     2    4.48    0.02    0.02    3.78 ^ issue_stage_i.i_scoreboard/_29790_/ZN (NAND2_X1)
                                         issue_stage_i.i_scoreboard/_26094_ (net)
                  0.02    0.00    3.78 ^ issue_stage_i.i_scoreboard/_29791_/A (INV_X1)
     3    5.41    0.01    0.02    3.80 v issue_stage_i.i_scoreboard/_29791_/ZN (INV_X1)
                                         issue_stage_i.i_scoreboard/mem_n[1745] (net)
                  0.01    0.00    3.80 v issue_stage_i.i_scoreboard/_41095_/B2 (AOI221_X1)
     1    3.24    0.05    0.09    3.89 ^ issue_stage_i.i_scoreboard/_41095_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/_09729_ (net)
                  0.05    0.00    3.89 ^ issue_stage_i.i_scoreboard/_41098_/B2 (OAI221_X2)
     2   11.70    0.03    0.05    3.94 v issue_stage_i.i_scoreboard/_41098_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_09732_ (net)
                  0.03    0.00    3.94 v issue_stage_i.i_scoreboard/_41107_/A3 (OR4_X4)
     2   15.09    0.02    0.12    4.06 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
                                         issue_stage_i.i_scoreboard/_09741_ (net)
                  0.02    0.00    4.06 v issue_stage_i.i_scoreboard/_41241_/A3 (AND3_X4)
    11   67.11    0.02    0.05    4.11 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
                                         issue_stage_i.i_scoreboard/_09875_ (net)
                  0.02    0.01    4.12 v issue_stage_i.i_scoreboard/_45753_/B2 (OAI21_X4)
    25   68.05    0.08    0.11    4.23 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_13790_ (net)
                  0.09    0.01    4.25 ^ place46589/A (BUF_X2)
     7   14.27    0.02    0.05    4.29 ^ place46589/Z (BUF_X2)
                                         net46589 (net)
                  0.02    0.00    4.29 ^ issue_stage_i.i_scoreboard/_46172_/A (AOI21_X1)
     1    2.08    0.02    0.02    4.31 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_14149_ (net)
                  0.02    0.00    4.31 v issue_stage_i.i_scoreboard/_46177_/B1 (AOI221_X1)
     1    1.60    0.04    0.07    4.38 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/mem_n[2004] (net)
                  0.04    0.00    4.38 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
                                  4.38   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   55.91    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    4.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    4.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    4.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.60    0.01    0.03    4.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    4.10 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.57    0.03    0.06    4.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    4.16 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   28.36    0.02    0.06    4.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.02    0.00    4.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.24    0.02    0.05    4.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.00    4.28 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     2   30.67    0.03    0.06    4.34 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.00    4.34 ^ clkbuf_4_1_0_clk_i_regs/A (CLKBUF_X3)
     4   31.24    0.03    0.06    4.40 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk_i_regs (net)
                  0.03    0.00    4.40 ^ clkbuf_6_6_0_clk_i_regs/A (CLKBUF_X3)
     8   42.11    0.03    0.07    4.47 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_6_0_clk_i_regs (net)
                  0.03    0.00    4.47 ^ clkbuf_9_55_0_clk_i_regs/A (CLKBUF_X3)
     6   18.15    0.02    0.05    4.53 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_55_0_clk_i_regs (net)
                  0.02    0.00    4.53 ^ clkbuf_leaf_410_clk_i_regs/A (CLKBUF_X3)
     5    8.01    0.01    0.04    4.56 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_410_clk_i_regs (net)
                  0.01    0.00    4.56 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    4.56   clock reconvergence pessimism
                         -0.04    4.52   library setup time
                                  4.52   data required time
-----------------------------------------------------------------------------
                                  4.52   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   55.91    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    0.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.60    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.57    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   28.36    0.02    0.06    0.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.24    0.02    0.05    0.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_1_0_clk_i_regs/A (CLKBUF_X3)
     2   27.64    0.02    0.05    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_i_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_3_0_clk_i_regs/A (CLKBUF_X3)
     4   30.94    0.03    0.06    0.40 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk_i_regs (net)
                  0.03    0.00    0.40 ^ clkbuf_6_15_0_clk_i_regs/A (CLKBUF_X3)
     8   43.28    0.03    0.07    0.47 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk_i_regs (net)
                  0.03    0.00    0.47 ^ clkbuf_9_125_0_clk_i_regs/A (CLKBUF_X3)
    11   32.60    0.03    0.06    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_125_0_clk_i_regs (net)
                  0.03    0.00    0.53 ^ clkbuf_leaf_3296_clk_i_regs/A (CLKBUF_X3)
     6    7.99    0.01    0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_3296_clk_i_regs (net)
                  0.01    0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
     4   12.80    0.02    0.14    0.72 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.72 ^ issue_stage_i.i_scoreboard/_59705_/A (HA_X1)
     2    7.18    0.02    0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29689_[0] (net)
                  0.02    0.00    0.76 ^ issue_stage_i.i_scoreboard/_30990_/A2 (AND2_X4)
    19   63.52    0.04    0.06    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26463_ (net)
                  0.04    0.01    0.84 ^ place52786/A (BUF_X2)
    15   37.85    0.04    0.07    0.91 ^ place52786/Z (BUF_X2)
                                         net52786 (net)
                  0.04    0.00    0.91 ^ issue_stage_i.i_scoreboard/_33845_/A (AOI21_X1)
     1    2.06    0.02    0.02    0.93 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03159_ (net)
                  0.02    0.00    0.93 v issue_stage_i.i_scoreboard/_33846_/A (AOI21_X1)
     1    1.94    0.02    0.04    0.97 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03160_ (net)
                  0.02    0.00    0.97 ^ issue_stage_i.i_scoreboard/_33847_/B1 (OAI21_X1)
     1    1.25    0.01    0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03161_ (net)
                  0.01    0.00    0.99 v issue_stage_i.i_scoreboard/_33848_/A (MUX2_X1)
     1    1.89    0.01    0.06    1.05 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03162_ (net)
                  0.01    0.00    1.05 v issue_stage_i.i_scoreboard/_33849_/B (MUX2_X1)
     1    1.29    0.01    0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03163_ (net)
                  0.01    0.00    1.11 v issue_stage_i.i_scoreboard/_33850_/B (MUX2_X1)
     1    2.18    0.01    0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03164_ (net)
                  0.01    0.00    1.17 v issue_stage_i.i_scoreboard/_33851_/B (MUX2_X2)
     3   26.56    0.02    0.07    1.24 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
                                         commit_instr_id_commit[286] (net)
                  0.02    0.01    1.25 v _05274_/A2 (AND2_X1)
     1    1.61    0.01    0.04    1.29 v _05274_/ZN (AND2_X1)
                                         _00557_ (net)
                  0.01    0.00    1.29 v _05276_/A (OAI21_X1)
     1    2.08    0.02    0.02    1.31 ^ _05276_/ZN (OAI21_X1)
                                         _00559_ (net)
                  0.02    0.00    1.31 ^ _05277_/B2 (AOI21_X1)
     1    1.65    0.01    0.02    1.33 v _05277_/ZN (AOI21_X1)
                                         _00560_ (net)
                  0.01    0.00    1.33 v _05282_/A2 (AOI22_X1)
     2    4.76    0.04    0.05    1.38 ^ _05282_/ZN (AOI22_X1)
                                         _00565_ (net)
                  0.04    0.00    1.38 ^ _05323_/A2 (NOR2_X1)
     2    2.87    0.01    0.02    1.40 v _05323_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.01    0.00    1.40 v _05324_/A3 (NOR3_X1)
     1    3.64    0.04    0.07    1.47 ^ _05324_/ZN (NOR3_X1)
                                         _00603_ (net)
                  0.04    0.00    1.47 ^ _05325_/A2 (OR2_X4)
     7   33.48    0.02    0.05    1.52 ^ _05325_/ZN (OR2_X4)
                                         _00604_ (net)
                  0.02    0.00    1.52 ^ _09433_/A2 (NOR3_X1)
     2    6.16    0.02    0.02    1.54 v _09433_/ZN (NOR3_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.02    0.00    1.54 v place50025/A (BUF_X2)
     3    8.35    0.01    0.03    1.57 v place50025/Z (BUF_X2)
                                         net50025 (net)
                  0.01    0.00    1.57 v csr_regfile_i/_07781_/A4 (OR4_X4)
     4   15.49    0.02    0.11    1.68 v csr_regfile_i/_07781_/ZN (OR4_X4)
                                         csr_regfile_i/_02700_ (net)
                  0.02    0.00    1.69 v csr_regfile_i/_07782_/A2 (OR2_X4)
     3    8.60    0.01    0.05    1.74 v csr_regfile_i/_07782_/ZN (OR2_X4)
                                         csr_regfile_i/_02701_ (net)
                  0.01    0.00    1.74 v csr_regfile_i/_10092_/B1 (AOI21_X2)
     2    9.23    0.03    0.04    1.78 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
                                         csr_regfile_i/_04946_ (net)
                  0.03    0.00    1.78 ^ csr_regfile_i/_10098_/A1 (AND3_X1)
     1    3.42    0.01    0.05    1.83 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
                                         csr_regfile_i/_04952_ (net)
                  0.01    0.00    1.83 ^ csr_regfile_i/_10119_/B1 (AOI21_X2)
     3   11.30    0.02    0.02    1.86 v csr_regfile_i/_10119_/ZN (AOI21_X2)
                                         csr_regfile_i/_04973_ (net)
                  0.02    0.00    1.86 v csr_regfile_i/_12202_/A2 (NOR2_X1)
     2    3.53    0.03    0.04    1.90 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
                                         csr_regfile_i/_06451_ (net)
                  0.03    0.00    1.90 ^ csr_regfile_i/_12210_/A1 (OR2_X2)
     2    6.47    0.01    0.03    1.93 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.01    0.00    1.93 ^ _05340_/A1 (NAND3_X2)
     3   10.35    0.02    0.03    1.96 v _05340_/ZN (NAND3_X2)
                                         _00618_ (net)
                  0.02    0.00    1.96 v _09542_/A2 (AND2_X4)
    30   61.16    0.02    0.05    2.01 v _09542_/ZN (AND2_X4)
                                         _03969_ (net)
                  0.02    0.01    2.02 v _09584_/A2 (AOI22_X1)
     1    2.56    0.03    0.04    2.06 ^ _09584_/ZN (AOI22_X1)
                                         _03996_ (net)
                  0.03    0.00    2.06 ^ _09585_/A2 (NOR2_X1)
     2    3.54    0.01    0.02    2.08 v _09585_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[114] (net)
                  0.01    0.00    2.08 v csr_regfile_i/_12730_/A4 (NOR4_X1)
     1    5.19    0.07    0.12    2.20 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
                                         csr_regfile_i/_06910_ (net)
                  0.07    0.00    2.20 ^ csr_regfile_i/_12732_/A3 (NAND4_X1)
     1    1.73    0.02    0.04    2.24 v csr_regfile_i/_12732_/ZN (NAND4_X1)
                                         csr_regfile_i/_06912_ (net)
                  0.02    0.00    2.24 v csr_regfile_i/_12733_/A3 (NOR3_X1)
     2    3.55    0.04    0.07    2.31 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
                                         csr_regfile_i/_06913_ (net)
                  0.04    0.00    2.31 ^ csr_regfile_i/_12758_/A (INV_X1)
     1    3.62    0.01    0.02    2.32 v csr_regfile_i/_12758_/ZN (INV_X1)
                                         csr_regfile_i/_06937_ (net)
                  0.01    0.00    2.32 v csr_regfile_i/_12759_/A2 (OR4_X4)
     2    6.46    0.02    0.09    2.42 v csr_regfile_i/_12759_/ZN (OR4_X4)
                                         csr_regfile_i/_06938_ (net)
                  0.02    0.00    2.42 v csr_regfile_i/_15107_/B1 (OAI21_X2)
     3    7.31    0.03    0.04    2.46 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.46 ^ _05353_/A2 (NOR3_X1)
     1    5.75    0.02    0.02    2.48 v _05353_/ZN (NOR3_X1)
                                         _00630_ (net)
                  0.02    0.00    2.48 v _05354_/A2 (NAND2_X4)
     2   28.06    0.02    0.03    2.51 ^ _05354_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.01    2.52 ^ ex_stage_i/_21292_/A (INV_X2)
     3   10.56    0.01    0.02    2.54 v ex_stage_i/_21292_/ZN (INV_X2)
                                         ex_stage_i/_15093_ (net)
                  0.01    0.00    2.54 v ex_stage_i/_31273_/A (OAI21_X1)
     1    2.00    0.02    0.02    2.56 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
                                         ex_stage_i/_09082_ (net)
                  0.02    0.00    2.56 ^ ex_stage_i/_31274_/A2 (NAND2_X1)
     2    5.50    0.01    0.02    2.58 v ex_stage_i/_31274_/ZN (NAND2_X1)
                                         ex_stage_i/_09083_ (net)
                  0.01    0.00    2.58 v ex_stage_i/_32166_/A2 (AND2_X4)
     2   15.54    0.01    0.03    2.62 v ex_stage_i/_32166_/ZN (AND2_X4)
                                         ex_stage_i/_09961_ (net)
                  0.01    0.00    2.62 v ex_stage_i/_33900_/S (MUX2_X2)
    16   57.18    0.07    0.12    2.74 ^ ex_stage_i/_33900_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.07    0.00    2.75 ^ place47116/A (BUF_X2)
    14   43.78    0.05    0.08    2.83 ^ place47116/Z (BUF_X2)
                                         net47116 (net)
                  0.05    0.00    2.83 ^ issue_stage_i.i_scoreboard/_56964_/S (MUX2_X1)
     1    1.81    0.01    0.06    2.89 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_23428_ (net)
                  0.01    0.00    2.89 v issue_stage_i.i_scoreboard/_56965_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    2.93 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
                                         issue_stage_i.i_scoreboard/_23429_ (net)
                  0.02    0.00    2.93 ^ issue_stage_i.i_scoreboard/_56973_/B1 (OAI221_X2)
     3    8.22    0.03    0.04    2.97 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_23437_ (net)
                  0.03    0.00    2.97 v issue_stage_i.i_scoreboard/_58188_/B (XNOR2_X1)
     1    2.74    0.02    0.05    3.02 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
                                         issue_stage_i.i_scoreboard/_24587_ (net)
                  0.02    0.00    3.02 v issue_stage_i.i_scoreboard/_58198_/A1 (NOR4_X2)
     2   11.72    0.08    0.09    3.11 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
                                         issue_stage_i.i_scoreboard/_24597_ (net)
                  0.08    0.00    3.12 ^ issue_stage_i.i_scoreboard/_58199_/B (OAI211_X4)
     2   12.91    0.02    0.04    3.16 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
                                         issue_stage_i.i_scoreboard/_24598_ (net)
                  0.02    0.00    3.16 v issue_stage_i.i_scoreboard/_58373_/B1 (OAI21_X4)
     3   18.98    0.03    0.05    3.21 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_24771_ (net)
                  0.03    0.00    3.21 ^ issue_stage_i.i_scoreboard/_58518_/A2 (AND2_X2)
     2    5.29    0.01    0.04    3.25 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_24912_ (net)
                  0.01    0.00    3.25 ^ issue_stage_i.i_scoreboard/_59524_/B2 (OAI21_X1)
     1    5.42    0.02    0.02    3.27 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_25859_ (net)
                  0.02    0.00    3.27 v issue_stage_i.i_scoreboard/_59536_/B1 (AOI22_X2)
     2    8.11    0.04    0.06    3.33 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
                                         issue_stage_i.rs2_valid_iro_sb (net)
                  0.04    0.00    3.33 ^ issue_stage_i.i_issue_read_operands/_15612_/A (INV_X2)
     2    9.54    0.01    0.02    3.35 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
                                         issue_stage_i.i_issue_read_operands/_12338_ (net)
                  0.01    0.00    3.35 v issue_stage_i.i_issue_read_operands/_15613_/A1 (AND2_X4)
     2    9.78    0.01    0.03    3.38 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
                                         issue_stage_i.i_issue_read_operands/_12339_ (net)
                  0.01    0.00    3.38 v issue_stage_i.i_issue_read_operands/_15614_/A4 (OR4_X4)
     2   25.05    0.02    0.12    3.50 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
                                         issue_stage_i.i_issue_read_operands/_12340_ (net)
                  0.02    0.01    3.51 v issue_stage_i.i_issue_read_operands/_15616_/B2 (AOI21_X4)
     4   14.61    0.03    0.05    3.55 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
                                         issue_stage_i.issue_ack_iro_sb (net)
                  0.03    0.00    3.56 ^ issue_stage_i.i_scoreboard/_29725_/A2 (AND2_X4)
     2   10.35    0.01    0.04    3.59 ^ issue_stage_i.i_scoreboard/_29725_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26039_ (net)
                  0.01    0.00    3.59 ^ issue_stage_i.i_scoreboard/_29731_/A4 (NAND4_X4)
    24   73.40    0.07    0.09    3.69 v issue_stage_i.i_scoreboard/_29731_/ZN (NAND4_X4)
                                         issue_stage_i.i_scoreboard/_26045_ (net)
                  0.07    0.00    3.69 v issue_stage_i.i_scoreboard/_29788_/A1 (OR2_X2)
     2    3.46    0.01    0.07    3.76 v issue_stage_i.i_scoreboard/_29788_/ZN (OR2_X2)
                                         issue_stage_i.i_scoreboard/_26092_ (net)
                  0.01    0.00    3.76 v issue_stage_i.i_scoreboard/_29790_/A1 (NAND2_X1)
     2    4.48    0.02    0.02    3.78 ^ issue_stage_i.i_scoreboard/_29790_/ZN (NAND2_X1)
                                         issue_stage_i.i_scoreboard/_26094_ (net)
                  0.02    0.00    3.78 ^ issue_stage_i.i_scoreboard/_29791_/A (INV_X1)
     3    5.41    0.01    0.02    3.80 v issue_stage_i.i_scoreboard/_29791_/ZN (INV_X1)
                                         issue_stage_i.i_scoreboard/mem_n[1745] (net)
                  0.01    0.00    3.80 v issue_stage_i.i_scoreboard/_41095_/B2 (AOI221_X1)
     1    3.24    0.05    0.09    3.89 ^ issue_stage_i.i_scoreboard/_41095_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/_09729_ (net)
                  0.05    0.00    3.89 ^ issue_stage_i.i_scoreboard/_41098_/B2 (OAI221_X2)
     2   11.70    0.03    0.05    3.94 v issue_stage_i.i_scoreboard/_41098_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_09732_ (net)
                  0.03    0.00    3.94 v issue_stage_i.i_scoreboard/_41107_/A3 (OR4_X4)
     2   15.09    0.02    0.12    4.06 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
                                         issue_stage_i.i_scoreboard/_09741_ (net)
                  0.02    0.00    4.06 v issue_stage_i.i_scoreboard/_41241_/A3 (AND3_X4)
    11   67.11    0.02    0.05    4.11 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
                                         issue_stage_i.i_scoreboard/_09875_ (net)
                  0.02    0.01    4.12 v issue_stage_i.i_scoreboard/_45753_/B2 (OAI21_X4)
    25   68.05    0.08    0.11    4.23 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_13790_ (net)
                  0.09    0.01    4.25 ^ place46589/A (BUF_X2)
     7   14.27    0.02    0.05    4.29 ^ place46589/Z (BUF_X2)
                                         net46589 (net)
                  0.02    0.00    4.29 ^ issue_stage_i.i_scoreboard/_46172_/A (AOI21_X1)
     1    2.08    0.02    0.02    4.31 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_14149_ (net)
                  0.02    0.00    4.31 v issue_stage_i.i_scoreboard/_46177_/B1 (AOI221_X1)
     1    1.60    0.04    0.07    4.38 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/mem_n[2004] (net)
                  0.04    0.00    4.38 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
                                  4.38   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   55.91    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    4.01 ^ wire1/A (BUF_X8)
     2   55.54    0.01    0.03    4.05 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    4.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.60    0.01    0.03    4.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    4.10 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.57    0.03    0.06    4.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    4.16 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   28.36    0.02    0.06    4.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.02    0.00    4.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.24    0.02    0.05    4.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.00    4.28 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     2   30.67    0.03    0.06    4.34 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.00    4.34 ^ clkbuf_4_1_0_clk_i_regs/A (CLKBUF_X3)
     4   31.24    0.03    0.06    4.40 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk_i_regs (net)
                  0.03    0.00    4.40 ^ clkbuf_6_6_0_clk_i_regs/A (CLKBUF_X3)
     8   42.11    0.03    0.07    4.47 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_6_0_clk_i_regs (net)
                  0.03    0.00    4.47 ^ clkbuf_9_55_0_clk_i_regs/A (CLKBUF_X3)
     6   18.15    0.02    0.05    4.53 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_55_0_clk_i_regs (net)
                  0.02    0.00    4.53 ^ clkbuf_leaf_410_clk_i_regs/A (CLKBUF_X3)
     5    8.01    0.01    0.04    4.56 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_410_clk_i_regs (net)
                  0.01    0.00    4.56 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    4.56   clock reconvergence pessimism
                         -0.04    4.52   library setup time
                                  4.52   data required time
-----------------------------------------------------------------------------
                                  4.52   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.07325012981891632

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3690

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
1.6597152948379517

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0657

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ wire1/Z (BUF_X8)
   0.05    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.47 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
   0.14    0.72 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
   0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
   0.06    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
   0.08    0.91 ^ place52786/Z (BUF_X2)
   0.02    0.93 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
   0.04    0.97 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
   0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
   0.06    1.05 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
   0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
   0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
   0.07    1.24 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
   0.05    1.29 v _05274_/ZN (AND2_X1)
   0.02    1.31 ^ _05276_/ZN (OAI21_X1)
   0.02    1.33 v _05277_/ZN (AOI21_X1)
   0.05    1.38 ^ _05282_/ZN (AOI22_X1)
   0.02    1.40 v _05323_/ZN (NOR2_X1)
   0.07    1.47 ^ _05324_/ZN (NOR3_X1)
   0.05    1.52 ^ _05325_/ZN (OR2_X4)
   0.02    1.54 v _09433_/ZN (NOR3_X1)
   0.03    1.57 v place50025/Z (BUF_X2)
   0.11    1.68 v csr_regfile_i/_07781_/ZN (OR4_X4)
   0.05    1.74 v csr_regfile_i/_07782_/ZN (OR2_X4)
   0.04    1.78 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
   0.06    1.83 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
   0.02    1.86 v csr_regfile_i/_10119_/ZN (AOI21_X2)
   0.04    1.90 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
   0.03    1.93 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
   0.03    1.96 v _05340_/ZN (NAND3_X2)
   0.05    2.01 v _09542_/ZN (AND2_X4)
   0.05    2.06 ^ _09584_/ZN (AOI22_X1)
   0.02    2.08 v _09585_/ZN (NOR2_X1)
   0.12    2.20 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
   0.04    2.24 v csr_regfile_i/_12732_/ZN (NAND4_X1)
   0.07    2.31 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
   0.02    2.32 v csr_regfile_i/_12758_/ZN (INV_X1)
   0.09    2.42 v csr_regfile_i/_12759_/ZN (OR4_X4)
   0.04    2.46 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
   0.02    2.48 v _05353_/ZN (NOR3_X1)
   0.03    2.51 ^ _05354_/ZN (NAND2_X4)
   0.03    2.54 v ex_stage_i/_21292_/ZN (INV_X2)
   0.02    2.56 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
   0.02    2.58 v ex_stage_i/_31274_/ZN (NAND2_X1)
   0.03    2.62 v ex_stage_i/_32166_/ZN (AND2_X4)
   0.13    2.74 ^ ex_stage_i/_33900_/Z (MUX2_X2)
   0.08    2.83 ^ place47116/Z (BUF_X2)
   0.06    2.89 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
   0.04    2.93 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
   0.04    2.97 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
   0.05    3.02 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
   0.09    3.11 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
   0.04    3.16 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
   0.05    3.21 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
   0.04    3.25 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
   0.02    3.27 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
   0.06    3.33 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
   0.02    3.35 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
   0.03    3.38 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
   0.12    3.50 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
   0.06    3.55 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
   0.04    3.59 ^ issue_stage_i.i_scoreboard/_29725_/ZN (AND2_X4)
   0.09    3.69 v issue_stage_i.i_scoreboard/_29731_/ZN (NAND4_X4)
   0.07    3.76 v issue_stage_i.i_scoreboard/_29788_/ZN (OR2_X2)
   0.02    3.78 ^ issue_stage_i.i_scoreboard/_29790_/ZN (NAND2_X1)
   0.02    3.80 v issue_stage_i.i_scoreboard/_29791_/ZN (INV_X1)
   0.09    3.89 ^ issue_stage_i.i_scoreboard/_41095_/ZN (AOI221_X1)
   0.05    3.94 v issue_stage_i.i_scoreboard/_41098_/ZN (OAI221_X2)
   0.12    4.06 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
   0.06    4.11 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
   0.12    4.23 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
   0.06    4.29 ^ place46589/Z (BUF_X2)
   0.02    4.31 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
   0.07    4.38 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
   0.00    4.38 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
           4.38   data arrival time

   4.00    4.00   clock core_clock (rise edge)
   0.00    4.00   clock source latency
   0.00    4.00 ^ clk_i (in)
   0.05    4.05 ^ wire1/Z (BUF_X8)
   0.05    4.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    4.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.28 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.34 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.40 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    4.47 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.53 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    4.56 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
   0.00    4.56 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
   0.00    4.56   clock reconvergence pessimism
  -0.04    4.52   library setup time
           4.52   data required time
---------------------------------------------------------
           4.52   data required time
          -4.38   data arrival time
---------------------------------------------------------
           0.14   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ wire1/Z (BUF_X8)
   0.05    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_5_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.47 ^ clkbuf_6_21_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.53 ^ clkbuf_9_171_0_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.53 ^ i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
   0.13    0.66 ^ i_cache_subsystem.i_icache.tag_q[15]$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.68 v _10770_/ZN (NOR2_X4)
   0.01    0.70 v i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0/wd_in[15] (fakeram45_256x16)
           0.70   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ wire1/Z (BUF_X8)
   0.05    0.10 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.12 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.06    0.18 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.06    0.24 ^ clkbuf_1_1_0_clk_i/Z (CLKBUF_X3)
   0.06    0.30 ^ clkbuf_2_2_0_clk_i/Z (CLKBUF_X3)
   0.06    0.36 ^ clkbuf_2_2_1_clk_i/Z (CLKBUF_X3)
   0.03    0.39 ^ max_length11/Z (BUF_X16)
   0.04    0.43 ^ wire6/Z (BUF_X8)
   0.16    0.59 ^ clkbuf_leaf_7_clk_i/Z (CLKBUF_X3)
   0.01    0.60 ^ i_cache_subsystem.i_icache.sram_block_1__tag_sram.genblk1_0__i_ram/macro_mem_0/clk (fakeram45_256x16)
   0.00    0.60   clock reconvergence pessimism
   0.05    0.65   library hold time
           0.65   data required time
---------------------------------------------------------
           0.65   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.3825

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.1394

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
3.180833

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.77e-02   1.35e-03   1.86e-03   4.09e-02  18.5%
Combinational          8.17e-03   1.51e-02   5.43e-03   2.87e-02  13.0%
Clock                  1.61e-02   1.85e-02   2.53e-04   3.49e-02  15.8%
Macro                  9.38e-02   0.00e+00   2.24e-02   1.16e-01  52.7%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-01   3.50e-02   3.00e-02   2.21e-01 100.0%
                          70.6%      15.8%      13.6%
