
Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<4>;
.reg .b32 %r<37>;
.reg .b64 %rd<13>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[128];
ld.param.u64 %rd4, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
ld.param.u64 %rd5, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd6, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
mov.u32 %r1, %tid.x;
setp.gt.u32 %p1, %r1, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r7, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r8, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r7], %r8;
//
$L__BB0_2:
setp.gt.u32 %p2, %r1, 31;
bar.sync 0;
ld.shared.u32 %r2, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r28, %r2, 128;
cvta.to.global.u64 %rd9, %rd6;
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd1, %rd9, %rd10;
ld.global.u32 %r10, [%rd1];
ld.global.u32 %r3, [%rd1+512];
ld.global.u32 %r4, [%rd1+1024];
ld.global.u32 %r5, [%rd1+1536];
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r2],{%r10, %r3, %r4, %r5};

//
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r28],{%r10, %r3, %r4, %r5};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
//
mov.u64 %rd7, %clock64;
//
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r2],{%r10, %r3, %r4, %r5};

//
//
tcgen05.ld.sync.aligned.32x32b.x4.b32{%r24, %r25, %r26, %r27},[%r28];

//
//
tcgen05.wait::st.sync.aligned; 
//
//
tcgen05.ld.sync.aligned.32x32b.x4.b32{%r29, %r30, %r31, %r32},[%r2];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r34, %r29, %r24;
add.s32 %r6, %r34, %r10;
//
mov.u64 %rd8, %clock64;
//
bar.sync 0;
@%p2 bra $L__BB0_4;
mov.b32 %r36, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r2, %r36; 
}
//
$L__BB0_4:
bar.sync 0;
setp.ne.s32 %p3, %r1, 0;
@%p3 bra $L__BB0_6;
cvta.to.global.u64 %rd11, %rd4;
st.global.u64 [%rd11], %rd7;
cvta.to.global.u64 %rd12, %rd5;
st.global.u64 [%rd12], %rd8;
$L__BB0_6:
st.global.u32 [%rd1], %r6;
st.global.u32 [%rd1+512], %r3;
st.global.u32 [%rd1+1024], %r4;
st.global.u32 [%rd1+1536], %r5;
ret;

}


Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100a
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100a
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<4>;
.reg .b32 %r<37>;
.reg .b64 %rd<13>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[128];
ld.param.u64 %rd4, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
ld.param.u64 %rd5, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd6, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
mov.u32 %r1, %tid.x;
setp.gt.u32 %p1, %r1, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r7, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r8, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r7], %r8;
//
$L__BB0_2:
setp.gt.u32 %p2, %r1, 31;
bar.sync 0;
ld.shared.u32 %r2, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r28, %r2, 128;
cvta.to.global.u64 %rd9, %rd6;
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd1, %rd9, %rd10;
ld.global.u32 %r10, [%rd1];
ld.global.u32 %r3, [%rd1+512];
ld.global.u32 %r4, [%rd1+1024];
ld.global.u32 %r5, [%rd1+1536];
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r2],{%r10, %r3, %r4, %r5};

//
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r28],{%r10, %r3, %r4, %r5};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
//
mov.u64 %rd7, %clock64;
//
//
tcgen05.st.sync.aligned.32x32b.x4.b32[%r2],{%r10, %r3, %r4, %r5};

//
//
tcgen05.ld.sync.aligned.32x32b.x4.b32{%r24, %r25, %r26, %r27},[%r28];

//
//
tcgen05.wait::st.sync.aligned; 
//
//
tcgen05.ld.sync.aligned.32x32b.x4.b32{%r29, %r30, %r31, %r32},[%r2];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r34, %r29, %r24;
add.s32 %r6, %r34, %r10;
//
mov.u64 %rd8, %clock64;
//
bar.sync 0;
@%p2 bra $L__BB0_4;
mov.b32 %r36, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r2, %r36; 
}
//
$L__BB0_4:
bar.sync 0;
setp.ne.s32 %p3, %r1, 0;
@%p3 bra $L__BB0_6;
cvta.to.global.u64 %rd11, %rd4;
st.global.u64 [%rd11], %rd7;
cvta.to.global.u64 %rd12, %rd5;
st.global.u64 [%rd12], %rd8;
$L__BB0_6:
st.global.u32 [%rd1], %r6;
st.global.u32 [%rd1+512], %r3;
st.global.u32 [%rd1+1024], %r4;
st.global.u32 [%rd1+1536], %r5;
ret;

}

