Simulator report for CSE2441Project
Mon Nov 30 08:50:36 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 232 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                               ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                   ;               ;
; Vector input source                                                                        ; C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                    ; On            ;
; Check outputs                                                                              ; Off                                                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                   ; Off           ;
; Detect glitches                                                                            ; Off                                                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------+
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 232          ;
; Total output ports checked                          ; 228          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 228          ;
; Total output ports with no 1-value coverage         ; 228          ;
; Total output ports with no 0-value coverage         ; 228          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |CSE2441Project|Clock                                                                                             ; |CSE2441Project|Clock                                                                                       ; out              ;
; |CSE2441Project|StartStop                                                                                         ; |CSE2441Project|StartStop                                                                                   ; out              ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst5                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst5              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst3                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst3              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst4                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst4              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst2                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst2              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst5                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst5              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst3                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst3              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst4                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst4              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst2                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst2              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst                      ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst                ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst2                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst2               ; out0             ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|25                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|25                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|53                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|53                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|86                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|86                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|14                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|14                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|26                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|26                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|52                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|52                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|85                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|85                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|13                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|13                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|5                                                           ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|5                                                     ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|24                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|24                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|54                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|54                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|87                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|87                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|15                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|15                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|51                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|51                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|23                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|23                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|55                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|55                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|88                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|88                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|16                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|16                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|21                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|21                                                    ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|53                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|53                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|86                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|86                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|14                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|14                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|52                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|52                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|85                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|85                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|13                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|13                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|5                                                            ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|5                                                      ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|54                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|54                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|87                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|87                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|15                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|15                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|51                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|51                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|55                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|55                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|88                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|88                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|16                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|16                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|21                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|21                                                     ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|25                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|25                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|20                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|20                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|21                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|21                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|24                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|24                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|18                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|18                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|19                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|19                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|23                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|23                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|16                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|16                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|17                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|17                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|22                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|22                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|14                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|14                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|15                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|15                                                            ; out0             ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|16                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|16                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|15                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|15                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|14                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|14                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|13                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|13                                                  ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S_527                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S_527                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.A                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.A                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.T_508                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.T_508                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~0                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F_756                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F_756                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~0                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~0                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G_740                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G_740                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~1                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~1                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H_724                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H_724                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~2                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~2                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I_708                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I_708                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~3                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~3                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M_635                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M_635                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~4                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~4                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P_581                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P_581                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~1                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~2                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~3                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.A~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.A~0                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11                                                                      ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11                                                                ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr2                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr2                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~5                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~5                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.R_546                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.R_546                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~4                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~4                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~4                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~6                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~6                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.O_600                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.O_600                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.N_619                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.N_619                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~7                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~7                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.L_654                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.L_654                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.K_673                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.K_673                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~8                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~8                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~9                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~9                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~10                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~10                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~11                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~11                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.E_775                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.E_775                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.D_794                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.D_794                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.C_813                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.C_813                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.B_832                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.B_832                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~0                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~0                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~1                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~1                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C0                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C0                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~1                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~1                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~2                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~2                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C2                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C2                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C9                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C9                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C8                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C8                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C1                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C1                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~1                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~1                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~2                                                                    ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~2                                                              ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~2                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~2                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~3                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~3                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C5                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C5                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~4                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~4                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~5                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~5                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C14                                                                      ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C14                                                                ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~4                                                                    ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~4                                                              ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~5                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~5                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~9                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~9                                                            ; out0             ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; portadataout0    ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector1~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector1~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector3~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector3~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector5~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector5~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector7~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector7~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector9~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector9~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector11~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector11~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector13~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector13~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector15~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector15~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector17~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector17~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector19~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector19~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector21~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector21~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector23~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector23~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector25~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector25~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector27~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector27~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~0                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~0                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~1                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~1                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~2                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~2                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~3                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~3                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~4                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~4                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~5                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~5                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |CSE2441Project|Clock                                                                                             ; |CSE2441Project|Clock                                                                                       ; out              ;
; |CSE2441Project|StartStop                                                                                         ; |CSE2441Project|StartStop                                                                                   ; out              ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst4|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst5                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst5              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst3                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst3              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst4                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst4              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst2                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst3|inst2              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst6                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst6              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst               ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst5                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst5              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst3                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst3              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst4                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst4              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst2                    ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst2|inst2              ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst                      ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst                ; out0             ;
; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst2                     ; |CSE2441Project|4BitALU:inst3|AdderSubtractor:inst|RippleCarryAdder:inst|FullAdder:inst|inst2               ; out0             ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; regout           ;
; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                        ; |CSE2441Project|BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|25                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|25                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|53                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|53                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|86                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|86                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|14                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|14                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|26                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|26                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|52                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|52                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|85                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|85                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|13                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|13                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|5                                                           ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|5                                                     ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|24                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|24                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|54                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|54                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|87                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|87                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|15                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|15                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|51                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|51                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|23                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|23                                                    ; regout           ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|55                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|55                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|88                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|88                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|16                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|16                                                    ; out0             ;
; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|21                                                          ; |CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|21                                                    ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|53                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|53                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|86                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|86                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|14                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|14                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|52                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|52                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|85                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|85                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|13                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|13                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|5                                                            ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|5                                                      ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|54                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|54                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|87                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|87                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|15                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|15                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|51                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|51                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|55                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|55                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|88                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|88                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|16                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|16                                                     ; out0             ;
; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|21                                                           ; |CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|21                                                     ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|25                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|25                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|20                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|20                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|21                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|21                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|24                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|24                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|18                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|18                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|19                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|19                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|23                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|23                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|16                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|16                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|17                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|17                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|22                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|22                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|14                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|14                                                            ; out0             ;
; |CSE2441Project|AddrSelector:inst7|74157:inst|15                                                                  ; |CSE2441Project|AddrSelector:inst7|74157:inst|15                                                            ; out0             ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|16                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|16                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|15                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|15                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|14                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|14                                                  ; regout           ;
; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|13                                                        ; |CSE2441Project|IR:inst2|RegisterPIPO75:inst|74175:inst|13                                                  ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S_527                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S_527                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.A                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.A                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.T_508                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.T_508                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~0                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U                                                            ; regout           ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F_756                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F_756                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~0                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~0                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G_740                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G_740                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~1                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~1                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H_724                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H_724                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~2                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~2                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I_708                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I_708                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~3                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~3                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M_635                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M_635                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~4                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~4                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P_581                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P_581                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~1                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~2                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~3                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.A~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.A~0                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11                                                                      ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11                                                                ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr2                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr2                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~5                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~5                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F~0                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.F~0                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~1                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.G~1                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.R_546                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.R_546                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~2                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.H~2                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~3                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.I~3                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.M~4                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.P~4                                                      ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~4                                                            ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.S~4                                                      ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~6                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~6                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.O_600                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.O_600                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.N_619                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.N_619                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~7                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~7                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.L_654                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.L_654                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.K_673                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.K_673                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~8                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~8                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~9                                                                   ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~9                                                             ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~10                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~10                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~11                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|comb~11                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.E_775                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.E_775                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.D_794                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.D_794                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.C_813                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.C_813                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.B_832                                                          ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.B_832                                                    ; out              ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~0                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~0                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~1                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~1                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C0                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C0                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.B~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.C~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~1                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~1                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.D~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~2                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr0~2                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.E~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C2                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C2                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.F~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C9                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C9                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.G~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C8                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C8                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.H~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C1                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C1                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.I~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.J_692~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.J~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.K~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~1                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~1                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.L~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~2                                                                    ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~2                                                              ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.M~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~2                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~2                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.N~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~3                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~3                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.O~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C5                                                                       ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C5                                                                 ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.P~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.Q_565~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.Q~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~4                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~4                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.R~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~5                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|WideOr1~5                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.S~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C14                                                                      ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C14                                                                ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.T~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489~0                                                        ; |CSE2441Project|CU:inst1|triscFSM1:inst2|nextstate.U_489~0                                                  ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U~0                                                                ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state.U~0                                                          ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~4                                                                    ; |CSE2441Project|CU:inst1|triscFSM1:inst2|C11~4                                                              ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~5                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~5                                                            ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~9                                                                  ; |CSE2441Project|CU:inst1|triscFSM1:inst2|state~9                                                            ; out0             ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; portadataout0    ;
; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7 ; |CSE2441Project|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; portadataout0    ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector1~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector1~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector3~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector3~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector5~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector5~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector7~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector7~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector9~0                                                              ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector9~0                                                        ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector11~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector11~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector13~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector13~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector15~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector15~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector17~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector17~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector19~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector19~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector21~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector21~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector23~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector23~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector25~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector25~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector27~0                                                             ; |CSE2441Project|CU:inst1|triscFSM1:inst2|Selector27~0                                                       ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~0                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~0                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~1                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~1                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~2                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~2                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~3                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~3                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~4                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~4                                                                ; out0             ;
; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~5                                                                      ; |CSE2441Project|CU:inst1|ID:inst1|Decoder0~5                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 30 08:50:36 2020
Info: Command: quartus_sim --simulation_results_format=VWF CSE2441Project -c CSE2441Project
Info (324025): Using vector source file "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/Waveform1.vwf"
Warning (328014): Can't find node "MAR[3]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MAR[2]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MAR[1]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MAR[0]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[7]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[6]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[5]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[4]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[3]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[2]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[1]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDI[0]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[7]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[6]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[5]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[4]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[3]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[2]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[1]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "MDO[0]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control0" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control1" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control2" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control3" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control4" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control5" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control7" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control8" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control9" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control10" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control11" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control12" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control13" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "Control14" for functional simulation. Ignored vector source file node.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.00 %
Info (328052): Number of transitions in simulation is 0
Info (324045): Vector file CSE2441Project.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4453 megabytes
    Info: Processing ended: Mon Nov 30 08:50:36 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


