// Seed: 3559782955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) #1;
  wire id_8;
  assign id_1 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5
    , id_7
);
  reg id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  initial begin : LABEL_0
    id_4 = 1;
    #1 id_4 = id_7 - 1;
    id_8 <= 1 != id_3;
  end
endmodule
