===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.6514 seconds

  ----Wall Time----  ----Name----
    4.2932 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.5299 (  9.1%)    Parse modules
    0.7216 (  1.9%)    Verify circuit
   19.9659 ( 51.7%)  'firrtl.circuit' Pipeline
    1.5184 (  3.9%)    'firrtl.module' Pipeline
    1.4163 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1020 (  0.3%)      LowerCHIRRTLPass
    0.1230 (  0.3%)    InferWidths
    0.8471 (  2.2%)    InferResets
    0.0556 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0862 (  0.2%)    WireDFT
    0.0907 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7495 (  1.9%)    LowerFIRRTLTypes
    8.1386 ( 21.1%)    'firrtl.module' Pipeline
    0.8436 (  2.2%)      ExpandWhens
    0.0214 (  0.1%)      RemoveInvalid
    6.7825 ( 17.5%)      Canonicalizer
    0.4911 (  1.3%)      InferReadWrite
    0.6389 (  1.7%)    Inliner
    1.3196 (  3.4%)    IMConstProp
    0.0746 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0735 (  0.2%)    BlackBoxReader
    0.0735 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.2417 ( 13.6%)    'firrtl.module' Pipeline
    5.2417 ( 13.6%)      Canonicalizer
    0.5105 (  1.3%)    RemoveUnusedPorts
    0.0741 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4660 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.3367 ( 11.2%)  LowerFIRRTLToHW
    0.0731 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.6492 ( 12.0%)  'hw.module' Pipeline
    1.0450 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8621 (  7.4%)    Canonicalizer
    0.7420 (  1.9%)    HWCleanup
    0.9340 (  2.4%)  'hw.module' Pipeline
    0.0890 (  0.2%)    HWLegalizeModules
    0.8450 (  2.2%)    PrettifyVerilog
    4.2374 ( 11.0%)  ExportVerilog
    0.0026 (  0.0%)  Rest
   38.6514 (100.0%)  Total

{
  totalTime: 38.68,
  maxMemory: 743989248
}
