\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/stm32f411xe.h File Reference}
\label{stm32f411xe_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h@{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h}}


CMSIS STM32\+F411xE Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}core\+\_\+cm4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32f4xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ SDIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+REV}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~4U
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~0x08000000\+UL
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~0x20000000\+UL
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~0x40000000\+UL
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~0x22000000\+UL
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~0x42000000\+UL
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BB\+\_\+\+BASE}~0x42480000\+UL
\item 
\#define \textbf{ FLASH\+\_\+\+END}~0x0807\+FFFFUL
\item 
\#define \textbf{ FLASH\+\_\+\+OTP\+\_\+\+BASE}~0x1\+FFF7800\+UL
\item 
\#define \textbf{ FLASH\+\_\+\+OTP\+\_\+\+END}~0x1\+FFF7\+A0\+FUL
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000\+UL)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000\+UL)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000\+UL)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400\+UL)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800\+UL)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00\+UL)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800\+UL)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00\+UL)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000\+UL)
\item 
\#define \textbf{ I2\+S2ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400\+UL)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800\+UL)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00\+UL)
\item 
\#define \textbf{ I2\+S3ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000\+UL)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400\+UL)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400\+UL)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800\+UL)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00\+UL)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000\+UL)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000\+UL)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000\+UL)
\item 
\#define \textbf{ USART6\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300\+UL)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~\textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}
\item 
\#define \textbf{ SDIO\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00\+UL)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000\+UL)
\item 
\#define \textbf{ SPI4\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3400\+UL)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800\+UL)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00\+UL)
\item 
\#define \textbf{ TIM9\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000\+UL)
\item 
\#define \textbf{ TIM10\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400\+UL)
\item 
\#define \textbf{ TIM11\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800\+UL)
\item 
\#define \textbf{ SPI5\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x5000\+UL)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000\+UL)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400\+UL)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800\+UL)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00\+UL)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000\+UL)
\item 
\#define \textbf{ GPIOH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00\+UL)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x010\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x028\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x040\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x058\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x070\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x088\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x010\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x028\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x040\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x058\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x070\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x088\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8\+UL)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~0x\+E0042000\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x000\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x800\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x900\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x\+B00\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x20\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x400\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x440\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x500\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x20\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x\+E00\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x1000\+UL
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x1000\+UL
\item 
\#define \textbf{ UID\+\_\+\+BASE}~0x1\+FFF7\+A10\+UL
\item 
\#define \textbf{ FLASHSIZE\+\_\+\+BASE}~0x1\+FFF7\+A22\+UL
\item 
\#define \textbf{ PACKAGE\+\_\+\+BASE}~0x1\+FFF7\+BF0\+UL
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S2ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S3ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ USART6}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~\textbf{ ADC1\+\_\+\+COMMON}
\item 
\#define \textbf{ SDIO}~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ SPI4}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI4\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ TIM9}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})
\item 
\#define \textbf{ TIM10}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})
\item 
\#define \textbf{ TIM11}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})
\item 
\#define \textbf{ SPI5}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI5\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOH}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS}~((\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ LSI\+\_\+\+STARTUP\+\_\+\+TIME}~40U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD}~\textbf{ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC}~\textbf{ ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC}~\textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT}~\textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT}~\textbf{ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR}~\textbf{ ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}~\textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}~\textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}~\textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}~\textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT}~\textbf{ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT}~\textbf{ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+L}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA}~\textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}~\textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2}
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~\textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~\textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~\textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~\textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT}~\textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+3}~(0x0008\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+4}~(0x0010\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+5}~(0x0020\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+6}~(0x0040\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+7}~(0x0080\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+8}~(0x0100\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+9}~(0x0200\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+10}~(0x0400\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+11}~(0x0800\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+12}~(0x1000\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+13}~(0x2000\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+14}~(0x4000\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+15}~(0x8000\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~\textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~\textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~\textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~\textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0}~\textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4}~\textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~\textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~\textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA}~\textbf{ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0A}~\textbf{ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1A}~\textbf{ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM0}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM1}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM2}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM3}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM4}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM5}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM6}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM7}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM8}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM9}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM10}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM11}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM12}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM13}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM14}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM15}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM16}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM17}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM18}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM19}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM20}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM21}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM22}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}~(0x7\+FFFFFUL $<$$<$ \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM}~\textbf{ EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM0}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM1}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM2}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM3}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM4}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM5}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM6}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM7}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM8}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM9}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM10}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM11}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM12}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM13}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM14}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM15}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM16}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM17}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM18}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM19}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM20}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM21}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+EM22}~\textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22}~\textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22}~\textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}~\textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22}~\textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~0x00000000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~0x00000003U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~0x00000005U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~0x00000006U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~0x00000007U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}~(0x10008\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}~(0x40023\+C03\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}~\textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}~\textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+0}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+1}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+2}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+3}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}~0x000000\+FEU
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}~0x00000300U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR}~\textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}~\textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC}~\textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}~\textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY}~\textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS}~\textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}~\textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF}~\textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF}~\textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~\textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~\textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~\textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF}~\textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF}~\textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}~0x00000000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}~0x00000020U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}~0x00000040U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}~0x00000060U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}~0x00000080U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}~0x000000\+A0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}~0x000000\+C0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}~0x000000\+E0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP}~\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+ADCDC1}~\textbf{ PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0}~0x00004000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+1}~0x00008000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FMSSR}~\textbf{ PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FISSR}~\textbf{ PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+S\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}~0x00000090U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}~0x000000\+A0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}~0x000000\+B0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}~0x000000\+C0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}~0x000000\+D0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}~0x000000\+E0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}~0x000000\+F0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}~0x00001400U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}~0x00001800U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}~0x00001\+C00U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}~0x0000\+A000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}~0x0000\+C000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}~0x0000\+E000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~\textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}~\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEMOD}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}~(0x1\+FFFUL $<$$<$ \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~\textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~\textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~\textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~\textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM}~\textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~\textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~\textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE}~\textbf{ RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~\textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~\textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BCK}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BKP}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~\textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~\textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS}~\textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC}~\textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~\textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~\textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP0\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP0R}~\textbf{ RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP1\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP1R}~\textbf{ RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP2\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP2R}~\textbf{ RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP3\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP3R}~\textbf{ RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP4\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP4R}~\textbf{ RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP5\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP5R}~\textbf{ RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP6\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP6R}~\textbf{ RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP7\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP7R}~\textbf{ RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP8\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP8R}~\textbf{ RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP9\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP9R}~\textbf{ RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP10\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP10R}~\textbf{ RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP11\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP11R}~\textbf{ RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP12\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP12R}~\textbf{ RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP13\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP13R}~\textbf{ RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP14\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP14R}~\textbf{ RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP15\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP15R}~\textbf{ RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP16\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP16R}~\textbf{ RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP17\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP17R}~\textbf{ RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP18\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP18R}~\textbf{ RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ RTC\+\_\+\+BKP19\+R\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+BKP19R}~\textbf{ RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+BKP\+\_\+\+NUMBER}~0x000000014U
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}~\textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}~\textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG}~\textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}~\textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}~\textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}~\textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}~\textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}~\textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}~\textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}~\textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}~\textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}~\textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}~\textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}~\textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND}~\textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}~\textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}~\textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}~\textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos})
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}~\textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+S\+\_\+\+FULLDUPLEX\+\_\+\+SUPPORT}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~\textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~\textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~\textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~\textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~\textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~\textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}~\textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2}~\textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}~\textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}~\textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~\textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~\textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~\textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~\textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~\textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~\textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~\textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~\textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~\textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP}~\textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}~\textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}~\textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE}~\textbf{ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE}~\textbf{ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE}~\textbf{ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE}~\textbf{ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE}~\textbf{ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE}~\textbf{ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC}~\textbf{ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE}~\textbf{ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD}~\textbf{ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS}~\textbf{ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR}~\textbf{ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}~\textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}~\textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK}~\textbf{ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~\textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~\textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~\textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~\textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T0}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T1}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T2}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T3}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T4}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T5}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T6}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W2}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W3}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W4}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W5}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W6}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~\textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}~(0x3\+FFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}~(0x0\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}~(0x5\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+4}~(0x7\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}~\textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}     /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT}~\textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID}~\textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS}~\textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM}~\textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos})
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ ADC1})
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ ADC1\+\_\+\+COMMON})
\item 
\#define \textbf{ IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ CRC})
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}~\textbf{ IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+EXT\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}~\textbf{ IS\+\_\+\+I2\+S\+\_\+\+EXT\+\_\+\+ALL\+\_\+\+INSTANCE}
\item 
\#define \textbf{ IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ RTC})
\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ TIM1}))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ TIM1}))
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+INSTANCE}~\textbf{ IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}~\textbf{ IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}
\item 
\#define \textbf{ IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ USB\+\_\+\+OTG\+\_\+\+FS}))
\item 
\#define \textbf{ IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ USB\+\_\+\+OTG\+\_\+\+FS}))
\item 
\#define \textbf{ IS\+\_\+\+SDIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ SDIO})
\item 
\#define \textbf{ IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ IWDG})
\item 
\#define \textbf{ IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ WWDG})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+HOST\+\_\+\+MAX\+\_\+\+CHANNEL\+\_\+\+NBR}~8U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+IN\+\_\+\+ENDPOINTS}~4U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+OUT\+\_\+\+ENDPOINTS}~4U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+TOTAL\+\_\+\+FIFO\+\_\+\+SIZE}~1280U /$\ast$ in Bytes $\ast$/
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+RST\+\_\+\+VALUE}~0x24003010U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+RST\+\_\+\+VALUE}~0x20003010U
\item 
\#define \textbf{ RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}~100000000U
\item 
\#define \textbf{ RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE1}~\textbf{ RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}
\item 
\#define \textbf{ RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE2}~84000000U
\item 
\#define \textbf{ RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE3}~64000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MIN}~100000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MIN}~950000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MAX}~2100000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MAX}~432000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLN\+\_\+\+MIN\+\_\+\+VALUE}~50U
\item 
\#define \textbf{ RCC\+\_\+\+PLLN\+\_\+\+MAX\+\_\+\+VALUE}~432U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY1\+\_\+\+FREQ}~30000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY2\+\_\+\+FREQ}~64000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY3\+\_\+\+FREQ}~90000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY1\+\_\+\+FREQ}~30000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY2\+\_\+\+FREQ}~64000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE3\+\_\+\+LATENCY1\+\_\+\+FREQ}~30000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SCALE3\+\_\+\+LATENCY2\+\_\+\+FREQ}~64000000U
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn\+\_\+\+Type} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Memory\+Management\+\_\+\+IRQn} = -\/12
, \textbf{ Bus\+Fault\+\_\+\+IRQn} = -\/11
, \textbf{ Usage\+Fault\+\_\+\+IRQn} = -\/10
, \newline
\textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Debug\+Monitor\+\_\+\+IRQn} = -\/4
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \newline
\textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ PVD\+\_\+\+IRQn} = 1
, \textbf{ TAMP\+\_\+\+STAMP\+\_\+\+IRQn} = 2
, \textbf{ RTC\+\_\+\+WKUP\+\_\+\+IRQn} = 3
, \newline
\textbf{ FLASH\+\_\+\+IRQn} = 4
, \textbf{ RCC\+\_\+\+IRQn} = 5
, \textbf{ EXTI0\+\_\+\+IRQn} = 6
, \textbf{ EXTI1\+\_\+\+IRQn} = 7
, \newline
\textbf{ EXTI2\+\_\+\+IRQn} = 8
, \textbf{ EXTI3\+\_\+\+IRQn} = 9
, \textbf{ EXTI4\+\_\+\+IRQn} = 10
, \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+IRQn} = 11
, \newline
\textbf{ DMA1\+\_\+\+Stream1\+\_\+\+IRQn} = 12
, \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+IRQn} = 13
, \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+IRQn} = 14
, \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+IRQn} = 15
, \newline
\textbf{ DMA1\+\_\+\+Stream5\+\_\+\+IRQn} = 16
, \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+IRQn} = 17
, \textbf{ ADC\+\_\+\+IRQn} = 18
, \textbf{ EXTI9\+\_\+5\+\_\+\+IRQn} = 23
, \newline
\textbf{ TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn} = 24
, \textbf{ TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn} = 25
, \textbf{ TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn} = 26
, \textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 27
, \newline
\textbf{ TIM2\+\_\+\+IRQn} = 28
, \textbf{ TIM3\+\_\+\+IRQn} = 29
, \textbf{ TIM4\+\_\+\+IRQn} = 30
, \textbf{ I2\+C1\+\_\+\+EV\+\_\+\+IRQn} = 31
, \newline
\textbf{ I2\+C1\+\_\+\+ER\+\_\+\+IRQn} = 32
, \textbf{ I2\+C2\+\_\+\+EV\+\_\+\+IRQn} = 33
, \textbf{ I2\+C2\+\_\+\+ER\+\_\+\+IRQn} = 34
, \textbf{ SPI1\+\_\+\+IRQn} = 35
, \newline
\textbf{ SPI2\+\_\+\+IRQn} = 36
, \textbf{ USART1\+\_\+\+IRQn} = 37
, \textbf{ USART2\+\_\+\+IRQn} = 38
, \textbf{ EXTI15\+\_\+10\+\_\+\+IRQn} = 40
, \newline
\textbf{ RTC\+\_\+\+Alarm\+\_\+\+IRQn} = 41
, \textbf{ OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn} = 42
, \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+IRQn} = 47
, \textbf{ SDIO\+\_\+\+IRQn} = 49
, \newline
\textbf{ TIM5\+\_\+\+IRQn} = 50
, \textbf{ SPI3\+\_\+\+IRQn} = 51
, \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+IRQn} = 56
, \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+IRQn} = 57
, \newline
\textbf{ DMA2\+\_\+\+Stream2\+\_\+\+IRQn} = 58
, \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+IRQn} = 59
, \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+IRQn} = 60
, \textbf{ OTG\+\_\+\+FS\+\_\+\+IRQn} = 67
, \newline
\textbf{ DMA2\+\_\+\+Stream5\+\_\+\+IRQn} = 68
, \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+IRQn} = 69
, \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+IRQn} = 70
, \textbf{ USART6\+\_\+\+IRQn} = 71
, \newline
\textbf{ I2\+C3\+\_\+\+EV\+\_\+\+IRQn} = 72
, \textbf{ I2\+C3\+\_\+\+ER\+\_\+\+IRQn} = 73
, \textbf{ FPU\+\_\+\+IRQn} = 81
, \textbf{ SPI4\+\_\+\+IRQn} = 84
, \newline
\textbf{ SPI5\+\_\+\+IRQn} = 85
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+F411xE Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral’s registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 