

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Fri May 26 21:01:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     3.634|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      18|     47|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |bh_blk_n   |   9|          2|    1|          2|
    |bl_blk_n   |   9|          2|    1|          2|
    |hist_hthr  |   9|          2|    8|         16|
    |hist_lthr  |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  45|         10|   19|         38|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |hist_hthr_preg  |  8|   0|    8|          0|
    |hist_lthr_preg  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 18|   0|   18|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Block__proc | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Block__proc | return value |
|bh_dout           |  in |    8|   ap_fifo  |      bh      |    pointer   |
|bh_empty_n        |  in |    1|   ap_fifo  |      bh      |    pointer   |
|bh_read           | out |    1|   ap_fifo  |      bh      |    pointer   |
|hist_hthr         | out |    8|   ap_vld   |   hist_hthr  |    pointer   |
|hist_hthr_ap_vld  | out |    1|   ap_vld   |   hist_hthr  |    pointer   |
|bl_dout           |  in |    8|   ap_fifo  |      bl      |    pointer   |
|bl_empty_n        |  in |    1|   ap_fifo  |      bl      |    pointer   |
|bl_read           | out |    1|   ap_fifo  |      bl      |    pointer   |
|hist_lthr         | out |    8|   ap_vld   |   hist_lthr  |    pointer   |
|hist_lthr_ap_vld  | out |    1|   ap_vld   |   hist_lthr  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

