{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693830416387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693830416391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 20:26:56 2023 " "Processing started: Mon Sep 04 20:26:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693830416391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830416391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830416391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693830417518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693830417518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(201) " "Verilog HDL information at uart_rx.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693830423969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830423971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830423971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/one_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/one_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_wire " "Found entity 1: one_wire" {  } { { "../rtl/one_wire.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/one_wire.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "../rtl/HC595_Driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/HC595_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_ctrl " "Found entity 1: ds18b20_ctrl" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_ctrl.v(231) " "Verilog HDL information at data_ctrl.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693830424184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIA ASCIIa data_ctrl.v(41) " "Verilog HDL Declaration information at data_ctrl.v(41): object \"ASCIIA\" differs only in case from object \"ASCIIa\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693830424185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIB ASCIIb data_ctrl.v(42) " "Verilog HDL Declaration information at data_ctrl.v(42): object \"ASCIIB\" differs only in case from object \"ASCIIb\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693830424185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIC ASCIIc data_ctrl.v(43) " "Verilog HDL Declaration information at data_ctrl.v(43): object \"ASCIIC\" differs only in case from object \"ASCIIc\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693830424185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctrl " "Found entity 1: data_ctrl" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830424186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830424186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693830425641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_ctrl ds18b20_ctrl:ds18b20_ctrl_inst " "Elaborating entity \"ds18b20_ctrl\" for hierarchy \"ds18b20_ctrl:ds18b20_ctrl_inst\"" {  } { { "../rtl/top.v" "ds18b20_ctrl_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_wire ds18b20_ctrl:ds18b20_ctrl_inst\|one_wire:one_wire_inst " "Elaborating entity \"one_wire\" for hierarchy \"ds18b20_ctrl:ds18b20_ctrl_inst\|one_wire:one_wire_inst\"" {  } { { "../rtl/ds18b20_ctrl.v" "one_wire_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:seg_driver_inst " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:seg_driver_inst\"" {  } { { "../rtl/top.v" "seg_driver_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_driver.v(98) " "Verilog HDL Case Statement information at seg_driver.v(98): all case item expressions in this case statement are onehot" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1693830425828 "|top|seg_driver:seg_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:data_ctrl_inst " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:data_ctrl_inst\"" {  } { { "../rtl/top.v" "data_ctrl_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(243) " "Verilog HDL assignment warning at data_ctrl.v(243): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425831 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(244) " "Verilog HDL assignment warning at data_ctrl.v(244): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425831 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(246) " "Verilog HDL assignment warning at data_ctrl.v(246): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425831 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(247) " "Verilog HDL assignment warning at data_ctrl.v(247): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425831 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(248) " "Verilog HDL assignment warning at data_ctrl.v(248): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425833 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(249) " "Verilog HDL assignment warning at data_ctrl.v(249): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425833 "|top|data_ctrl:data_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx data_ctrl:data_ctrl_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"data_ctrl:data_ctrl_inst\|uart_rx:uart_rx_inst\"" {  } { { "../rtl/data_ctrl.v" "uart_rx_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425863 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "check_bit uart_rx.v(61) " "Verilog HDL warning at uart_rx.v(61): object check_bit used but never assigned" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1693830425901 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693830425901 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "check_bit 0 uart_rx.v(61) " "Net \"check_bit\" at uart_rx.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693830425901 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx data_ctrl:data_ctrl_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"data_ctrl:data_ctrl_inst\|uart_tx:uart_tx_inst\"" {  } { { "../rtl/data_ctrl.v" "uart_tx_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver HC595_Driver:u_HC595_Driver " "Elaborating entity \"HC595_Driver\" for hierarchy \"HC595_Driver:u_HC595_Driver\"" {  } { { "../rtl/top.v" "u_HC595_Driver" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830425954 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div0\"" {  } { { "../rtl/data_ctrl.v" "Div0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod4\"" {  } { { "../rtl/data_ctrl.v" "Mod4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div2\"" {  } { { "../rtl/data_ctrl.v" "Div2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod1\"" {  } { { "../rtl/data_ctrl.v" "Mod1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div1\"" {  } { { "../rtl/data_ctrl.v" "Div1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod0\"" {  } { { "../rtl/data_ctrl.v" "Mod0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div3\"" {  } { { "../rtl/data_ctrl.v" "Div3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod2\"" {  } { { "../rtl/data_ctrl.v" "Mod2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div4\"" {  } { { "../rtl/data_ctrl.v" "Div4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod3\"" {  } { { "../rtl/data_ctrl.v" "Mod3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div3\"" {  } { { "../rtl/seg_driver.v" "Div3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult1\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 368 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult0\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830426660 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693830426660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div0\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830426842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830426842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830426842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830426842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830426842 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830426842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830426920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830426920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod4\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830427737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod4 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830427737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830427737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830427737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830427737 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830427737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830427962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830427962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div2\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830428149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div2 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428149 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830428149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div1\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830428593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div1 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428594 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830428594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830428856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830428856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div3\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830428978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div3 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830428978 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830428978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830429059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830429059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830429166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830429166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830429282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830429282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div4\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830429441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div4 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830429441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830429441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830429441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830429441 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830429441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830429518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830429518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:seg_driver_inst\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830430113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver_inst\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:seg_driver_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430113 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830430113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 368 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830430375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430375 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 368 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830430375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ngt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ngt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ngt " "Found entity 1: mult_ngt" {  } { { "db/mult_ngt.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/mult_ngt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830430469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830430469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830430556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693830430556 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693830430556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830430899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830431126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830431375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830431487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830431487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830431945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830432056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693830432160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830432160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 364 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830432333 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693830433121 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "21 " "Ignored 21 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "21 " "Ignored 21 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1693830433161 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693830433161 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 22 -1 0 } } { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 19 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 136 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 81 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693830433227 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693830433227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693830434361 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693830435887 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693830435903 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1693830435903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830435999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693830436824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693830436824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6831 " "Implemented 6831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693830437146 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693830437146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1693830437146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6819 " "Implemented 6819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693830437146 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1693830437146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693830437146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693830437229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 20:27:17 2023 " "Processing ended: Mon Sep 04 20:27:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693830437229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693830437229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693830437229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693830437229 ""}
