

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0006       CLK                 port                   32         head[0]        
=======================================================================================
=============================================== Gated/Generated Clocks ===============================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation              
----------------------------------------------------------------------------------------------------------------------
@K:CKID0001       un1_wr_6_0_a2        LUT4                   2          sram_2[0]           No clocks found on inputs
@K:CKID0002       un1_wr_5_0_a2        LUT4                   2          sram_1[0]           No clocks found on inputs
@K:CKID0003       un1_wr_4_0_a2        LUT4                   2          sram_0[0]           No clocks found on inputs
@K:CKID0004       RDP.un24_wr_0_a2     LUT2                   4          DB_1[0]             No clocks found on inputs
@K:CKID0005       un1_wr_7_0_a2        LUT2                   2          sram_3[1]           No clocks found on inputs
======================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

