Reading timing models for corner max_ss_125C_4v50…
Reading cell library for the 'max_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011705    0.297544    1.372370    2.369803 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.297544    0.000082    2.369885 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008077    0.565012    0.448047    2.817932 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.565012    0.000190    2.818121 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003367    0.275242    0.259636    3.077758 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.275242    0.000033    3.077790 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.077790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097433   clock uncertainty
                                  0.000000    1.097433   clock reconvergence pessimism
                                  0.203639    1.301072   library hold time
                                              1.301072   data required time
---------------------------------------------------------------------------------------------
                                              1.301072   data required time
                                             -3.077790   data arrival time
---------------------------------------------------------------------------------------------
                                              1.776718   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016781    0.367826    1.430110    2.426730 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.367827    0.000371    2.427101 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004695    0.481124    0.367075    2.794176 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.481124    0.000091    2.794267 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004437    0.341657    0.341146    3.135413 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.341657    0.000049    3.135462 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.135462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096621   clock uncertainty
                                  0.000000    1.096621   clock reconvergence pessimism
                                  0.188939    1.285560   library hold time
                                              1.285560   data required time
---------------------------------------------------------------------------------------------
                                              1.285560   data required time
                                             -3.135462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849902   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017340    0.375649    1.436471    2.433426 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.375649    0.000360    2.433786 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005747    0.483874    0.410239    2.844026 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.483874    0.000122    2.844147 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003952    0.326184    0.332384    3.176532 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.326184    0.000075    3.176607 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.176607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096955   clock uncertainty
                                  0.000000    1.096955   clock reconvergence pessimism
                                  0.192364    1.289319   library hold time
                                              1.289319   data required time
---------------------------------------------------------------------------------------------
                                              1.289319   data required time
                                             -3.176607   data arrival time
---------------------------------------------------------------------------------------------
                                              1.887288   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019997    0.414269    1.466735    2.464153 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.414269    0.000315    2.464467 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006554    0.542141    0.540604    3.005071 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.542141    0.000136    3.005207 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004011    0.290194    0.268713    3.273920 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.290194    0.000045    3.273965 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.273965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097417   clock uncertainty
                                  0.000000    1.097417   clock reconvergence pessimism
                                  0.200329    1.297747   library hold time
                                              1.297747   data required time
---------------------------------------------------------------------------------------------
                                              1.297747   data required time
                                             -3.273965   data arrival time
---------------------------------------------------------------------------------------------
                                              1.976218   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027583    0.888227    2.072154    3.069419 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.888227    0.000487    3.069906 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003447    0.319320    0.222032    3.291938 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.319320    0.000033    3.291970 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.291970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097265   clock uncertainty
                                  0.000000    1.097265   clock reconvergence pessimism
                                  0.193883    1.291149   library hold time
                                              1.291149   data required time
---------------------------------------------------------------------------------------------
                                              1.291149   data required time
                                             -3.291970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.000822   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024718    0.482001    1.514547    2.511973 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.482001    0.000320    2.512292 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006854    0.549688    0.570204    3.082497 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.549688    0.000151    3.082648 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003766    0.280300    0.265260    3.347908 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.280300    0.000070    3.347978 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.347978   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097426   clock uncertainty
                                  0.000000    1.097426   clock reconvergence pessimism
                                  0.202519    1.299945   library hold time
                                              1.299945   data required time
---------------------------------------------------------------------------------------------
                                              1.299945   data required time
                                             -3.347978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.048033   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529    0.989682 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006696    0.360580    1.714452    2.704134 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.360580    0.000091    2.704225 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.013362    0.402171    0.341550    3.045775 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.402171    0.000234    3.046009 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016829    0.618267    0.504407    3.550415 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.618267    0.000268    3.550683 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004060    0.280230    0.220720    3.771403 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.280230    0.000078    3.771482 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.771482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000255    0.996314 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096314   clock uncertainty
                                  0.000000    1.096314   clock reconvergence pessimism
                                  0.202534    1.298848   library hold time
                                              1.298848   data required time
---------------------------------------------------------------------------------------------
                                              1.298848   data required time
                                             -3.771482   data arrival time
---------------------------------------------------------------------------------------------
                                              2.472634   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067526    0.002856    6.213123 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096955   clock uncertainty
                                  0.000000    1.096955   clock reconvergence pessimism
                                  0.733168    1.830123   library removal time
                                              1.830123   data required time
---------------------------------------------------------------------------------------------
                                              1.830123   data required time
                                             -6.213123   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383000   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067525    0.002789    6.213056 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096621   clock uncertainty
                                  0.000000    1.096621   clock reconvergence pessimism
                                  0.733167    1.829788   library removal time
                                              1.829788   data required time
---------------------------------------------------------------------------------------------
                                              1.829788   data required time
                                             -6.213056   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383268   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003071    6.213337 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000255    0.996314 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096314   clock uncertainty
                                  0.000000    1.096314   clock reconvergence pessimism
                                  0.733168    1.829481   library removal time
                                              1.829481   data required time
---------------------------------------------------------------------------------------------
                                              1.829481   data required time
                                             -6.213337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383856   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003077    6.213343 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000376    0.989529 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089529   clock uncertainty
                                  0.000000    1.089529   clock reconvergence pessimism
                                  0.731319    1.820848   library removal time
                                              1.820848   data required time
---------------------------------------------------------------------------------------------
                                              1.820848   data required time
                                             -6.213343   data arrival time
---------------------------------------------------------------------------------------------
                                              4.392495   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681510    0.000469    6.188688 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.188688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097265   clock uncertainty
                                  0.000000    1.097265   clock reconvergence pessimism
                                  0.693197    1.790463   library removal time
                                              1.790463   data required time
---------------------------------------------------------------------------------------------
                                              1.790463   data required time
                                             -6.188688   data arrival time
---------------------------------------------------------------------------------------------
                                              4.398225   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681511    0.001139    6.189358 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097426   clock uncertainty
                                  0.000000    1.097426   clock reconvergence pessimism
                                  0.693198    1.790623   library removal time
                                              1.790623   data required time
---------------------------------------------------------------------------------------------
                                              1.790623   data required time
                                             -6.189358   data arrival time
---------------------------------------------------------------------------------------------
                                              4.398735   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001654    6.189874 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097417   clock uncertainty
                                  0.000000    1.097417   clock reconvergence pessimism
                                  0.693198    1.790615   library removal time
                                              1.790615   data required time
---------------------------------------------------------------------------------------------
                                              1.790615   data required time
                                             -6.189874   data arrival time
---------------------------------------------------------------------------------------------
                                              4.399259   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001853    6.190073 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097433   clock uncertainty
                                  0.000000    1.097433   clock reconvergence pessimism
                                  0.693198    1.790631   library removal time
                                              1.790631   data required time
---------------------------------------------------------------------------------------------
                                              1.790631   data required time
                                             -6.190073   data arrival time
---------------------------------------------------------------------------------------------
                                              4.399442   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002740    6.190959 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529    0.989682 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089682   clock uncertainty
                                  0.000000    1.089682   clock reconvergence pessimism
                                  0.691468    1.781151   library removal time
                                              1.781151   data required time
---------------------------------------------------------------------------------------------
                                              1.781151   data required time
                                             -6.190959   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409809   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002813    6.191032 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000516    0.989669 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089669   clock uncertainty
                                  0.000000    1.089669   clock reconvergence pessimism
                                  0.691468    1.781138   library removal time
                                              1.781138   data required time
---------------------------------------------------------------------------------------------
                                              1.781138   data required time
                                             -6.191032   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409895   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002885    6.191105 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000503    0.989657 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089657   clock uncertainty
                                  0.000000    1.089657   clock reconvergence pessimism
                                  0.691468    1.781125   library removal time
                                              1.781125   data required time
---------------------------------------------------------------------------------------------
                                              1.781125   data required time
                                             -6.191105   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409980   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003276    6.191495 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000556    0.989709 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089709   clock uncertainty
                                  0.000000    1.089709   clock reconvergence pessimism
                                  0.691468    1.781177   library removal time
                                              1.781177   data required time
---------------------------------------------------------------------------------------------
                                              1.781177   data required time
                                             -6.191495   data arrival time
---------------------------------------------------------------------------------------------
                                              4.410317   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003301    6.191521 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000570    0.989724 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089724   clock uncertainty
                                  0.000000    1.089724   clock reconvergence pessimism
                                  0.691468    1.781192   library removal time
                                              1.781192   data required time
---------------------------------------------------------------------------------------------
                                              1.781192   data required time
                                             -6.191521   data arrival time
---------------------------------------------------------------------------------------------
                                              4.410329   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000299    5.177050 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004437    0.770626    0.554989    5.732039 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.770626    0.000049    5.732088 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.732088   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563   20.996622 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896622   clock uncertainty
                                  0.000000   20.896622   clock reconvergence pessimism
                                 -0.697847   20.198774   library setup time
                                             20.198774   data required time
---------------------------------------------------------------------------------------------
                                             20.198774   data required time
                                             -5.732088   data arrival time
---------------------------------------------------------------------------------------------
                                             14.466686   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000447    5.177198 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003952    0.731960    0.534065    5.711264 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.731960    0.000075    5.711339 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.711339   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897   20.996956 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896955   clock uncertainty
                                  0.000000   20.896955   clock reconvergence pessimism
                                 -0.692473   20.204483   library setup time
                                             20.204483   data required time
---------------------------------------------------------------------------------------------
                                             20.204483   data required time
                                             -5.711339   data arrival time
---------------------------------------------------------------------------------------------
                                             14.493143   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027583    0.888227    2.072154    3.069419 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.888227    0.000365    3.069784 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015116    0.589448    1.004584    4.074368 ^ _163_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.589448    0.000099    4.074468 ^ _166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019968    0.660625    0.820191    4.894659 ^ _166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.660625    0.000298    4.894957 ^ _169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006554    0.448380    0.355580    5.250536 v _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.448380    0.000136    5.250672 v _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004011    0.475245    0.380822    5.631494 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.475245    0.000045    5.631539 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.631539   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359   20.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897417   clock uncertainty
                                  0.000000   20.897417   clock reconvergence pessimism
                                 -0.651082   20.246334   library setup time
                                             20.246334   data required time
---------------------------------------------------------------------------------------------
                                             20.246334   data required time
                                             -5.631539   data arrival time
---------------------------------------------------------------------------------------------
                                             14.614796   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000877    5.177628 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003766    0.463856    0.412312    5.589940 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.463856    0.000070    5.590010 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.590010   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368   20.997427 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897427   clock uncertainty
                                  0.000000   20.897427   clock reconvergence pessimism
                                 -0.648734   20.248692   library setup time
                                             20.248692   data required time
---------------------------------------------------------------------------------------------
                                             20.248692   data required time
                                             -5.590010   data arrival time
---------------------------------------------------------------------------------------------
                                             14.658682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620502    0.000959    5.177710 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003367    0.445324    0.399464    5.577174 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.445324    0.000033    5.577207 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.577207   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375   20.997435 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897434   clock uncertainty
                                  0.000000   20.897434   clock reconvergence pessimism
                                 -0.644912   20.252522   library setup time
                                             20.252522   data required time
---------------------------------------------------------------------------------------------
                                             20.252522   data required time
                                             -5.577207   data arrival time
---------------------------------------------------------------------------------------------
                                             14.675316   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000837    5.177588 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003447    0.453838    0.392381    5.569969 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.453838    0.000033    5.570002 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.570002   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001208   20.997267 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897266   clock uncertainty
                                  0.000000   20.897266   clock reconvergence pessimism
                                 -0.646668   20.250599   library setup time
                                             20.250599   data required time
---------------------------------------------------------------------------------------------
                                             20.250599   data required time
                                             -5.570002   data arrival time
---------------------------------------------------------------------------------------------
                                             14.680596   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000480    4.682095 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005158    0.443064    0.346405    5.028500 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.443064    0.000101    5.028600 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004060    0.597041    0.508614    5.537214 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.597041    0.000078    5.537292 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.537292   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000256   20.996315 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896315   clock uncertainty
                                  0.000000   20.896315   clock reconvergence pessimism
                                 -0.673722   20.222591   library setup time
                                             20.222591   data required time
---------------------------------------------------------------------------------------------
                                             20.222591   data required time
                                             -5.537292   data arrival time
---------------------------------------------------------------------------------------------
                                             14.685301   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003077    6.213343 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000375   20.989529 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889528   clock uncertainty
                                  0.000000   20.889528   clock reconvergence pessimism
                                  0.355414   21.244942   library recovery time
                                             21.244942   data required time
---------------------------------------------------------------------------------------------
                                             21.244942   data required time
                                             -6.213343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031599   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003071    6.213337 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213337   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000256   20.996315 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896315   clock uncertainty
                                  0.000000   20.896315   clock reconvergence pessimism
                                  0.357162   21.253475   library recovery time
                                             21.253475   data required time
---------------------------------------------------------------------------------------------
                                             21.253475   data required time
                                             -6.213337   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040138   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067525    0.002789    6.213056 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213056   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563   20.996622 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896622   clock uncertainty
                                  0.000000   20.896622   clock reconvergence pessimism
                                  0.357164   21.253784   library recovery time
                                             21.253784   data required time
---------------------------------------------------------------------------------------------
                                             21.253784   data required time
                                             -6.213056   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040730   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067526    0.002856    6.213123 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213123   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897   20.996956 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896955   clock uncertainty
                                  0.000000   20.896955   clock reconvergence pessimism
                                  0.357163   21.254120   library recovery time
                                             21.254120   data required time
---------------------------------------------------------------------------------------------
                                             21.254120   data required time
                                             -6.213123   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040997   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003276    6.191495 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191495   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000556   20.989710 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889709   clock uncertainty
                                  0.000000   20.889709   clock reconvergence pessimism
                                  0.396826   21.286535   library recovery time
                                             21.286535   data required time
---------------------------------------------------------------------------------------------
                                             21.286535   data required time
                                             -6.191495   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095040   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003301    6.191521 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191521   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000570   20.989725 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889725   clock uncertainty
                                  0.000000   20.889725   clock reconvergence pessimism
                                  0.396826   21.286551   library recovery time
                                             21.286551   data required time
---------------------------------------------------------------------------------------------
                                             21.286551   data required time
                                             -6.191521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095030   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002885    6.191105 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191105   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000503   20.989656 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889656   clock uncertainty
                                  0.000000   20.889656   clock reconvergence pessimism
                                  0.396826   21.286482   library recovery time
                                             21.286482   data required time
---------------------------------------------------------------------------------------------
                                             21.286482   data required time
                                             -6.191105   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095378   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002813    6.191032 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191032   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000515   20.989670 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889669   clock uncertainty
                                  0.000000   20.889669   clock reconvergence pessimism
                                  0.396826   21.286495   library recovery time
                                             21.286495   data required time
---------------------------------------------------------------------------------------------
                                             21.286495   data required time
                                             -6.191032   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095463   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002740    6.190959 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529   20.989683 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889683   clock uncertainty
                                  0.000000   20.889683   clock reconvergence pessimism
                                  0.396826   21.286509   library recovery time
                                             21.286509   data required time
---------------------------------------------------------------------------------------------
                                             21.286509   data required time
                                             -6.190959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095551   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001853    6.190073 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190073   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375   20.997435 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897434   clock uncertainty
                                  0.000000   20.897434   clock reconvergence pessimism
                                  0.398450   21.295883   library recovery time
                                             21.295883   data required time
---------------------------------------------------------------------------------------------
                                             21.295883   data required time
                                             -6.190073   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105810   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001654    6.189874 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189874   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359   20.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897417   clock uncertainty
                                  0.000000   20.897417   clock reconvergence pessimism
                                  0.398450   21.295868   library recovery time
                                             21.295868   data required time
---------------------------------------------------------------------------------------------
                                             21.295868   data required time
                                             -6.189874   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105993   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681511    0.001139    6.189358 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189358   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368   20.997427 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897427   clock uncertainty
                                  0.000000   20.897427   clock reconvergence pessimism
                                  0.398450   21.295876   library recovery time
                                             21.295876   data required time
---------------------------------------------------------------------------------------------
                                             21.295876   data required time
                                             -6.189358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106518   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681510    0.000469    6.188688 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.188688   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001208   20.997267 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897266   clock uncertainty
                                  0.000000   20.897266   clock reconvergence pessimism
                                  0.398450   21.295715   library recovery time
                                             21.295715   data required time
---------------------------------------------------------------------------------------------
                                             21.295715   data required time
                                             -6.188688   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107027   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003077    6.213343 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000375   20.989529 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889528   clock uncertainty
                                  0.000000   20.889528   clock reconvergence pessimism
                                  0.355414   21.244942   library recovery time
                                             21.244942   data required time
---------------------------------------------------------------------------------------------
                                             21.244942   data required time
                                             -6.213343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031599   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000299    5.177050 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004437    0.770626    0.554989    5.732039 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.770626    0.000049    5.732088 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.732088   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563   20.996622 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896622   clock uncertainty
                                  0.000000   20.896622   clock reconvergence pessimism
                                 -0.697847   20.198774   library setup time
                                             20.198774   data required time
---------------------------------------------------------------------------------------------
                                             20.198774   data required time
                                             -5.732088   data arrival time
---------------------------------------------------------------------------------------------
                                             14.466686   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.089938e-04 8.405995e-05 3.897699e-08 4.930927e-04  44.3%
Combinational        4.187325e-05 4.348479e-05 8.166607e-08 8.543970e-05   7.7%
Clock                4.111830e-04 1.234736e-04 2.745777e-07 5.349311e-04  48.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                8.620500e-04 2.510183e-04 3.952206e-07 1.113464e-03 100.0%
                            77.4%        22.5%         0.0%
%OL_METRIC_F power__internal__total 0.0008620499866083264
%OL_METRIC_F power__switching__total 0.0002510183257982135
%OL_METRIC_F power__leakage__total 3.9522055317320337e-7
%OL_METRIC_F power__total 0.0011134635424241424

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_125C_4v50 -0.10790423027180814
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.989529 source latency _231_/CLK ^
-0.997433 target latency _227_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.107904 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_125C_4v50 0.10111954615413737
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.997433 source latency _227_/CLK ^
-0.996314 target latency _253_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101120 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_125C_4v50 1.7767184892884014
max_ss_125C_4v50: 1.7767184892884014
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_125C_4v50 14.46668603635825
max_ss_125C_4v50: 14.46668603635825
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_125C_4v50 0
max_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_125C_4v50 1.776718
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_125C_4v50 14.614796
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.989529         network latency _231_/CLK
        4.737441 network latency _235_/CLK
---------------
0.989529 4.737441 latency
        3.747912 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.550995         network latency _242_/CLK
        4.091146 network latency _235_/CLK
---------------
2.550995 4.091146 latency
        1.540151 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.915429         network latency _231_/CLK
        0.923874 network latency _227_/CLK
---------------
0.915429 0.923874 latency
        0.008446 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.39 fmax = 185.69
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ss_125C_4v50/tiny_tonegen__max_ss_125C_4v50.lib…
