redundant operations and modifying the Barrel 
Register Full Adder (BRFA). 
英文關鍵詞： RSA cryptosystem, modular exponentiation, modular 
multiplication, low-power design 
 
一個大質數的事實來建立加密金鑰及解密金
鑰，因此 RSA 可以說是一個相當安全的系統。 
但是隨著積體電路製程的快速進步，電腦的
運算能力亦迅速提昇，這使得 RSA 密碼系統必
須不斷的增加金鑰的長度，以確保計算不可行的
特性存在。然而 RSA 在進行加解密時所需要的
運算量十分龐大，當金鑰長度隨著時代進步而增
加時，其運算量也同時大量增加，如果使用軟體
來加解密，會導致執行效能相當緩慢。由於 RSA
密碼系統的加解密運算皆為模指數（modular 
exponentiation）運算，而模指數運算可由多次之
模乘法（modular multiplication）運算實現。此
外，目前的模數乘法演算法中，最常被使用的是
Montgomery 演算法[2, 3]。由於 Montgomery 演
算法運算過程中只與該數值的最小位元數相
關，而且在進行模數乘法運算時不需要除法運
算，只需要加法以及移位運算即可，因此非常適
合利用特殊硬體電路來實現高速的模指數運
算，藉以達到即時的加解密處理並減輕整個系統
之負擔。 
 
二、研究目的 
雖 然 使 用 硬 體 電 路 可 以 大 幅 提 昇
Montgomery 模數乘法演算法的運算速度，但是
演算法中的加法運算需要進行耗時的進位傳送
動作，因此限制了 RSA 密碼系統的效能。目前
已有許多方法被提出以解決加法運算中耗時的
進位傳送問題，進而提昇 Montgomery 模數乘法
的運算速度。其中最常用的方法之ㄧ是將
Montgomery 模數乘法運算過程中所產生的中間
值以進位儲存表示式（carry save representation）
來處理[411]，用以避免加法運算的進位傳送問
題。然而文獻 [47] 中所使用的方法必須在每
次模數乘法運算結束時，將所產生的運算元之進
位儲存表示式再轉成二進制表示式，因此需要額
外的運算。此一額外運算可能需要增加額外的硬
體電路成本，並且降低甚至抵消使用進位儲存表
示式所獲得的效能提昇。文獻 [811] 則是使用
冗餘進位儲存格式（redundant carry save format）
來表示每次Montgomery模數乘法運算的輸入及
輸出值，而只有在最後要獲得模指數時，才進行
格式轉換，因此可以避免每次模數乘法運算都要
進行格式轉換的缺點。 
然而這些文獻所提出的方法絕大部分皆以
追求較小的面積或是較高的速度為目標，但是隨
著行動運算技術的進步及行動設備日益普及的
情況下，資訊安全和保密技術的應用也逐步漸延
伸至可攜式電子產品的領域中。本計畫的主要目
標即是要根據Montgomery模數乘法運算與模指
數運算的特性，研究、發展並實現各種兼具高效
能及低功耗的演算法與電路架構，以大幅降低
RSA 密碼系統所需要的能量消耗，達到低耗能
設計的要求，使 RSA 密碼系統更適合使用於可
攜式電子產品之中。 
 
三、研究方法 
為了提昇 RSA 密碼系統的加解密速度並且
降低其能量消耗及面積成本，本計畫首先研究
Montgomery 模數乘法演算法，隨後提出並實現
兼具低耗能、高效能特性的 Montgomery 模數乘
法器電路以及模指數運算電路，如此即可使用這
些電路為基礎設計出低耗能、高效能的 RSA 密
碼系統。 
3.1 Montgomery 模數乘法演算法 
RSA 密碼系統之加解密運算皆為模指數運
算，而模指數運算可以被分解為一連串的模乘法
運算，因此模指數運算可以藉由進行多次的模乘
法運算來達成。模乘法運算可以表示為 A × B 
(mod N)，其代表 (A × B) ÷ N 所得到的餘數，
因此我們可以藉由簡化及加速模乘法演算法來
改善 RSA 密碼系統之加、解密運算的效能。計
算模數乘法 A × B (mod N)最直接的方式就是將
A × B 的結果持續地與 N 作減法，直到最後的結
 2
 S2[i+1] S1[i+1]
S2[i] S1[i]
0  N  B1 D1
0   0 B2 D2
M1
M2
CSA1
RD2 RD1 RB2 RB1RSC RSS
Q_LogicBRFA
Ai qi
CSA2
RN
NB1D1 B2D2
 
圖3. MM42 multiplier. 
 
算術（carry-save arithmetic）以取代耗時的漣波
進位傳送（ripple-carry propagation）動作，也
就是將 Montgomery 模數乘法運算的輸入運算
元 A 與 B，以及運算過程中所產生的中間值 S[i]
與輸出 S[k1]以冗餘進位儲存格式（redundant 
carry save format），亦即（A1, A2）、（B1, B2）
以及（S1, S2）來表示及運算，而只有在最後要
獲得模指數時才進行格式轉換，因此可以避免
每次模數乘法運算都要進行格式轉換的缺點。
MM52 模數乘法器需要一個五對二的進位儲存
加法器，而其電路的最長路徑落在圖 2(a)中
Step 5 的五輸入加法運算上。為了將三層進位
儲存邏輯（carry-save logic, CSA logic）電路減
少為二層進位儲存邏輯電路，進而縮短電路的
最長路徑，McIvor 等人[8]再提出 MM42 演算
法，此演算法所對應的 Montgomery 模數乘法
器架構只需要一個四對二的進位儲存加法器
（如圖 3 所示），但是它需要增加兩個額外的儲
存元件 D1 與 D2，以及兩個以 Ai 與 qi 作為選
擇訊號的四對一多工器，因此 MM42 模數乘法
器的面積及能量消耗將因而增加。圖 3 中的
BRFA（barrel register full adder）電路用於獲得
正確的 Ai值，BRFA 的電路架構如圖 4 所示。
此外，圖 3 中的 Q_Logic 電路使用圖 1 的 Step 
3 來計算 qi值。 
Algorithm MMM42:  
4-to-2 CSA modified Montgomery multiplication 
Inputs  : A1, A2, B1, B2, N   N1 (new modulus)
Output : S1[k2], S2[k2] 
1. ( ,B1 B2 ) = 0  0  2B1  2B2; 
2. (D1, D2) = B1   B2   N   0; 
3. S1[1] = 0;  S2[1] = 0; 
4. q~  = 0; A~  = 0; i = 1; 
5. while ( i  k + 2 ) { 
6.  if ( A~  = 0 and q~  = 0 ) 
7.    (S1[i+1],S2[i+1]) = (S1[i]S2[i]00)/2; 
8.  else if ( A~  = 0 and q~  = 1 ) 
9.    (S1[i+1],S2[i+1]) = (S1[i]S2[i]N 0)/2; 
10.  else if ( A~  = 1 and q~  = 0 ) 
11.   (S1[i+1],S2[i+1])=(S1[i]S2[i] B1 B2 )/2; 
12.  else if ( A~  = 1 and q~  = 1 ) 
13.   (S1[i+1],S2[i+1])=(S1[i]S2[i]D1D2)/2; 
14.  compute qi+1, qi+2, Ai+1, Ai+2, and bypassi+1; 
15.  if (bypassi+1  1){ 
16.    q~  = qi+2;  A~  = Ai+2;  i = i + 2; 
17.    S1[i+1]=S1[i+1]/2;   S2[i+1]=S2[i+1]/2; 
18.  } 
19.  else{ 
20.    q~  = qi+1;  A~  = Ai+1;  i = i + 1; 
21.  } 
22. } 
23. return S1[k+2], S2[k+2]; 
圖5. Algorithm MMM42. 
 
FA
A1k1 A1k2 A10
A2k1 A2k2 A20
FF
Ai
carryRA1
RA2
圖4. Barrel register full adder (BRFA). 
3.2 低功耗 Montgomery 模數乘法演算法 
觀察圖 2(b)的 MM42 演算法，當 Ai = 0 而且
qi = 0 時，(S1[i+1], S2[i+1]) = ( S1[i]  S2[i]) / 2，
亦即使用移位即可得到(S1[i+1], S2[i+1])，而圖
3 中的四對二進位儲存加法器根本不需要進行
加法運算。因此，我們可以事先偵測 Ai 與 qi 的
值，當發現 Ai = 0 而且 qi = 0 時，即跳過（bypass）
第 i 個 iteration 的加法運算，如此即可減少不必
要的運算，進而降低 Montgomery 模數乘法器的
 4
 A1k1 A1k2 A1k3 A1k4 A1k5 A1k6 A1k7 A1k8 A17 A16 A15 A14 A13 A12 A11 A10
cluster C0cluster C1
RA1
cluster C1cluster C
A111 A110 A19 A18
cluster C2
0
圖8. New structure of RA1. 
RSC 以及 RSS，並且將 bypassi+1訊號儲存至正反
器，因而將 S1[i+1]以及 S2[i+1]除以 2 或是除以
4的動作延遲至下一個 clock cycle並且透過多工
器 M3 以及 M4 來實現之，如此設計將不會拉長
整體電路的延遲時間。 
3.4 低耗能暫存器及 BRFA 
Montgomery 模數乘法器中暫存器的面積及
能量消耗佔了整體模數乘法器極大的比例，而且
Montgomery 模數乘法器中許多暫存器在多數的
時間皆保持原有的值，亦即極少載入新值，因此
可以使用 clock gating 技術[13]降低暫存器的能
量消耗及面積，如此便能進一步降低模數乘法器
及 RSA 密碼系統電路的能量消耗及面積。以圖
3 的 MM42 模數乘法器架構為例，除了儲存
S1[i+1]與 S2[i+1]的 RSC 暫存器與 RSS 暫存器在
每個 iteration 的運算皆需要載入新值，以及
BRFA 電路中儲存 A1 與 A2 的移位暫存器（亦
即 RA1 與 RA2）在每個 iteration 的運算皆需要
右移一個位元之外，其他的暫存器（包含 RD1、
RD2、RB1、RB2 與 RN）皆極少甚至不需要載
入新值，因此可以使用 clock gating 技術降低他
們的能量消耗及面積。以 MMM42 模數乘法器
為基礎，再運用 clock gating 技術降低 RD1、
RD2、RB1、RB2 與 RN 暫存器能量消耗的
Montgomery 模數乘法器稱為 MMM42_C1 模數
乘法器。 
然而，BRFA 電路[8]中的 RA1 與 RA2 暫存
器在每個 iteration 的運算中皆需要被右移，因此
無法直接使用 clock gating 技術降低他們的能量
消耗。為了進一步降低 Montgomery 模數乘法器
的能量消耗，本計畫修改 BRFA 電路中 RA1 與
RA2 暫存器內部正反器的連接方式（RA1 新的連
接方式如圖 8 所示），我們將 RA1 與 RA2 暫存器
中的正反器（FF）分為許多的 clusters（C0, 
C1, …），每個 cluster 中皆有個正反器。在圖 8
中， = 4。經過如圖 8 的結構修改之後，除了
cluster C0 中的正反器經常需要載入新值之外，
其他 cluster Cm (m > 0)中的正反器只在 iteration 
index i 等於 2 （ = 1, 2, 3, 4, …）時將
cluster Cm+1中正反器的值右移至 Cm的正反器中
即可。若 i = 2＝但是 iteration i 被跳過，
則 cluster Cm (m > 0)中的正反器在 iteration i1
時載入新值。當這些 clusters 不需要載入新值
時，即可停止他們的 clock 訊號，如此便可大幅
降低他們的能量消耗。以 MMM42_C1 模數乘法
器為基礎，並且包含經過如此修改之後的 BRFA
之 Montgomery 模數乘法器稱為 MMM42_C2 模
數乘法器。 
四、結果與討論 
本計畫已經以 Verilog 硬體描述語言以及
TSMC 0.13m CMOS 製程，並且採用 cell-based 
design flow 實 現 MM42 、 MMM42 、
MMM42_C1、MMM42_C2 等模數乘法器，其中
MM42 模數乘法器是根據 McIvor等人[8]提出的
Algorithm MM42（如圖 2(b)所示）所設計的，其
他模數乘法器則是本計畫所提出的，其中
 6
 8
[9] K. Manochehri, and S. Pourmozafari, “Fast 
Montgomery modular multiplication by pipelined 
CSA architecture,” in Proc. IEEE Int. Conf. 
Microelectron, pp. 144–147, Dec. 2004. 
[10] K. Manochehri, and S. Pourmozafari, “Modified 
radix-2 Montgomery modular multiplication to 
make it faster and simpler,” in Proc. IEEE Int. 
Conf. on Information Technology, vol. 1, pp. 
598–602, April 2005. 
[11] M. D. Shieh, J. H. Chen, H. H. Wu, and W. C. Lin, 
“A new modular exponentiation architecture for 
efficient design of RSA Cryptosystem,” IEEE 
Trans. Very Large Scale Integr. Syst., vol. 16, no. 9, 
pp. 1151–1161, Sept. 2008. 
[12] C. D. Walter, “Systolic modular multiplication,” 
IEEE Trans. Computer, vol. 43, no. 3, pp. 376–378, 
Mar. 1993. 
[13] D. R. Sulaiman, “Using clock gating technology 
for energy reduction in portable computers,” in 
Proc. International Conf. on Computer and 
Communication Engineering, May 2008, pp. 
839–842. 
[14] H.-W. Hsu, J.-Y. Liang, K.-Y. Wu, J.-W. Chen, 
and S.-R. Kuang, “Low-power Shift Registers for 
Montgomery Modular Multiplier,” The 22nd VLSI 
Design/CAD Symposium, August 2011. 
[15] K.-Y. Wu, J.-Y. Liang, K.-K. Yu, and S.-R. Kuang, 
“An Exact Error Analysis Method for Multi-mode 
Floating Point Iterative Booth Multiplier,” in Proc. 
2011 Word Congress on Engineering and 
Technology, 2011. 
[16] S.-R. Kuang, J.-P. Wang, K.-C. Chang, and H.-W. 
Hsu, “Energy-Efficient High-Throughput 
Montgomery Modular Multipliers for RSA 
Cryptosystems,” submitted to IEEE Transactions 
on Very Large Scale Integration (VLSI) Systems. 
 
六、計畫成果自評 
本計畫第一年已經詳細研究 RSA 密碼系統
中的模指數運算演算法與Montgomery模數乘法
演算法，並且改良 McIvor 等人 [8]提出的
Algorithm MM42 演算法，發展出具有低耗能及
高效能特性的 Montgomery 模數乘法演算法
（Algorithm MMM42）。此外，本計畫第一年也
根據 Algorithm MMM42 的特性提出改良型的低
耗能 Barrel Register Full Adder (BRFA)，並且設
計並實現 Algorithm MMM42 與低耗能 BRFA 對
應的硬體電路，使得 RSA 密碼系統電路更適合
使用於具有低耗能需求的可攜式電子產品中。本
計畫第一年進度與預定目標大致相符，目前已有
兩篇會議論文發表[14, 15]，並且已將相關成果
投稿至國際期刊[16]。 
 
 2
二、與會心得 
這是第一次出國參加國際學術會議，從努力完成論文到出國發表過程，覺得非常興
奮和開心。2011 年 Word Congress on Engineering and Technology 大會選擇於上海舉
辦國際學術會議，邀請各國學者齊聚一堂進行工程方面學術成果分享與研討。然而
我們能夠受邀在該 2011 年度會議發表論文，感覺開心榮幸且為相當難得寶貴的經
驗。在會議當中，見識到不同發表者對於自己研究領域提出研究成果分享，其他學
者也能針對有興趣或是感到疑惑的地方，發問各式各樣的問題，然而發表者也能夠
盡心盡力解答疑惑，這種熱絡參與互相討論的氣氛，讓我們感受到學術研究的熱誠。
由於整場會議是使用英文來交談，而這次發表論文的時間為 10 分鐘，雖然這次發表
自己的論文自認為沒能夠可以做有效率且清楚地發表，不過根據這次經驗，也提醒
我們要好好增進自己的語言和口才表達能力。 
三、考察參觀活動(無是項活動者略) 
無 
四、建議 
無 
五、攜回資料名稱及內容 
1.會議手冊 
2.所有會議論文的 CD  
六、其他 
感謝國科會和學校相關承辦人員的幫助，以及指導教授鄺老師、實驗室幫助我們共
同努力完成此論文。 
 2
二、與會心得 
 第一次參加國際學術會議研討會，感到十分的開心。這次 CET 在上海舉辦研討會，
邀請來自世界各地的學者齊聚一堂進行學術研究，我們則參與了其中一個 Section 
Electrical Engineering, Electronics Engineering and Communications (CEEE & CSIP & 
CWCN)，看到各個學者對於報告者對於知識非常求知若渴，也很有興趣地發問各式
各樣的問題，讓我們感受到大家對於學術研究的熱衷。這次報告的時間為 10 分鐘，
如何在短時間內將自己的論文做有效率且清晰的發表，是我們也必須要學習的一
環，由於會場是全程使用英文來交談，這次的與會經驗，也鼓勵我們在平常也要不
斷精進自己的語言能力，讓日後若有機會再次參與此類的國際研討會，能更流暢地
跟其他與會的學者做交流。 
三、考察參觀活動(無是項活動者略) 
無 
四、建議 
無 
五、攜回資料名稱及內容 
1.會議手冊 
2.所有會議論文的 CD  
六、其他 
很開心這次能出國參與 CET 研討會，令我們可以去體驗國際會議的盛事，不管是
各國學者的論文發表和談吐，還有當地的風俗民情，都讓我們獲益良多，得到許多
寶貴的經驗，在這要感覺教育部對於我們學生這次的實質鼓勵，和本系相關承辦人
An Exact Error Analysis Method for Multi-mode 
Floating Point Iterative Booth Multiplier 
Kun-Yi Wu, Jhih-Yuan Liang, Kee-Khuan Yu, and Shiann-Rong Kuang 
Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan 
{d963040012, d983040002, m983040073}@student.nsysu.edu.tw, srkuang@cse.nsysuedu.tw 
 
 
There are three main steps in the IEEE single-precision FP 
multiplication: generates partial products, accumulates partial 
products and executes rounding mode. Decreasing the amount 
of partial products accumulated will reduce the energy 
dissipation and accuracy of FP multiplier. The work in [7] has 
shown that decreasing the bit-width of exponent will lose huge 
accuracy, thus decreasing the bit-width of mantissa is more 
suitable for reducing the energy dissipation of FP multiplier. 
They adopted a 24×8 digit-serial multiplier as the mantissa 
multiplier. The precision mode with the highest accuracy 
executes tree times 24×8 digit-serial multiplier, the second one 
executes twice, and the lowest one only executes one time. 
Based on the accuracy requirement of different applications, 
they will assign all FP multiplication operations to a proper 
precision mode. The recent research [8] proposed a multiple-
precision iterative FP multiplier with SIMD support. This 
multiplier used a rectangular iterative mantissa multiplier to 
provide two parallel single-precision, one double-precision, or 
one extended double-precision multiplication through user 
defined precision. By combining several techniques, it can 
achieve less area, low dynamic power consumption and shorter 
cycle delay. However, this multiplier can not provide lower 
precision than IEEE single-precision FP multiplication when 
larger accuracy loss in output data is tolerated.  
Abstract—Recently, floating point (FP) multipliers have become 
the main energy consumers in the digital signal processor (DSP), 
graph processing unit (GPU), etc. Fortunately, many FP 
applications allow a slight output distortion that human senses 
can neglect or tolerate. In other words, we can trade energy 
consumption with output quality of FP applications by reducing 
the precision of FP multiplication operations (less accurate than 
IEEE single-precision FP multiplication). In this paper, we 
propose a multi-mode FP iterative Booth multiplier which 
provides three precision modes (PM) to trade energy dissipation 
with output quality. To efficiently utilize the multiplier, a novel 
error analysis method is developed to estimate the maximum 
error of each PM exactly. Experimental results of real 
applications exhibit that the proposed multiplier and analysis 
method can get up to 60% improvement in maximum error and 
achieve 5~18% more energy savings than previous work under 
various error constraints on average. 
Keywords-low energy; multi-mode; floating point; iterative 
Booth mutiplier; error analysis 
I.  INTRODUCTION 
Due to the specific representation defined by the IEEE 754 
standard [1] in FP format, it can provide high computation 
precision and large dynamic range that fixed-point format can 
not do. It is very important for some digital signal processing 
applications required to operate above extreme data for keeping 
quality and avoiding overflow. Other advantages of FP 
applications are much easier and faster to program and modify 
than fixed-point ones during the development and simulation of 
software design. Because the above advantages and the rapid 
growth in the complexity of applications, FP operations are 
favorable for being adopted [2][3][4][5]. 
To achieve flexible processing ability and low energy 
consumption by sacrificing the accuracy of FP multiplication, 
we propose one multi-mode FP radix-4 Booth multiplier that 
can provide three PMs by iterative multiplication. We divide 
all partial products of Booth mantissa multiplication into three 
segments. Then these partial products in different segments are 
generated and accumulated by the iterative Booth multiplier in 
different iterations to produce the mantissa product. In lower 
precision modes, some sign bits of discarded partial product 
rows are also accumulated to reduce the accuracy loss. To 
efficiently utilize the proposed multiplier, the maximum error 
of each PM in the proposed multiplier must be evaluated with 
respect to the IEEE single-precision FP multiplier. But the 
maximum error is nearly impossible to be obtained from real 
exhaustive simulation. Therefore, we also propose a new 
analysis method to estimate the maximum error percentage of 
each PM more exact than old one. The reset of this paper is 
organized as follows. Section II describes the detailed 
architecture of our proposed multi-mode Booth FP multiplier. 
Section III introduces a new maximum error analysis method. 
Section IV demonstrates the energy efficiency of the proposed 
multiplier with the new error analysis method using two real 
applications. Finally, section V concludes this paper. 
Unfortunately, FP arithmetic units have more complex 
hardware architecture and larger power/energy consumption 
than fixed-point arithmetic units. According to the results in [6], 
they show that FP multiplier consumes the most energy for 
SPECfp92. Recently, more and more techniques concentrate 
attention on the low-power or low-energy design of FP 
multiplier. Moreover, several researches [24] have shown that 
many applications can manipulate human sensory data with no 
or only a slight loss of accuracy even when the bit-width of 
mantissa is largely reduced. Therefore, we can sacrifice the 
output quality of FP applications as much as human senses can 
accept by reducing the bit-width of operands or the accuracy of 
operations to achieve low power or low energy for this kind of 
applications. 
This work was supported in part by the National Science Council, Taiwan
under Grant NSC99-2221-E-110-083. 
  
AND 
šG7  šG6  šG5  šG4        šG3  šG2  šG1  sG0 
 
Y[15:0] (G7~G0) 
mode[0] 
OR 
0                   1 mux 
16bit 10’b00…00 
26bit 
Š-ENC Š-ENC Š-ENC Š-ENC Š-ENC Š-ENC Š-ENC 
mode[0] 
mode[0] 
AND 
mode[2] 
mode[1] 
mode[2] 
Š-ENC 
S-ENC
Y2i-1Y2iY2i+1
ši
 
Figure 3.  The architecture of modified “ONE” circuit 
After the mantissa product represented in carry-save form 
(i.e., ist and ict) is produced by stage 1, they are transported 
into the CLA (Carry-Lookahead Adder) and Normalization 
circuit in stage 2 through the TD (tri-state driver) to compute 
the final FP product. The purpose of TD is avoiding the wrong 
intermediate values (i.e., the intermediate values ist and ict 
produced by iteration 1 and 2 of stage 1 in PM0 or iteration 1 of 
stage 1 in PM1) are propagated to CLA and Normalization 
circuit. As a result, unnecessary computation can be suppressed 
to reduce the power/energy consumption.  
B. Modified Multi-Mode FP Iterative Booth Multiplier 
As mentioned earlier, the “ONE” circuit in the fundamental 
iterative Booth multiplier is used to generate the leftmost ‘1’s 
in the discarded partial product rows of PM1 (i.e., R3 to R1) 
and PM2 (i.e., R7 to R1). These ‘1’s are accumulated into the 
mantissa product to reduce the accuracy loss of PM1 and PM2. 
To further reduce the maximum error of PM1 and PM2 of the 
iterative Booth multiplier, we modify the “ONE” circuit to 
generate not only the leftmost ‘1’s but also the sign bits (i.e., s ) 
in the discarded partial product rows of PM1 and PM2.  
By all operations of radix-4 Booth encoding method, we 
can derive a simplified formula to express is  as follows. 
)YY(Y)YY(Ys 12i2i12i12i2i12ii    (1) 
III. ERROR ANALYSIS METHOD 
In the proposed multi-mode FP iterative multiplier, we 
trade the output accuracy of FP applications with the energy 
consumption by omitting to generate and accumulate portion of 
partial product rows. Compared with a conventional IEEE 
single-precision FP multiplier, the proposed FP multiplier will 
introduce various errors for different precision modes. In order 
to efficiently use the proposed multiplier, the error percentage 
of each precision mode PMn (n = 0, 1, or 2), denoted as 
Error(PMn), must be evaluated with respect to the IEEE single-
precision FP multiplier. 
A. Error Analysis of Fundamental Multi-Mode FP Multiplier 
It is impossible to try all input combinations to find the 
maximum error percentage for each precision mode PMn of 
multi-mode FP iterative Booth multiplier. Therefore, the error 
analysis method adopted in this paper for fundamental multi-
mode FP multiplier only considers the worst case. Let ME(PMn) 
denote the maximum mantissa product error of the proposed 
fundamental multiplier with precision mode PMn compared to 
the IEEE single-precision FP multiplier, then Error(PMn) can 
be expressed as 
%100
PMP
)ME(PM)Error(PM nn 

  (2) 
where PMP is the precise mantissa product produced by the 
IEEE single-precision FP multiplier with RNE (round-to-
nearest even) mode. In the worst case, the smallest value of 
PMP produced in a normal multiplication of IEEE 754 FP 
numbers is 1.0. Accordingly, the maximum error percentage of 
the fundamental multi-mode FP multiplier, denoted as 
Max_Error(PMn), can be expressed as 
100%)ME(PM)PMMax_Error( nn   (3) 
For example, when performing the precision mode PM1, all 
partial product bits in R0 to R3 except the leftmost ‘1’s in R1 
to R3 will be discarded from the mantissa product of the 
fundamental FP multiplier. The maximum mantissa product 
error occurs when all omitted partial product bits are 1. 
Therefore, ME(PM1) and Max_Error(PM1) can be calculated as 
where is  means the sign bit in the (i+1)-th row of partial 
products. In PM1, only four sign bits (i.e., 3s  to 1s  and 2 0 ) in 
R3 to R0 have to be generated. On the other hand, eight sign 
bits (i.e., 
s
7s  to 1s  and 2 0s ) in R7 to R0 have to be generated in 
PM2. Therefore, eight sign-bit generators (S-ENC) are 
designed according to (1) to produce 7s  to 0s and then are 
inserted into the “ONE” circuit as shown in Fig. 3. The signals 
mode[2:0] are utilized to indicate the precision mode. The 
multiplexer, OR gate and two AND gates are used to control 
how many rows’ the leftmost ‘1’s and s  need to be 
accumulated according to mode[2:0]. 
)2(2)2(2)2(2                     
               )22(22)ME(PM
401442164418
46211923
1 


  (4) 
%108.26)PMMax_Error( 31   (5) 
B. Error Analysis of Modified Multi-Mode FP Multiplier 
In this subsection, we propose a new error analysis method 
to estimate the maximum error percentage of the proposed 
modified multi-mode FP iterative Booth multiplier more 
using the multi-mode FP multiplier, each multiplication 
operation must be assigned a feasible precision mode while 
satisfying the output accuracy constraints on the application. In 
this paper, we employ the exhaustive search algorithm to 
generate all possible assignment solutions and then check 
whether all output data of the application satisfy the error 
constraints for each solution with real input patterns. Finally, 
the optimal assignment solutions that consum the minimal 
energy and satisfy error constraints will be chosen.  
The results of RGB2YUV and bicubic applications in Table 
II are obtained under the random error constraints. The average 
energy consumption of Our is much less than Fund because 
more multiplication operations can be executed by lower 
precision modes. For example, Our with four PMs can save 
18% and 13% more energy than Fund for RGB2YUV and 
bicubic, respectively. Similarly, Our with three PMs can save 
10% and 5% more energy than Fund for RGB2YUV and 
bicubic, respectively.  
V. CONCLUSIONS 
This paper has proposed a modified multi-mode iterative 
FP radix-4 Booth multiplier with less error. In addition, we also 
have developed a new error analysis method to exactly 
estimate the maximum error of each PM for the proposed 
multi-mode FP multiplier. Experimental results have shown 
that the proposed modified multiplier based on this new error 
analysis method can achieve up to 60% improvement in the 
maximum error percentage than the fundamental multiplier at 
the expanse of only about 3% extra circuits. For real 
applications including RGB2YUV and bicubic, our proposed 
multiplier and error analysis method can get 5% to 18% more 
energy saving than fundamental multiplier under the same error 
constraints. In the future, we would like to develop an efficient 
algorithm to quickly assign the precision mode of each FP 
multiplication instruction under various error constraints. 
ACKNOWLEDGMENT 
The authors would like to thank the contributions of the 
National Chip Implementation Center (CIC), Taiwan, for their 
support in technology data. 
REFERENCES 
[1] IEEE Standard for Binary Floating-Point Arithmetic. New York: 
ANSI/IEEE 754-1985, 1985. 
[2] G. Visalli, and F. Pappalardo, “Low-power floating-point encoding for 
signal processing applications,” IEEE Workshop on Signal Processing 
Systems, pp. 292-297, 2003. 
[3] C. A’lvarez, J. Corbal and M. Valero, “Fuzzy memoization for FP 
multimedia applications,” IEEE Transactions on Computers, Vol. 54, 
No.7, July, 2005. 
[4] T. J. Lin, H. Y. Lin, C. M. Chao, C. W. Liu and C. W. Jen, “A compact 
DSP core with static floating-point arithmetic,” The Journal of VLSI 
Sign Processing System, Vol. 42, No.2, pp. 127-138, July, 2006. 
[5] B. G. Nam and H. J. Yoo, “An embeddedstream processor core based on 
logarithmic arithmetic for a low-power 3-D graphics SoC,” IEEE 
Journal of Solid-State Circuits, Vol. 44, pp. 1554-1570, 2009. 
[6] W. Liu and A. Nannarelli, “Power dissipation challenges in multicore 
floating-point units,” 2010 21th IEEE International Conference on 
Application-specific Systems Architectures and Processors(ASAP), 
France, PP. 257-264, July, 2010. 
[7] Y. Wang, L. S. DeBrunner, J.P. Havlicek, and D. Zhou, “Iterative 
Radix-8 multiplier structure based on a novel real-time CSD recoding,” 
Coference Record of the Forty-First Asilomar Coference on Signal, 
Systems and Computers, Pacific Grove, CA, pp. 977-981, 2007. 
[8] D.Tan, C. E.Lemonds, and M.J.Schulte, “Low-power multiple-precision 
iterative floating-point multiplier with SIMD support,” IEEE 
Transactions on Computer, 175-187, 2009. 
[9] S. J. Jou, M. H. Tsai, and Y. L. Tsao, “Low-error reduced-width Booth 
multipliers for DSP applications,” IEEE Transactions on Circuits and 
System 1: Fundamental Theory and Applications, pp.1470-1474, 2003. 
 
TABLE I.  THE IMPLEMENTATION RESULTS OF FUNDAMENTAL 
MULTIPLIER (FUND) AND OUR PROPOSED MULTIPLIER (OUR) 
TSMC 0.13m, 250MHz, 3.1ns per cycle 
FP Multiplier 
Cycles Max_Error (%) 
Energy 
(uJ) Area 
CFPM 2 0 30  (100%) 
55230 
(100%) 
PM0 4 1.19105  31  (103%) 
PM1 3 8.26103  23  (76%) 
Fund 
(3PM) 
PM2 2 2.08  
11  
(36%) 
30697 
(55%) 
PM0 4 1.19105 34  (113%) 
PM1 3 3.23103  25  (83%) 
Our 
(3PM)
PM2 2 0.781 
12 
(40%) 
32269 
(58%) 
PM0 5 1.19105 41 (136%) 
PM1 4 2.15103 33 (110%) 
PM2 3 0.13 
25 
(83%) 
Fund 
(4PM) 
PM3 2 8.33 
10 
(33%) 
29553 
(53%) 
PM0 5 1.19105 43 (143%) 
PM1 4 9.41104 34 (113%) 
PM2 3 0.05 
26 
(86%) 
Our 
(4PM)
PM3 2 3.12 
11 
(36%) 
31043 
(56%) 
TABLE II.  THE COMPARISONS BETWEEN MULTIPLIERS FUND AND OUR 
IN ENERGY CONSUMPTION(%)  
3PM 4PM  
 
Fund Our Fund Our 
RGB2YUV 60 50 69 51 
bicubic 63 58 92 79 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：鄺獻榮 計畫編號：99-2221-E-110-083- 
計畫名稱：基於低功耗高效能 Montgomery 模數乘法器之 RSA 密碼系統(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 5 5 100%  
博士生 2 2 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
