# Tiny Tapeout project information
project:
  title:        "tinyqv_prism"      # Project title
  author:       "Ken Pettit"      # Your name
  discord:      "busy_courgette_50064"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A programmable FSM"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     64000000  # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Do not change the top module here.  Instead change tt_wrapper.v line 38 to refer to your module.
  top_module:  "tt_um_tqv_peripheral_harness"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "prism_periph.v"
    - "latch_shift_reg.v"
    - "latch_loader.v"
    - "prism.v"
    - "prism_sr_sit.v"
    - "prism_latch_sit.v"
    - "prism_latch_reg.v"
    - "tt_wrapper.v"
    - "test_harness/falling_edge_detector.sv"
    - "test_harness/rising_edge_detector.sv"
    - "test_harness/reclocking.sv"
    - "test_harness/spi_reg.sv"
    - "test_harness/synchronizer.sv"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "UART RX"
  ui[1]: "fsm_in0"
  ui[2]: "fsm_in1"
  ui[3]: "fsm_in2"
  ui[4]: "fsm_in3"
  ui[5]: "fsm_in4"
  ui[6]: "fsm_in5"
  ui[7]: "fsm_in6"

  # Outputs
  uo[0]: "fsm_out0"
  uo[1]: "fsm_out1"
  uo[2]: "fsm_out2"
  uo[3]: "fsm_out3"
  uo[4]: "fsm_out4"
  uo[5]: "fsm_out5"
  uo[6]: "fsm_out6"
  uo[7]: "UART TX"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: "spi_miso"
  uio[4]: "spi_cs_n"
  uio[5]: "spi_clk"
  uio[6]: "spi_mosi"
  uio[7]: ""

# Do not change!
yaml_version: 6
