#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 20 10:22:40 2025
# Process ID         : 6948
# Current directory  : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16076 C:\Users\beltf\Desktop\TFG_todo\Codigo\TFG\chip_tester\chip_tester.xpr
# Log file           : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/vivado.log
# Journal file       : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester\vivado.jou
# Running On         : Omen_16-xd
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics     
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16415 MB
# Swap memory        : 16642 MB
# Total Virtual      : 33058 MB
# Available Virtual  : 14222 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
set_property top CHIP_SIM_V2 [current_fileset]
set_property top CHIP_SIM3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CHIP_SIM3_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CHIP_SIM3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CHIP_SIM3_tb_vlog.prj"
"xvhdl --incr --relax -prj CHIP_SIM3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.srcs/sources_1/new/VALUES_V4_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VALUES_V4_test'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.srcs/sources_1/new/conv_2_ascii_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_ascii_v2'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1255.141 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CHIP_SIM3_tb_behav xil_defaultlib.CHIP_SIM3_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CHIP_SIM3_tb_behav xil_defaultlib.CHIP_SIM3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CHIP_SIM3_tb_behav -key {Behavioral:sim_1:Functional:CHIP_SIM3_tb} -tclbatch {CHIP_SIM3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CHIP_SIM3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CHIP_SIM3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1264.910 ; gain = 9.770
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 10:24:32 2025...
