Implementation of 5-stage pipelined MIPS Processor and verification using UVM
