// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indvars_iv,
        v,
        zext_ln156,
        b_address0,
        b_ce0,
        b_q0,
        b_address1,
        b_ce1,
        b_q1,
        empty,
        v_35_out,
        v_35_out_ap_vld,
        u_34_out_i,
        u_34_out_o,
        u_34_out_o_ap_vld,
        t_33_out,
        t_33_out_ap_vld,
        grp_fu_425_p_din0,
        grp_fu_425_p_din1,
        grp_fu_425_p_dout0,
        grp_fu_425_p_ce,
        grp_fu_429_p_din0,
        grp_fu_429_p_din1,
        grp_fu_429_p_dout0,
        grp_fu_429_p_ce,
        grp_fu_433_p_din0,
        grp_fu_433_p_din1,
        grp_fu_433_p_dout0,
        grp_fu_433_p_ce,
        grp_fu_437_p_din0,
        grp_fu_437_p_din1,
        grp_fu_437_p_dout0,
        grp_fu_437_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] indvars_iv;
input  [63:0] v;
input  [3:0] zext_ln156;
output  [2:0] b_address0;
output   b_ce0;
input  [63:0] b_q0;
output  [2:0] b_address1;
output   b_ce1;
input  [63:0] b_q1;
input  [2:0] empty;
output  [63:0] v_35_out;
output   v_35_out_ap_vld;
input  [63:0] u_34_out_i;
output  [63:0] u_34_out_o;
output   u_34_out_o_ap_vld;
output  [2:0] t_33_out;
output   t_33_out_ap_vld;
output  [31:0] grp_fu_425_p_din0;
output  [31:0] grp_fu_425_p_din1;
input  [63:0] grp_fu_425_p_dout0;
output   grp_fu_425_p_ce;
output  [31:0] grp_fu_429_p_din0;
output  [31:0] grp_fu_429_p_din1;
input  [63:0] grp_fu_429_p_dout0;
output   grp_fu_429_p_ce;
output  [31:0] grp_fu_433_p_din0;
output  [31:0] grp_fu_433_p_din1;
input  [63:0] grp_fu_433_p_dout0;
output   grp_fu_433_p_ce;
output  [31:0] grp_fu_437_p_din0;
output  [31:0] grp_fu_437_p_din1;
input  [63:0] grp_fu_437_p_dout0;
output   grp_fu_437_p_ce;

reg ap_idle;
reg v_35_out_ap_vld;
reg[63:0] u_34_out_o;
reg u_34_out_o_ap_vld;
reg t_33_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln157_fu_201_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln157_reg_679;
reg   [0:0] icmp_ln157_reg_679_pp0_iter1_reg;
reg   [0:0] icmp_ln157_reg_679_pp0_iter2_reg;
reg   [0:0] icmp_ln157_reg_679_pp0_iter3_reg;
reg   [0:0] icmp_ln157_reg_679_pp0_iter4_reg;
reg   [0:0] icmp_ln157_reg_679_pp0_iter5_reg;
reg   [0:0] icmp_ln157_reg_679_pp0_iter6_reg;
wire   [31:0] al_fu_238_p1;
reg   [31:0] al_reg_693;
wire   [31:0] bl_fu_242_p1;
reg   [31:0] bl_reg_698;
reg   [31:0] ah_reg_703;
reg   [31:0] bh_reg_708;
wire   [63:0] zext_ln105_fu_266_p1;
wire   [63:0] zext_ln110_fu_271_p1;
wire   [63:0] zext_ln105_169_fu_276_p1;
wire   [63:0] zext_ln112_fu_281_p1;
wire   [31:0] trunc_ln106_fu_286_p1;
reg   [31:0] trunc_ln106_reg_737;
reg   [31:0] trunc_ln106_reg_737_pp0_iter4_reg;
reg   [31:0] trunc_ln106_reg_737_pp0_iter5_reg;
wire   [31:0] trunc_ln106_252_fu_290_p1;
reg   [31:0] trunc_ln106_252_reg_742;
wire   [31:0] trunc_ln106_253_fu_294_p1;
reg   [31:0] trunc_ln106_253_reg_747;
wire   [31:0] trunc_ln106_254_fu_298_p1;
reg   [31:0] trunc_ln106_254_reg_752;
reg   [31:0] trunc_ln106_254_reg_752_pp0_iter4_reg;
reg   [31:0] tmp_s_reg_758;
reg   [31:0] tmp_464_reg_763;
reg   [31:0] tmp_464_reg_763_pp0_iter4_reg;
reg   [31:0] tmp_465_reg_769;
reg   [31:0] tmp_465_reg_769_pp0_iter4_reg;
reg   [31:0] tmp_466_reg_774;
reg   [31:0] tmp_466_reg_774_pp0_iter4_reg;
reg   [31:0] tmp_466_reg_774_pp0_iter5_reg;
reg   [1:0] tmp_463_reg_779;
wire   [31:0] trunc_ln125_fu_377_p1;
reg   [31:0] trunc_ln125_reg_784;
reg   [31:0] trunc_ln125_reg_784_pp0_iter5_reg;
wire   [31:0] add_ln105_fu_421_p2;
reg   [31:0] add_ln105_reg_790;
reg   [1:0] tmp_467_reg_795;
wire   [63:0] add_ln133_fu_471_p2;
reg   [63:0] add_ln133_reg_800;
reg   [63:0] add_ln133_reg_800_pp0_iter7_reg;
wire   [63:0] tempReg_fu_542_p2;
reg   [63:0] tempReg_reg_805;
reg   [63:0] tempReg_reg_805_pp0_iter7_reg;
reg   [63:0] u_34_out_load_reg_814;
wire   [63:0] u_fu_557_p2;
reg   [63:0] u_reg_819;
wire   [31:0] zext_ln158_fu_211_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln158_32_fu_222_p1;
wire   [63:0] zext_ln156_cast_fu_169_p1;
wire    ap_loop_init;
reg   [2:0] t_33_fu_78;
wire   [2:0] t_fu_637_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [63:0] v_35_fu_82;
wire   [63:0] v_195_fu_483_p2;
reg   [3:0] j_19_fu_86;
wire   [3:0] indvars_iv_cast_fu_173_p1;
wire   [3:0] add_ln157_fu_227_p2;
reg   [3:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    b_ce1_local;
reg    b_ce0_local;
wire   [2:0] trunc_ln157_fu_207_p1;
wire   [2:0] sub_ln158_fu_216_p2;
wire   [32:0] zext_ln123_fu_345_p1;
wire   [32:0] zext_ln123_159_fu_348_p1;
wire   [32:0] add_ln123_fu_351_p2;
wire   [33:0] zext_ln123_160_fu_357_p1;
wire   [33:0] zext_ln106_fu_342_p1;
wire   [33:0] temp_fu_361_p2;
wire   [32:0] zext_ln130_fu_390_p1;
wire   [32:0] zext_ln106_218_fu_384_p1;
wire   [32:0] add_ln130_193_fu_397_p2;
wire   [32:0] zext_ln106_219_fu_387_p1;
wire   [32:0] zext_ln106_217_fu_381_p1;
wire   [32:0] add_ln130_194_fu_407_p2;
wire   [31:0] trunc_ln130_fu_413_p1;
wire   [31:0] add_ln130_fu_393_p2;
wire   [33:0] zext_ln130_160_fu_417_p1;
wire   [33:0] zext_ln130_159_fu_403_p1;
wire   [33:0] temp_83_fu_427_p2;
wire   [33:0] and_ln133_s_fu_460_p3;
wire   [63:0] zext_ln133_fu_467_p1;
wire   [63:0] and_ln133_22_fu_453_p3;
wire   [63:0] or_ln_fu_477_p3;
wire   [63:0] shl_ln125_s_fu_446_p3;
wire   [63:0] xor_ln105_63_fu_489_p2;
wire   [63:0] xor_ln105_64_fu_495_p2;
wire   [63:0] or_ln105_13_fu_501_p2;
wire   [63:0] xor_ln105_65_fu_507_p2;
wire   [0:0] carry_fu_513_p3;
wire   [31:0] tmp_56_fu_525_p4;
wire   [63:0] or_ln51_fu_535_p3;
wire   [63:0] zext_ln105_170_fu_521_p1;
wire   [63:0] xor_ln160_fu_571_p2;
wire   [63:0] xor_ln160_37_fu_575_p2;
wire   [0:0] bit_sel1_fu_585_p3;
wire   [0:0] xor_ln160_50_fu_592_p2;
wire   [62:0] trunc_ln160_fu_598_p1;
wire   [63:0] xor_ln160_s_fu_601_p3;
wire   [63:0] or_ln160_25_fu_579_p2;
wire   [63:0] xor_ln160_39_fu_614_p2;
wire   [63:0] and_ln160_fu_609_p2;
wire   [63:0] or_ln160_fu_619_p2;
wire   [0:0] tmp_152_fu_625_p3;
wire   [2:0] zext_ln161_fu_633_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 t_33_fu_78 = 3'd0;
#0 v_35_fu_82 = 64'd0;
#0 j_19_fu_86 = 4'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln157_fu_201_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_19_fu_86 <= add_ln157_fu_227_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_19_fu_86 <= indvars_iv_cast_fu_173_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            t_33_fu_78 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
            t_33_fu_78 <= t_fu_637_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            v_35_fu_82 <= v;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            v_35_fu_82 <= v_195_fu_483_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln105_reg_790 <= add_ln105_fu_421_p2;
        add_ln133_reg_800[63 : 32] <= add_ln133_fu_471_p2[63 : 32];
        add_ln133_reg_800_pp0_iter7_reg[63 : 32] <= add_ln133_reg_800[63 : 32];
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln157_reg_679_pp0_iter2_reg <= icmp_ln157_reg_679_pp0_iter1_reg;
        icmp_ln157_reg_679_pp0_iter3_reg <= icmp_ln157_reg_679_pp0_iter2_reg;
        icmp_ln157_reg_679_pp0_iter4_reg <= icmp_ln157_reg_679_pp0_iter3_reg;
        icmp_ln157_reg_679_pp0_iter5_reg <= icmp_ln157_reg_679_pp0_iter4_reg;
        icmp_ln157_reg_679_pp0_iter6_reg <= icmp_ln157_reg_679_pp0_iter5_reg;
        tempReg_reg_805 <= tempReg_fu_542_p2;
        tempReg_reg_805_pp0_iter7_reg <= tempReg_reg_805;
        tmp_463_reg_779 <= {{temp_fu_361_p2[33:32]}};
        tmp_464_reg_763 <= {{grp_fu_433_p_dout0[63:32]}};
        tmp_464_reg_763_pp0_iter4_reg <= tmp_464_reg_763;
        tmp_465_reg_769 <= {{grp_fu_429_p_dout0[63:32]}};
        tmp_465_reg_769_pp0_iter4_reg <= tmp_465_reg_769;
        tmp_466_reg_774 <= {{grp_fu_437_p_dout0[63:32]}};
        tmp_466_reg_774_pp0_iter4_reg <= tmp_466_reg_774;
        tmp_466_reg_774_pp0_iter5_reg <= tmp_466_reg_774_pp0_iter4_reg;
        tmp_467_reg_795 <= {{temp_83_fu_427_p2[33:32]}};
        tmp_s_reg_758 <= {{grp_fu_425_p_dout0[63:32]}};
        trunc_ln106_252_reg_742 <= trunc_ln106_252_fu_290_p1;
        trunc_ln106_253_reg_747 <= trunc_ln106_253_fu_294_p1;
        trunc_ln106_254_reg_752 <= trunc_ln106_254_fu_298_p1;
        trunc_ln106_254_reg_752_pp0_iter4_reg <= trunc_ln106_254_reg_752;
        trunc_ln106_reg_737 <= trunc_ln106_fu_286_p1;
        trunc_ln106_reg_737_pp0_iter4_reg <= trunc_ln106_reg_737;
        trunc_ln106_reg_737_pp0_iter5_reg <= trunc_ln106_reg_737_pp0_iter4_reg;
        trunc_ln125_reg_784 <= trunc_ln125_fu_377_p1;
        trunc_ln125_reg_784_pp0_iter5_reg <= trunc_ln125_reg_784;
        u_34_out_load_reg_814 <= u_34_out_i;
        u_reg_819 <= u_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ah_reg_703 <= {{b_q1[63:32]}};
        al_reg_693 <= al_fu_238_p1;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        bh_reg_708 <= {{b_q0[63:32]}};
        bl_reg_698 <= bl_fu_242_p1;
        icmp_ln157_reg_679 <= icmp_ln157_fu_201_p2;
        icmp_ln157_reg_679_pp0_iter1_reg <= icmp_ln157_reg_679;
    end
end

always @ (*) begin
    if (((icmp_ln157_fu_201_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j = indvars_iv_cast_fu_173_p1;
    end else begin
        ap_sig_allocacmp_j = j_19_fu_86;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_ce0_local = 1'b1;
    end else begin
        b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_ce1_local = 1'b1;
    end else begin
        b_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (icmp_ln157_reg_679_pp0_iter6_reg == 1'd1))) begin
        t_33_out_ap_vld = 1'b1;
    end else begin
        t_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            u_34_out_o = zext_ln156_cast_fu_169_p1;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            u_34_out_o = u_fu_557_p2;
        end else begin
            u_34_out_o = u_34_out_i;
        end
    end else begin
        u_34_out_o = u_34_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        u_34_out_o_ap_vld = 1'b1;
    end else begin
        u_34_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (icmp_ln157_reg_679_pp0_iter6_reg == 1'd1))) begin
        v_35_out_ap_vld = 1'b1;
    end else begin
        v_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_fu_421_p2 = (trunc_ln130_fu_413_p1 + add_ln130_fu_393_p2);

assign add_ln123_fu_351_p2 = (zext_ln123_fu_345_p1 + zext_ln123_159_fu_348_p1);

assign add_ln130_193_fu_397_p2 = (zext_ln130_fu_390_p1 + zext_ln106_218_fu_384_p1);

assign add_ln130_194_fu_407_p2 = (zext_ln106_219_fu_387_p1 + zext_ln106_217_fu_381_p1);

assign add_ln130_fu_393_p2 = (trunc_ln106_254_reg_752_pp0_iter4_reg + tmp_464_reg_763_pp0_iter4_reg);

assign add_ln133_fu_471_p2 = (zext_ln133_fu_467_p1 + and_ln133_22_fu_453_p3);

assign add_ln157_fu_227_p2 = (ap_sig_allocacmp_j + 4'd1);

assign al_fu_238_p1 = b_q1[31:0];

assign and_ln133_22_fu_453_p3 = {{tmp_466_reg_774_pp0_iter5_reg}, {32'd0}};

assign and_ln133_s_fu_460_p3 = {{tmp_467_reg_795}, {32'd0}};

assign and_ln160_fu_609_p2 = (xor_ln160_s_fu_601_p3 & add_ln133_reg_800_pp0_iter7_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign b_address0 = zext_ln158_32_fu_222_p1;

assign b_address1 = zext_ln158_fu_211_p1;

assign b_ce0 = b_ce0_local;

assign b_ce1 = b_ce1_local;

assign bit_sel1_fu_585_p3 = tempReg_reg_805_pp0_iter7_reg[64'd63];

assign bl_fu_242_p1 = b_q0[31:0];

assign carry_fu_513_p3 = xor_ln105_65_fu_507_p2[32'd63];

assign grp_fu_425_p_ce = 1'b1;

assign grp_fu_425_p_din0 = zext_ln105_169_fu_276_p1;

assign grp_fu_425_p_din1 = zext_ln105_fu_266_p1;

assign grp_fu_429_p_ce = 1'b1;

assign grp_fu_429_p_din0 = zext_ln112_fu_281_p1;

assign grp_fu_429_p_din1 = zext_ln105_fu_266_p1;

assign grp_fu_433_p_ce = 1'b1;

assign grp_fu_433_p_din0 = zext_ln105_169_fu_276_p1;

assign grp_fu_433_p_din1 = zext_ln110_fu_271_p1;

assign grp_fu_437_p_ce = 1'b1;

assign grp_fu_437_p_din0 = zext_ln112_fu_281_p1;

assign grp_fu_437_p_din1 = zext_ln110_fu_271_p1;

assign icmp_ln157_fu_201_p2 = ((ap_sig_allocacmp_j == 4'd8) ? 1'b1 : 1'b0);

assign indvars_iv_cast_fu_173_p1 = indvars_iv;

assign or_ln105_13_fu_501_p2 = (xor_ln105_64_fu_495_p2 | xor_ln105_63_fu_489_p2);

assign or_ln160_25_fu_579_p2 = (xor_ln160_fu_571_p2 | xor_ln160_37_fu_575_p2);

assign or_ln160_fu_619_p2 = (xor_ln160_39_fu_614_p2 | and_ln160_fu_609_p2);

assign or_ln51_fu_535_p3 = {{tmp_56_fu_525_p4}, {add_ln105_reg_790}};

assign or_ln_fu_477_p3 = {{trunc_ln125_reg_784_pp0_iter5_reg}, {trunc_ln106_reg_737_pp0_iter5_reg}};

assign shl_ln125_s_fu_446_p3 = {{trunc_ln125_reg_784_pp0_iter5_reg}, {32'd0}};

assign sub_ln158_fu_216_p2 = (empty - trunc_ln157_fu_207_p1);

assign t_33_out = t_33_fu_78;

assign t_fu_637_p2 = (zext_ln161_fu_633_p1 + t_33_fu_78);

assign tempReg_fu_542_p2 = (or_ln51_fu_535_p3 + zext_ln105_170_fu_521_p1);

assign temp_83_fu_427_p2 = (zext_ln130_160_fu_417_p1 + zext_ln130_159_fu_403_p1);

assign temp_fu_361_p2 = (zext_ln123_160_fu_357_p1 + zext_ln106_fu_342_p1);

assign tmp_152_fu_625_p3 = or_ln160_fu_619_p2[32'd63];

assign tmp_56_fu_525_p4 = {{add_ln133_fu_471_p2[63:32]}};

assign trunc_ln106_252_fu_290_p1 = grp_fu_429_p_dout0[31:0];

assign trunc_ln106_253_fu_294_p1 = grp_fu_433_p_dout0[31:0];

assign trunc_ln106_254_fu_298_p1 = grp_fu_437_p_dout0[31:0];

assign trunc_ln106_fu_286_p1 = grp_fu_425_p_dout0[31:0];

assign trunc_ln125_fu_377_p1 = temp_fu_361_p2[31:0];

assign trunc_ln130_fu_413_p1 = add_ln130_194_fu_407_p2[31:0];

assign trunc_ln157_fu_207_p1 = ap_sig_allocacmp_j[2:0];

assign trunc_ln160_fu_598_p1 = tempReg_reg_805_pp0_iter7_reg[62:0];

assign u_fu_557_p2 = (tempReg_reg_805 + u_34_out_i);

assign v_195_fu_483_p2 = (or_ln_fu_477_p3 + v_35_fu_82);

assign v_35_out = v_35_fu_82;

assign xor_ln105_63_fu_489_p2 = (v_195_fu_483_p2 ^ shl_ln125_s_fu_446_p3);

assign xor_ln105_64_fu_495_p2 = (v_35_fu_82 ^ shl_ln125_s_fu_446_p3);

assign xor_ln105_65_fu_507_p2 = (v_195_fu_483_p2 ^ or_ln105_13_fu_501_p2);

assign xor_ln160_37_fu_575_p2 = (u_34_out_load_reg_814 ^ tempReg_reg_805_pp0_iter7_reg);

assign xor_ln160_39_fu_614_p2 = (u_reg_819 ^ or_ln160_25_fu_579_p2);

assign xor_ln160_50_fu_592_p2 = (bit_sel1_fu_585_p3 ^ 1'd1);

assign xor_ln160_fu_571_p2 = (u_reg_819 ^ tempReg_reg_805_pp0_iter7_reg);

assign xor_ln160_s_fu_601_p3 = {{xor_ln160_50_fu_592_p2}, {trunc_ln160_fu_598_p1}};

assign zext_ln105_169_fu_276_p1 = bl_reg_698;

assign zext_ln105_170_fu_521_p1 = carry_fu_513_p3;

assign zext_ln105_fu_266_p1 = al_reg_693;

assign zext_ln106_217_fu_381_p1 = tmp_463_reg_779;

assign zext_ln106_218_fu_384_p1 = tmp_464_reg_763_pp0_iter4_reg;

assign zext_ln106_219_fu_387_p1 = tmp_465_reg_769_pp0_iter4_reg;

assign zext_ln106_fu_342_p1 = tmp_s_reg_758;

assign zext_ln110_fu_271_p1 = ah_reg_703;

assign zext_ln112_fu_281_p1 = bh_reg_708;

assign zext_ln123_159_fu_348_p1 = trunc_ln106_252_reg_742;

assign zext_ln123_160_fu_357_p1 = add_ln123_fu_351_p2;

assign zext_ln123_fu_345_p1 = trunc_ln106_253_reg_747;

assign zext_ln130_159_fu_403_p1 = add_ln130_193_fu_397_p2;

assign zext_ln130_160_fu_417_p1 = add_ln130_194_fu_407_p2;

assign zext_ln130_fu_390_p1 = trunc_ln106_254_reg_752_pp0_iter4_reg;

assign zext_ln133_fu_467_p1 = and_ln133_s_fu_460_p3;

assign zext_ln156_cast_fu_169_p1 = zext_ln156;

assign zext_ln158_32_fu_222_p1 = sub_ln158_fu_216_p2;

assign zext_ln158_fu_211_p1 = trunc_ln157_fu_207_p1;

assign zext_ln161_fu_633_p1 = tmp_152_fu_625_p3;

always @ (posedge ap_clk) begin
    add_ln133_reg_800[31:0] <= 32'b00000000000000000000000000000000;
    add_ln133_reg_800_pp0_iter7_reg[31:0] <= 32'b00000000000000000000000000000000;
end

endmodule //sikep503_kem_enc_hw_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4
