vendor_name = ModelSim
source_file = 1, D:/github/DSD/ex9/code_lock_template_restored/my_gates_tester.vhd
source_file = 1, D:/github/DSD/ex9/code_lock_template_restored/gates_pack.vhd
source_file = 1, D:/github/DSD/ex9/code_lock_template_restored/my_gates.vhd
source_file = 1, D:/github/DSD/ex9/code_lock_template_restored/db/code_lock.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = my_gates_tester
instance = comp, \SW[0]~I , SW[0], my_gates_tester, 1
instance = comp, \SW[1]~I , SW[1], my_gates_tester, 1
instance = comp, \and_out~0 , and_out~0, my_gates_tester, 1
instance = comp, \or_out~0 , or_out~0, my_gates_tester, 1
instance = comp, \my_xor~0 , my_xor~0, my_gates_tester, 1
instance = comp, \LEDR[0]~I , LEDR[0], my_gates_tester, 1
instance = comp, \LEDR[1]~I , LEDR[1], my_gates_tester, 1
instance = comp, \LEDR[2]~I , LEDR[2], my_gates_tester, 1
