audio_config_get_n	,	F_4
EEXIST	,	V_100
IBX_ELD_ADDRESS_MASK	,	V_62
I915_WRITE	,	F_10
hda_dev	,	V_97
reg_eldv	,	V_28
G4X_ELD_ADDR_MASK	,	V_49
aud_config	,	V_67
dev	,	V_35
G4X_AUD_CNTL_ST	,	V_47
len	,	V_48
"Using automatic mode for N value on port %c\n"	,	L_16
"Enable audio codec on pipe %c, %u bytes ELD\n"	,	L_7
intel_eld_uptodate	,	F_8
"HDMI audio pixel clock setting for %d not found, falling back to defaults\n"	,	L_1
crtc_clock	,	V_5
ilk_audio_codec_enable	,	F_38
ARRAY_SIZE	,	F_2
VLV_AUD_CNTL_ST	,	F_42
g4x_audio_codec_disable	,	F_12
IS_HASWELL	,	F_51
HAS_PCH_SPLIT	,	F_53
adjusted_mode	,	V_2
av_mutex	,	V_52
n_low	,	V_13
audio_ptr	,	V_82
uint8_t	,	T_3
IBX_AUD_CNTL_ST2	,	V_69
device	,	V_85
n_up	,	V_14
i915_audio_component_unbind	,	F_72
"ELD size %d\n"	,	L_5
usleep_range	,	F_61
i915_audio_component_bind	,	F_68
mutex_unlock	,	F_23
min	,	F_14
INVALID_PIPE	,	V_95
INTEL_INFO	,	F_52
CPT_AUD_CFG	,	F_36
CPT_AUD_CNTL_ST	,	F_44
SKL_AUD_CODEC_WAKE_SIGNAL	,	V_89
IS_VALLEYVIEW	,	F_34
reg_elda	,	V_30
G4X_ELDV_DEVCL_DEVBLC	,	V_45
i	,	V_3
uint32_t	,	T_2
drm_i915_private	,	V_33
INTEL_OUTPUT_HDMI	,	V_25
get_display_clock_speed	,	V_92
n	,	V_11
drm_modeset_unlock_all	,	F_71
component_del	,	F_76
mutex_lock	,	F_19
"failed to add audio component (%d)\n"	,	L_17
I915_MAX_PORTS	,	V_103
INTEL_AUDIO_DEVBLC	,	V_43
config	,	V_6
DRM_DEBUG_KMS	,	F_3
i915_audio_component_ops	,	V_101
reg_edid	,	V_32
"invalid port: %d\n"	,	L_8
"no suitable N value is found\n"	,	L_9
AUD_CONFIG_N_VALUE_INDEX	,	V_53
"%s: crtc is NULL\n"	,	L_13
bits_eldv	,	V_29
"Disable audio codec\n"	,	L_3
eld	,	V_37
IS_SKYLAKE	,	F_60
ret	,	V_90
i915_audio_component_init	,	F_73
g4x_audio_codec_enable	,	F_13
drm_display_mode	,	V_1
"Disable audio codec on port %c, pipe %c\n"	,	L_10
G4X_AUD_VID_DID	,	V_42
"Disable audio codec on pipe %c\n"	,	L_6
VLV_AUD_CFG	,	F_35
AUDIO_OUTPUT_ENABLE	,	F_22
ops	,	V_99
DRM_ERROR	,	F_28
drm_select_eld	,	F_46
port	,	V_61
name	,	V_77
aud_ncts	,	V_9
i915_audio_component_get_power	,	F_54
audio_codec_enable	,	V_79
audio_config_hdmi_pixel_clock	,	F_1
hdmi_audio_clock	,	V_4
AUD_CONFIG_UPPER_N_MASK	,	V_16
drm_av_sync_delay	,	F_47
rate	,	V_8
IBX_HDMIW_HDMIEDID	,	F_39
aud_cntrl_st2	,	V_68
drm_modeset_lock_all	,	F_69
HSW_AUD_CFG	,	F_20
HAS_DDI	,	F_64
AUD_CONFIG_UPPER_N_SHIFT	,	V_18
dev_private	,	V_36
audio_component_registered	,	V_105
HSW_AUD_EDID_DATA	,	F_27
aud_sample_rate	,	V_66
intel_crtc	,	V_21
intel_encoder	,	V_38
base	,	V_40
PORT_A	,	V_64
"Enable audio codec, %u bytes ELD\n"	,	L_4
PORT_E	,	V_65
i915_audio_component_get_cdclk_freq	,	F_62
CPT_HDMIW_HDMIEDID	,	F_43
intel_init_audio	,	F_49
dev_priv	,	V_34
i915_audio_component_sync_audio_rate	,	F_65
AUD_CONFIG_N_PROG_ENABLE	,	V_20
drm_device	,	V_75
INTEL_AUDIO_DEVCL	,	V_44
tmp	,	V_15
enable	,	V_87
BUILD_BUG_ON	,	F_70
G4X_HDMIW_HDMIEDID	,	V_50
id	,	V_76
"ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_12
DRM_DEBUG_DRIVER	,	F_15
val	,	V_12
intel_audio_codec_enable	,	F_45
pin_eld_notify	,	V_81
encoder	,	V_39
crtc	,	V_22
HAS_PCH_IBX	,	F_32
connector	,	V_27
__func__	,	V_94
hsw_audio_codec_enable	,	F_24
i915_dev	,	V_96
HSW_AUD_DIP_ELD_CTRL	,	F_26
TMDS_296M	,	V_24
ENODEV	,	V_91
"Enable audio codec on port %c, pipe %c, %u bytes ELD\n"	,	L_11
AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK	,	V_63
POWER_DOMAIN_AUDIO	,	V_86
I915_READ	,	F_9
i915_audio_component_put_power	,	F_57
hdmiw_hdmiedid	,	V_72
audio_component	,	V_58
gen	,	V_84
eldv	,	V_41
AUDIO_ELD_VALID	,	F_21
audio_rate_need_prog	,	F_6
i915_audio_component_codec_wake_override	,	F_59
display	,	V_78
IBX_AUD_CNTL_ST	,	F_40
AUD_CONFIG_LOWER_N_MASK	,	V_17
intel_digital_port	,	V_59
intel_pipe_has_type	,	F_7
HSW_AUD_PIN_ELD_CP_VLD	,	V_55
sample_rate	,	V_10
bits_elda	,	V_31
acomp	,	V_57
to_intel_crtc	,	F_17
intel_display_power_put	,	F_58
data	,	V_98
i915_audio_component_bind_ops	,	V_104
AUD_CONFIG_LOWER_N_SHIFT	,	V_19
mode	,	V_7
audio_config_setup_n_reg	,	F_5
intel_dig_port	,	V_60
IBX_AUD_CFG	,	F_33
drm_encoder	,	V_74
enc_to_dig_port	,	F_25
u32	,	T_1
audio_codec_disable	,	V_83
pipe	,	V_51
intel_display_power_get	,	F_55
i915_audio_component	,	V_56
pipe_name	,	F_18
aud_cntl_st	,	V_73
MAX_PORTS	,	V_102
dev_to_i915	,	F_56
ilk_audio_codec_disable	,	F_29
"no pipe for the port %c\n"	,	L_14
"pipe %c connects port %c\n"	,	L_15
CPT_AUD_CNTRL_ST2	,	V_71
hsw_audio_codec_disable	,	F_16
G4X_ELDV_DEVCTG	,	V_46
VLV_HDMIW_HDMIEDID	,	F_41
drm_connector	,	V_26
IBX_ELD_VALID	,	F_37
WARN_ON_ONCE	,	F_63
drm_dev	,	V_93
for_each_intel_encoder	,	F_67
"Configuring HDMI audio for pixel clock %d (0x%08x)\n"	,	L_2
IS_G4X	,	F_50
VLV_AUD_CNTL_ST2	,	V_70
TMDS_297M	,	V_23
intel_audio_codec_disable	,	F_48
component_add	,	F_74
INTEL_OUTPUT_DISPLAYPORT	,	V_54
WARN_ON	,	F_31
IS_BROADWELL	,	F_66
HSW_AUD_CHICKENBIT	,	V_88
drm_eld_size	,	F_11
port_name	,	F_30
audio_ops	,	V_80
i915_audio_component_cleanup	,	F_75
