(S (NP (DT This) (NN paper) (NNS addresses)) (VP (VBP delay) (NP (NP (NN test)) (PP (IN for) (NP (NN SOC) (NNS devices)))) (PP (IN with) (NP (NML (JJ high) (NN frequency)) (NN clock) (NNS domains)))) (. .))
(S (NP (NP (NP (DT A) (NN logic) (NN design)) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NML (JJ high) (HYPH -) (NN speed)) (NN clock) (NN generation)))) (, ,) (VP (VBN implemented) (S (VP (TO to) (VP (VB avoid) (NP (JJ expensive) (NN test) (NN equipment)))))) (, ,)) (VP (VBZ is) (VP (VBN described) (PP (IN in) (NP (NN detail))))) (. .))
(S (NP (NP (NP (NNS Techniques)) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NN clock) (NN generation)))) (, ,) (VP (VBN meant) (S (VP (VP (TO to) (VP (VB reduce) (NP (NN test) (NN vector) (NN count)))) (CC and) (VP (TO to) (VP (VB increase) (NP (NN test) (NN quality))))))) (, ,)) (VP (VBP are) (VP (VBN discussed))) (. .))
(S (NP (NP (JJ ATPG) (NNS results)) (PP (IN for) (NP (DT the) (VBN proposed) (NNS techniques)))) (VP (VBP are) (VP (VBN given))) (. .))
