library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux is
    Port ( port1 : in  STD_LOGIC;
           port2 : in  STD_LOGIC;
           M : in  STD_LOGIC;
           O : out STD_LOGIC);

end mux;

architecture Behavioral of mux is

begin

process (port1, port2, M)

begin


	if (M <= '0') then
		O <= port1;
	elsif (M <= '1') then
		O <= port2;
	end if;

end process;

end Behavioral;
