$date
	Wed Apr 14 12:32:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module stack0 $end
$var wire 1 ! clk $end
$var wire 4 " data_in [3:0] $end
$var wire 1 # pop $end
$var wire 1 $ push $end
$var wire 1 % rstn $end
$var wire 1 & full $end
$var wire 1 ' empty $end
$var reg 4 ( data_out [3:0] $end
$var reg 4 ) stack_ptr [3:0] $end
$scope task reset_memory $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
x'
x&
1%
x$
x#
bx "
0!
$end
#5
1'
0&
b0 )
b1000 *
1!
#10
0!
0%
#15
1!
#20
0!
b0 "
0#
0$
#25
1!
#30
0!
1$
#35
0'
b1 )
1!
#40
0!
b1 "
0$
#45
1!
#50
0!
1$
#55
b10 )
1!
#60
0!
b10 "
0$
#65
1!
#70
0!
1$
#75
b11 )
1!
#80
0!
b11 "
0$
#85
1!
#90
0!
1$
#95
b100 )
1!
#100
0!
b100 "
0$
#105
1!
#110
0!
1$
#115
b101 )
1!
#120
0!
b101 "
0$
#125
1!
#130
0!
1$
#135
b110 )
1!
#140
0!
b110 "
0$
#145
1!
#150
0!
1$
#155
b111 )
1!
#160
0!
b111 "
0$
#165
1!
#170
0!
1$
#175
1&
b1000 )
1!
#180
0!
b1001 "
0$
#185
1!
#190
0!
1$
#195
1!
#200
0!
0$
#205
1!
#210
0!
1$
#215
1!
#220
0!
0$
#225
1!
#230
0!
1#
#235
0&
b111 )
b111 (
1!
#240
0!
0#
#245
1!
#250
0!
1#
#255
b110 )
b110 (
1!
#260
0!
0#
#265
1!
#270
0!
1#
#275
b101 )
b101 (
1!
#280
0!
0#
#285
1!
#290
0!
1#
#295
b100 )
b100 (
1!
#300
0!
0#
#305
1!
#310
0!
1#
#315
b11 )
b11 (
1!
#320
0!
0#
#325
1!
#330
0!
1#
#335
b10 )
b10 (
1!
#340
0!
0#
#345
1!
#350
0!
1#
#355
b1 )
b1 (
1!
#360
0!
0#
#365
1!
#370
0!
1#
#375
1'
b0 )
b0 (
1!
#380
0!
0#
#385
1!
#390
0!
1#
#395
1!
#400
0!
0#
#405
1!
#410
0!
1#
