#includes
-i ../src/testbench/interfaces

# RTL
../src/rtl/axi_intc_verilog.sv

# testbench
../src/testbench/interfaces/axi4Lite_intf.sv
../src/testbench/environment.sv
../src/testbench/tests/base_test.sv
../src/testbench/testbench.sv

