<stg><name>kernel_matmul_Pipeline_VITIS_LOOP_17_1</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %i_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_vec

]]></Node>
<StgValue><ssdm name="i_vec_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %select_ln17_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln17_1

]]></Node>
<StgValue><ssdm name="select_ln17_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln17 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.cond:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.cond:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
for.cond:2 %zext_ln17_1 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:3 %icmp_ln17 = icmp_eq  i32 %zext_ln17_1, i32 %select_ln17_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond:4 %add_ln17 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:5 %br_ln17 = br i1 %icmp_ln17, void %for.inc, void %VITIS_LOOP_23_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc:3 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
for.inc:4 %zext_ln19 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:5 %add_ln19 = add i64 %zext_ln19, i64 %i_vec_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="62">
<![CDATA[
for.inc:7 %sext_ln19 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:8 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:14 %store_ln17 = store i10 %add_ln17, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="38" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="39" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="40" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="41" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc:10 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
VITIS_LOOP_23_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="10">
<![CDATA[
for.inc:0 %zext_ln17 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc:11 %bitcast_ln19 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:12 %vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="vec_local_addr"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc:13 %store_ln19 = store i32 %bitcast_ln19, i10 %vec_local_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc:15 %br_ln17 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="select_ln17_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln17_1"/></StgValue>
</port>
<port id="79" name="i_vec" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_vec"/></StgValue>
</port>
<port id="80" name="vec_local" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="gmem0" to="specinterface_ln0" fromId="77" toId="15">
</dataflow>
<dataflow id="87" from="empty" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="empty_2" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i64" to="i_vec_read" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="i_vec" to="i_vec_read" fromId="79" toId="16">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="select_ln17_1_read" fromId="114" toId="17">
</dataflow>
<dataflow id="116" from="select_ln17_1" to="select_ln17_1_read" fromId="78" toId="17">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln17" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="i" to="store_ln17" fromId="14" toId="18">
</dataflow>
<dataflow id="120" from="i" to="i_1" fromId="14" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="121" toId="21">
</dataflow>
<dataflow id="123" from="gmem0" to="specbitsmap_ln0" fromId="77" toId="21">
</dataflow>
<dataflow id="124" from="i_1" to="zext_ln17_1" fromId="20" toId="22">
</dataflow>
<dataflow id="125" from="zext_ln17_1" to="icmp_ln17" fromId="22" toId="23">
</dataflow>
<dataflow id="126" from="select_ln17_1_read" to="icmp_ln17" fromId="17" toId="23">
</dataflow>
<dataflow id="127" from="i_1" to="add_ln17" fromId="20" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln17" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="icmp_ln17" to="br_ln17" fromId="23" toId="25">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln" fromId="131" toId="26">
</dataflow>
<dataflow id="133" from="i_1" to="shl_ln" fromId="20" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_134" to="shl_ln" fromId="134" toId="26">
</dataflow>
<dataflow id="136" from="shl_ln" to="zext_ln19" fromId="26" toId="27">
</dataflow>
<dataflow id="137" from="zext_ln19" to="add_ln19" fromId="27" toId="28">
</dataflow>
<dataflow id="138" from="i_vec_read" to="add_ln19" fromId="16" toId="28">
</dataflow>
<dataflow id="140" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="139" toId="29">
</dataflow>
<dataflow id="141" from="add_ln19" to="trunc_ln" fromId="28" toId="29">
</dataflow>
<dataflow id="143" from="StgValue_142" to="trunc_ln" fromId="142" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_144" to="trunc_ln" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="trunc_ln" to="sext_ln19" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="gmem0" to="gmem0_addr" fromId="77" toId="31">
</dataflow>
<dataflow id="148" from="sext_ln19" to="gmem0_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="add_ln17" to="store_ln17" fromId="24" toId="32">
</dataflow>
<dataflow id="150" from="i" to="store_ln17" fromId="14" toId="32">
</dataflow>
<dataflow id="152" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="33">
</dataflow>
<dataflow id="153" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="33">
</dataflow>
<dataflow id="155" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="34">
</dataflow>
<dataflow id="157" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="34">
</dataflow>
<dataflow id="158" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="34">
</dataflow>
<dataflow id="159" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="35">
</dataflow>
<dataflow id="160" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="35">
</dataflow>
<dataflow id="162" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="36">
</dataflow>
<dataflow id="163" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="36">
</dataflow>
<dataflow id="165" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="37">
</dataflow>
<dataflow id="166" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="37">
</dataflow>
<dataflow id="167" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="37">
</dataflow>
<dataflow id="168" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="38">
</dataflow>
<dataflow id="169" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="38">
</dataflow>
<dataflow id="171" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="39">
</dataflow>
<dataflow id="172" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="39">
</dataflow>
<dataflow id="174" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="151" toId="40">
</dataflow>
<dataflow id="175" from="gmem0_addr" to="gmem0_load_req" fromId="31" toId="40">
</dataflow>
<dataflow id="176" from="StgValue_154" to="gmem0_load_req" fromId="154" toId="40">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem0_addr_read" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="gmem0_addr" to="gmem0_addr_read" fromId="31" toId="41">
</dataflow>
<dataflow id="180" from="i_1" to="zext_ln17" fromId="20" toId="42">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="181" toId="43">
</dataflow>
<dataflow id="183" from="StgValue_81" to="specpipeline_ln18" fromId="81" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_88" to="specpipeline_ln18" fromId="88" toId="43">
</dataflow>
<dataflow id="185" from="StgValue_88" to="specpipeline_ln18" fromId="88" toId="43">
</dataflow>
<dataflow id="186" from="StgValue_88" to="specpipeline_ln18" fromId="88" toId="43">
</dataflow>
<dataflow id="187" from="empty_0" to="specpipeline_ln18" fromId="91" toId="43">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="188" toId="44">
</dataflow>
<dataflow id="191" from="empty_17" to="specloopname_ln17" fromId="190" toId="44">
</dataflow>
<dataflow id="192" from="gmem0_addr_read" to="bitcast_ln19" fromId="41" toId="45">
</dataflow>
<dataflow id="193" from="vec_local" to="vec_local_addr" fromId="80" toId="46">
</dataflow>
<dataflow id="195" from="StgValue_194" to="vec_local_addr" fromId="194" toId="46">
</dataflow>
<dataflow id="196" from="zext_ln17" to="vec_local_addr" fromId="42" toId="46">
</dataflow>
<dataflow id="197" from="bitcast_ln19" to="store_ln19" fromId="45" toId="47">
</dataflow>
<dataflow id="198" from="vec_local_addr" to="store_ln19" fromId="46" toId="47">
</dataflow>
<dataflow id="199" from="icmp_ln17" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="200" from="icmp_ln17" to="StgValue_11" fromId="23" toId="11">
</dataflow>
</dataflows>


</stg>
