// Seed: 239034255
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input id_9
);
  assign id_8 = id_4;
  assign id_7 = id_6;
  type_18(
      id_3, 1
  );
  logic id_10;
  logic id_11;
  type_21(
      id_2, id_3
  );
  assign id_11 = id_11;
  assign id_10 = id_9;
  type_22(
      1, 1
  );
  assign id_8 = id_4;
  logic id_12;
  logic id_13;
  logic id_14;
endmodule
