`timescale 1ns/1ps
 
module TBbaudGenerator;
	reg CLK;
	wire BAUD;
	
	baudGenerator bg1 (
		.CLK(CLK),
		.BAUD(BAUD)
	);
	
	initial begin
		CLK = 0;
	end
	
	// Clock
	always begin
		#1 CLK = ~CLK
	end
endmodule 