m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1683344421
!i10b 1
!s100 b9H^3F1k=j]Bz53HB0`B@0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICDj`4EgV?7_N@lckAXeJC0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1652413036
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv
!i122 0
L0 1 9
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1683344421.000000
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv|
!i113 1
Z8 o-sv -work work
Z9 !s92 -sv -work work +incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline
Z10 tCvgOpt 0
valu
R1
Z11 !s110 1683344422
!i10b 1
!s100 QJC;Y6DbeJS[[<9hY`Zj32
R3
I0;53;]b>`PX_5hD@1nHH63
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv
!i122 13
L0 1 37
R6
r1
!s85 0
31
Z12 !s108 1683344422.000000
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv|
!i113 1
R8
R9
R10
vcontrol_unit
R1
R11
!i10b 1
!s100 4hTz8>8BmlCJQoRV?T3]g3
R3
IYTzTH8<S@h4E1Gbz=1n;A1
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv
!i122 14
L0 1 188
R6
r1
!s85 0
31
R12
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv|
!i113 1
R8
R9
R10
vdmem_ram
R1
R2
!i10b 1
!s100 oE8nlnH5PYJ]SFNFeaHYO1
R3
If0V0^l2<IGZS?1lUzK43[2
R4
S1
R0
w1683342150
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv
!i122 5
L0 1 44
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv|
!i113 1
R8
R9
R10
vdmem_rom
R1
Z13 !s110 1683344423
!i10b 1
!s100 AWJH]:<9QU<dE^LLZL8Q;1
R3
I:DR0SP7jUThML[B8djW[63
R4
S1
R0
w1683342181
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv
!i122 17
Z14 L0 1 17
R6
r1
!s85 0
31
R12
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv|
!i113 1
R8
R9
R10
vdmem_seno
R1
R13
!i10b 1
!s100 i2jKem<0gLk?5fid:fbG`1
R3
IRo]OcEi7_4L;KJgbGPP?A2
R4
S1
R0
w1683344017
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv
!i122 19
R14
R6
r1
!s85 0
31
Z15 !s108 1683344423.000000
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv|
!i113 1
R8
R9
R10
vimem
R1
R13
!i10b 1
!s100 _^kkjJTAAm>P8n?TilD0a3
R3
IDS5ZOH;DQEKkiDBYAUgj`3
R4
S1
R0
w1683342204
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv
!i122 18
R14
R6
r1
!s85 0
31
R15
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv|
!i113 1
R8
R9
R10
vjump_unit
R1
R2
!i10b 1
!s100 8jPHfYX<77GHiGPTjJBBl2
R3
IAj`<FkMl<Oj[?F0oGNPXo3
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv
!i122 2
L0 1 19
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv|
!i113 1
R8
R9
R10
vmemoryAccess
R1
R2
!i10b 1
!s100 25V[ojR1=>SBUOBS;k0lH0
R3
Ie]DmA9L8TZPf_]`:0FF>J2
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv
!i122 3
L0 1 11
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv|
!i113 1
R8
R9
R10
nmemory@access
vmemoryController
R1
R2
!i10b 1
!s100 cfNfM5KQzZOSIjB>z7?jK1
R3
IGjEzBY8f;7j>Z:cal@Yl60
R4
S1
R0
w1683343673
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv
!i122 4
L0 1 53
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv|
!i113 1
R8
R9
R10
nmemory@controller
vmux_2to1
R1
R2
!i10b 1
!s100 b8jb8T=aW<fXX<LDbGfFn0
R3
IUdSL<GdgJ?kacjL:FYjMZ1
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv
!i122 6
L0 1 18
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv|
!i113 1
R8
R9
R10
vmux_4to1
R1
R2
!i10b 1
!s100 TU?hDiSIaLk4S5gdlXSf]3
R3
IkJFZ3VEZ^zU0nRf=>LljZ1
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv
!i122 7
L0 1 24
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv|
!i113 1
R8
R9
R10
vpc_register
R1
R2
!i10b 1
!s100 `djE<hC9=CY=bA>61Z9JA1
R3
ISQ;]ZNW2?IBR>EAF?T1RL1
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv
!i122 8
L0 1 36
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv|
!i113 1
R8
R9
R10
vprocesador_pipeline
R1
R11
!i10b 1
!s100 zOXPfCj6zlS<lMRKkP9Eh2
R3
Ime<3nL:6KF@fVQkF6hlNz3
R4
S1
R0
w1652503866
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv
!i122 15
L0 1 108
R6
r1
!s85 0
31
R12
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv|
!i113 1
R8
R9
R10
vregister_file
R1
R11
!i10b 1
!s100 cco9W;Og>dA@Q3FeSaC?d3
R3
I8C@=JNU_?6M2zJ^<>5gM^0
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv
!i122 16
L0 1 157
R6
r1
!s85 0
31
R12
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv|
!i113 1
R8
R9
R10
vsegment_ex_mem
R1
R2
!i10b 1
!s100 [dJczfh5_=Az6ACnXB[R90
R3
IW;An8`oE]=T5074=VXO=81
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv
!i122 9
L0 1 32
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv|
!i113 1
R8
R9
R10
vsegment_id_ex
R1
R2
!i10b 1
!s100 c0Q<0SoBORhRQJ^BQW:eZ2
R3
IlBz7j`>LoOJSIO?P@^>8`2
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv
!i122 10
L0 1 55
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv|
!i113 1
R8
R9
R10
vsegment_if_id
R1
R11
!i10b 1
!s100 UhJ]SBREgeke1he>Zm<2`2
R3
I;^VzUBR36MFa5OoQ7=QVo3
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv
!i122 11
L0 1 45
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv|
!i113 1
R8
R9
R10
vsegment_mem_wb
R1
R11
!i10b 1
!s100 9gd@SXMUUd00<kznBzHem2
R3
I;IPgJ@ndkH5i7To_==WFj1
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv
!i122 12
L0 1 28
R6
r1
!s85 0
31
R12
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv|
!i113 1
R8
R9
R10
vsign_extend
R1
R2
!i10b 1
!s100 M<Vm=N`UlOVZ=S0T6889_0
R3
I>_L8fi_XGCIX<;bRR?F001
R4
S1
R0
R5
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv
!i122 1
L0 1 20
R6
r1
!s85 0
31
R7
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv|
!i113 1
R8
R9
R10
vtestbench
R1
!s110 1683344451
!i10b 1
!s100 mB@]B=CFPFGV@V<`YdkDL3
R3
I6:`W]KV^3^3iNnnRhHZ>T0
R4
S1
R0
w1682132949
8/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv
F/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv
!i122 20
L0 2 32
R6
r1
!s85 0
31
!s108 1683344451.000000
!s107 /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv|
!s90 -reportprogress|300|-work|work|/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv|
!i113 1
o-work work
R10
