

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Mon Sep  4 23:52:32 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   101761|   101761|  1.018 ms|  1.018 ms|  101761|  101761|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      772|      772|   7.720 us|   7.720 us|   772|   772|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371    |Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2    |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379                    |Self_attention_Pipeline_VITIS_LOOP_65_1                    |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_gemm_systolic_array_attn_fu_384                                   |gemm_systolic_array_attn                                   |     2422|     2422|  24.220 us|  24.220 us|  2422|  2422|       no|
        |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |      152|      152|   1.520 us|   1.520 us|   152|   152|       no|
        |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408                   |Self_attention_Pipeline_l_update_i4_l_j3                   |      164|      164|   1.640 us|   1.640 us|   164|   164|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421  |Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2  |      770|      770|   7.700 us|   7.700 us|   770|   770|       no|
        |grp_Self_attention_Pipeline_l_j2_fu_429                               |Self_attention_Pipeline_l_j2                               |       63|       63|   0.630 us|   0.630 us|    63|    63|       no|
        |grp_gemm_systolic_array_cont_fu_443                                   |gemm_systolic_array_cont                                   |     2776|     2776|  27.760 us|  27.760 us|  2776|  2776|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      772|      772|   7.720 us|   7.720 us|   772|   772|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   101760|   101760|      8480|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  183|   42770|  51792|    -|
|Memory           |       32|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|   1712|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|  183|   42890|  53580|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   83|      40|    100|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421  |Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2  |        0|   0|     34|    162|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371    |Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2    |        0|   0|     27|    157|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379                    |Self_attention_Pipeline_VITIS_LOOP_65_1                    |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_l_j2_fu_429                               |Self_attention_Pipeline_l_j2                               |        0|   7|    940|   1333|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |        0|   0|    205|    259|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |        0|   0|    209|    393|    0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |        0|   0|    447|    337|    0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408                   |Self_attention_Pipeline_l_update_i4_l_j3                   |        0|   0|    507|    337|    0|
    |grp_gemm_systolic_array_attn_fu_384                                   |gemm_systolic_array_attn                                   |        0|  88|  20193|  24461|    0|
    |grp_gemm_systolic_array_cont_fu_443                                   |gemm_systolic_array_cont                                   |        0|  88|  20202|  24304|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0| 183|  42770|  51792|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |v84_U         |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_1_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_2_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_3_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v85_U         |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_1_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_2_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_3_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v86_U         |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_1_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_2_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_3_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       32|  32|   6|    0|  3372|  800|    25|       107904|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_506_p2                                   |         +|   0|  0|  13|           4|           1|
    |add_ln68_fu_527_p2                                    |         +|   0|  0|  13|           4|           1|
    |sub_ln71_fu_577_p2                                    |         -|   0|  0|  14|           6|           6|
    |icmp_ln126_fu_500_p2                                  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln68_fu_521_p2                                   |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state12_on_subcall_done                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  70|          28|          22|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_1_address0       |  14|          3|    8|         24|
    |K_h_1_ce0            |  14|          3|    1|          3|
    |K_h_1_we0            |   9|          2|    1|          2|
    |K_h_2_address0       |  14|          3|    8|         24|
    |K_h_2_ce0            |  14|          3|    1|          3|
    |K_h_2_we0            |   9|          2|    1|          2|
    |K_h_3_address0       |  14|          3|    8|         24|
    |K_h_3_ce0            |  14|          3|    1|          3|
    |K_h_3_we0            |   9|          2|    1|          2|
    |K_h_address0         |  14|          3|    8|         24|
    |K_h_ce0              |  14|          3|    1|          3|
    |K_h_we0              |   9|          2|    1|          2|
    |Q_h_1_address0       |  14|          3|    8|         24|
    |Q_h_1_ce0            |  14|          3|    1|          3|
    |Q_h_1_we0            |   9|          2|    1|          2|
    |Q_h_2_address0       |  14|          3|    8|         24|
    |Q_h_2_ce0            |  14|          3|    1|          3|
    |Q_h_2_we0            |   9|          2|    1|          2|
    |Q_h_3_address0       |  14|          3|    8|         24|
    |Q_h_3_ce0            |  14|          3|    1|          3|
    |Q_h_3_we0            |   9|          2|    1|          2|
    |Q_h_address0         |  14|          3|    8|         24|
    |Q_h_ce0              |  14|          3|    1|          3|
    |Q_h_we0              |   9|          2|    1|          2|
    |V_h_1_address0       |  14|          3|    8|         24|
    |V_h_1_ce0            |  14|          3|    1|          3|
    |V_h_1_we0            |   9|          2|    1|          2|
    |V_h_2_address0       |  14|          3|    8|         24|
    |V_h_2_ce0            |  14|          3|    1|          3|
    |V_h_2_we0            |   9|          2|    1|          2|
    |V_h_3_address0       |  14|          3|    8|         24|
    |V_h_3_ce0            |  14|          3|    1|          3|
    |V_h_3_we0            |   9|          2|    1|          2|
    |V_h_address0         |  14|          3|    8|         24|
    |V_h_ce0              |  14|          3|    1|          3|
    |V_h_we0              |   9|          2|    1|          2|
    |ap_NS_fsm            |  81|         17|    1|         17|
    |grp_fu_633_ce        |   9|          2|    1|          2|
    |grp_fu_637_ce        |   9|          2|    1|          2|
    |grp_fu_641_ce        |   9|          2|    1|          2|
    |h_fu_154             |   9|          2|    4|          8|
    |i3_reg_270           |   9|          2|    4|          8|
    |inp_sumRow_address0  |  25|          5|    4|         20|
    |inp_sumRow_ce0       |  25|          5|    1|          5|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |v84_1_address0       |  31|          6|    6|         36|
    |v84_1_address1       |  20|          4|    6|         24|
    |v84_1_ce0            |  31|          6|    1|          6|
    |v84_1_ce1            |  20|          4|    1|          4|
    |v84_1_d0             |  25|          5|   32|        160|
    |v84_1_we0            |  25|          5|    1|          5|
    |v84_2_address0       |  31|          6|    6|         36|
    |v84_2_address1       |  20|          4|    6|         24|
    |v84_2_ce0            |  31|          6|    1|          6|
    |v84_2_ce1            |  20|          4|    1|          4|
    |v84_2_d0             |  25|          5|   32|        160|
    |v84_2_we0            |  25|          5|    1|          5|
    |v84_3_address0       |  31|          6|    6|         36|
    |v84_3_address1       |  20|          4|    6|         24|
    |v84_3_ce0            |  31|          6|    1|          6|
    |v84_3_ce1            |  20|          4|    1|          4|
    |v84_3_d0             |  25|          5|   32|        160|
    |v84_3_we0            |  25|          5|    1|          5|
    |v84_address0         |  31|          6|    6|         36|
    |v84_address1         |  20|          4|    6|         24|
    |v84_ce0              |  31|          6|    1|          6|
    |v84_ce1              |  20|          4|    1|          4|
    |v84_d0               |  25|          5|   32|        160|
    |v84_we0              |  25|          5|    1|          5|
    |v85_1_address0       |  14|          3|    6|         18|
    |v85_1_ce0            |  14|          3|    1|          3|
    |v85_1_we0            |   9|          2|    1|          2|
    |v85_2_address0       |  14|          3|    6|         18|
    |v85_2_ce0            |  14|          3|    1|          3|
    |v85_2_we0            |   9|          2|    1|          2|
    |v85_3_address0       |  14|          3|    6|         18|
    |v85_3_ce0            |  14|          3|    1|          3|
    |v85_3_we0            |   9|          2|    1|          2|
    |v85_address0         |  14|          3|    6|         18|
    |v85_ce0              |  14|          3|    1|          3|
    |v85_we0              |   9|          2|    1|          2|
    |v86_1_address0       |  20|          4|    8|         32|
    |v86_1_ce0            |  20|          4|    1|          4|
    |v86_1_ce1            |   9|          2|    1|          2|
    |v86_1_d0             |  14|          3|   32|         96|
    |v86_1_we0            |  14|          3|    1|          3|
    |v86_2_address0       |  20|          4|    8|         32|
    |v86_2_ce0            |  20|          4|    1|          4|
    |v86_2_ce1            |   9|          2|    1|          2|
    |v86_2_d0             |  14|          3|   32|         96|
    |v86_2_we0            |  14|          3|    1|          3|
    |v86_3_address0       |  20|          4|    8|         32|
    |v86_3_ce0            |  20|          4|    1|          4|
    |v86_3_ce1            |   9|          2|    1|          2|
    |v86_3_d0             |  14|          3|   32|         96|
    |v86_3_we0            |  14|          3|    1|          3|
    |v86_address0         |  20|          4|    8|         32|
    |v86_ce0              |  20|          4|    1|          4|
    |v86_ce1              |   9|          2|    1|          2|
    |v86_d0               |  14|          3|   32|         96|
    |v86_we0              |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1712|        355|  562|       2091|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln126_reg_594                                                                  |   4|   0|    4|          0|
    |add_ln68_reg_608                                                                   |   4|   0|    4|          0|
    |ap_CS_fsm                                                                          |  16|   0|   16|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_ready                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_ready                           |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j2_fu_429_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282_ap_start_reg            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408_ap_start_reg                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_attn_fu_384_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_cont_fu_443_ap_start_reg                                   |   1|   0|    1|          0|
    |h_fu_154                                                                           |   4|   0|    4|          0|
    |i3_reg_270                                                                         |   4|   0|    4|          0|
    |inp_sumRow_load_reg_618                                                            |  32|   0|   32|          0|
    |sub_ln71_reg_628                                                                   |   4|   0|    6|          2|
    |tmp_reg_599                                                                        |   4|   0|   10|          6|
    |trunc_ln68_reg_623                                                                 |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  88|   0|   96|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v71_0_address0        |  out|   10|   ap_memory|           v71_0|         array|
|v71_0_ce0             |  out|    1|   ap_memory|           v71_0|         array|
|v71_0_q0              |   in|   32|   ap_memory|           v71_0|         array|
|v71_1_address0        |  out|   10|   ap_memory|           v71_1|         array|
|v71_1_ce0             |  out|    1|   ap_memory|           v71_1|         array|
|v71_1_q0              |   in|   32|   ap_memory|           v71_1|         array|
|v71_2_address0        |  out|   10|   ap_memory|           v71_2|         array|
|v71_2_ce0             |  out|    1|   ap_memory|           v71_2|         array|
|v71_2_q0              |   in|   32|   ap_memory|           v71_2|         array|
|v71_3_address0        |  out|   10|   ap_memory|           v71_3|         array|
|v71_3_ce0             |  out|    1|   ap_memory|           v71_3|         array|
|v71_3_q0              |   in|   32|   ap_memory|           v71_3|         array|
|v71_4_address0        |  out|   10|   ap_memory|           v71_4|         array|
|v71_4_ce0             |  out|    1|   ap_memory|           v71_4|         array|
|v71_4_q0              |   in|   32|   ap_memory|           v71_4|         array|
|v71_5_address0        |  out|   10|   ap_memory|           v71_5|         array|
|v71_5_ce0             |  out|    1|   ap_memory|           v71_5|         array|
|v71_5_q0              |   in|   32|   ap_memory|           v71_5|         array|
|v71_6_address0        |  out|   10|   ap_memory|           v71_6|         array|
|v71_6_ce0             |  out|    1|   ap_memory|           v71_6|         array|
|v71_6_q0              |   in|   32|   ap_memory|           v71_6|         array|
|v71_7_address0        |  out|   10|   ap_memory|           v71_7|         array|
|v71_7_ce0             |  out|    1|   ap_memory|           v71_7|         array|
|v71_7_q0              |   in|   32|   ap_memory|           v71_7|         array|
|v71_8_address0        |  out|   10|   ap_memory|           v71_8|         array|
|v71_8_ce0             |  out|    1|   ap_memory|           v71_8|         array|
|v71_8_q0              |   in|   32|   ap_memory|           v71_8|         array|
|v71_9_address0        |  out|   10|   ap_memory|           v71_9|         array|
|v71_9_ce0             |  out|    1|   ap_memory|           v71_9|         array|
|v71_9_q0              |   in|   32|   ap_memory|           v71_9|         array|
|v71_10_address0       |  out|   10|   ap_memory|          v71_10|         array|
|v71_10_ce0            |  out|    1|   ap_memory|          v71_10|         array|
|v71_10_q0             |   in|   32|   ap_memory|          v71_10|         array|
|v71_11_address0       |  out|   10|   ap_memory|          v71_11|         array|
|v71_11_ce0            |  out|    1|   ap_memory|          v71_11|         array|
|v71_11_q0             |   in|   32|   ap_memory|          v71_11|         array|
|v72_0_address0        |  out|   10|   ap_memory|           v72_0|         array|
|v72_0_ce0             |  out|    1|   ap_memory|           v72_0|         array|
|v72_0_q0              |   in|   32|   ap_memory|           v72_0|         array|
|v72_1_address0        |  out|   10|   ap_memory|           v72_1|         array|
|v72_1_ce0             |  out|    1|   ap_memory|           v72_1|         array|
|v72_1_q0              |   in|   32|   ap_memory|           v72_1|         array|
|v72_2_address0        |  out|   10|   ap_memory|           v72_2|         array|
|v72_2_ce0             |  out|    1|   ap_memory|           v72_2|         array|
|v72_2_q0              |   in|   32|   ap_memory|           v72_2|         array|
|v72_3_address0        |  out|   10|   ap_memory|           v72_3|         array|
|v72_3_ce0             |  out|    1|   ap_memory|           v72_3|         array|
|v72_3_q0              |   in|   32|   ap_memory|           v72_3|         array|
|v72_4_address0        |  out|   10|   ap_memory|           v72_4|         array|
|v72_4_ce0             |  out|    1|   ap_memory|           v72_4|         array|
|v72_4_q0              |   in|   32|   ap_memory|           v72_4|         array|
|v72_5_address0        |  out|   10|   ap_memory|           v72_5|         array|
|v72_5_ce0             |  out|    1|   ap_memory|           v72_5|         array|
|v72_5_q0              |   in|   32|   ap_memory|           v72_5|         array|
|v72_6_address0        |  out|   10|   ap_memory|           v72_6|         array|
|v72_6_ce0             |  out|    1|   ap_memory|           v72_6|         array|
|v72_6_q0              |   in|   32|   ap_memory|           v72_6|         array|
|v72_7_address0        |  out|   10|   ap_memory|           v72_7|         array|
|v72_7_ce0             |  out|    1|   ap_memory|           v72_7|         array|
|v72_7_q0              |   in|   32|   ap_memory|           v72_7|         array|
|v72_8_address0        |  out|   10|   ap_memory|           v72_8|         array|
|v72_8_ce0             |  out|    1|   ap_memory|           v72_8|         array|
|v72_8_q0              |   in|   32|   ap_memory|           v72_8|         array|
|v72_9_address0        |  out|   10|   ap_memory|           v72_9|         array|
|v72_9_ce0             |  out|    1|   ap_memory|           v72_9|         array|
|v72_9_q0              |   in|   32|   ap_memory|           v72_9|         array|
|v72_10_address0       |  out|   10|   ap_memory|          v72_10|         array|
|v72_10_ce0            |  out|    1|   ap_memory|          v72_10|         array|
|v72_10_q0             |   in|   32|   ap_memory|          v72_10|         array|
|v72_11_address0       |  out|   10|   ap_memory|          v72_11|         array|
|v72_11_ce0            |  out|    1|   ap_memory|          v72_11|         array|
|v72_11_q0             |   in|   32|   ap_memory|          v72_11|         array|
|v73_0_address0        |  out|   10|   ap_memory|           v73_0|         array|
|v73_0_ce0             |  out|    1|   ap_memory|           v73_0|         array|
|v73_0_q0              |   in|   32|   ap_memory|           v73_0|         array|
|v73_1_address0        |  out|   10|   ap_memory|           v73_1|         array|
|v73_1_ce0             |  out|    1|   ap_memory|           v73_1|         array|
|v73_1_q0              |   in|   32|   ap_memory|           v73_1|         array|
|v73_2_address0        |  out|   10|   ap_memory|           v73_2|         array|
|v73_2_ce0             |  out|    1|   ap_memory|           v73_2|         array|
|v73_2_q0              |   in|   32|   ap_memory|           v73_2|         array|
|v73_3_address0        |  out|   10|   ap_memory|           v73_3|         array|
|v73_3_ce0             |  out|    1|   ap_memory|           v73_3|         array|
|v73_3_q0              |   in|   32|   ap_memory|           v73_3|         array|
|v73_4_address0        |  out|   10|   ap_memory|           v73_4|         array|
|v73_4_ce0             |  out|    1|   ap_memory|           v73_4|         array|
|v73_4_q0              |   in|   32|   ap_memory|           v73_4|         array|
|v73_5_address0        |  out|   10|   ap_memory|           v73_5|         array|
|v73_5_ce0             |  out|    1|   ap_memory|           v73_5|         array|
|v73_5_q0              |   in|   32|   ap_memory|           v73_5|         array|
|v73_6_address0        |  out|   10|   ap_memory|           v73_6|         array|
|v73_6_ce0             |  out|    1|   ap_memory|           v73_6|         array|
|v73_6_q0              |   in|   32|   ap_memory|           v73_6|         array|
|v73_7_address0        |  out|   10|   ap_memory|           v73_7|         array|
|v73_7_ce0             |  out|    1|   ap_memory|           v73_7|         array|
|v73_7_q0              |   in|   32|   ap_memory|           v73_7|         array|
|v73_8_address0        |  out|   10|   ap_memory|           v73_8|         array|
|v73_8_ce0             |  out|    1|   ap_memory|           v73_8|         array|
|v73_8_q0              |   in|   32|   ap_memory|           v73_8|         array|
|v73_9_address0        |  out|   10|   ap_memory|           v73_9|         array|
|v73_9_ce0             |  out|    1|   ap_memory|           v73_9|         array|
|v73_9_q0              |   in|   32|   ap_memory|           v73_9|         array|
|v73_10_address0       |  out|   10|   ap_memory|          v73_10|         array|
|v73_10_ce0            |  out|    1|   ap_memory|          v73_10|         array|
|v73_10_q0             |   in|   32|   ap_memory|          v73_10|         array|
|v73_11_address0       |  out|   10|   ap_memory|          v73_11|         array|
|v73_11_ce0            |  out|    1|   ap_memory|          v73_11|         array|
|v73_11_q0             |   in|   32|   ap_memory|          v73_11|         array|
|v74_0_address0        |  out|   10|   ap_memory|           v74_0|         array|
|v74_0_ce0             |  out|    1|   ap_memory|           v74_0|         array|
|v74_0_we0             |  out|    1|   ap_memory|           v74_0|         array|
|v74_0_d0              |  out|   32|   ap_memory|           v74_0|         array|
|v74_1_address0        |  out|   10|   ap_memory|           v74_1|         array|
|v74_1_ce0             |  out|    1|   ap_memory|           v74_1|         array|
|v74_1_we0             |  out|    1|   ap_memory|           v74_1|         array|
|v74_1_d0              |  out|   32|   ap_memory|           v74_1|         array|
|v74_2_address0        |  out|   10|   ap_memory|           v74_2|         array|
|v74_2_ce0             |  out|    1|   ap_memory|           v74_2|         array|
|v74_2_we0             |  out|    1|   ap_memory|           v74_2|         array|
|v74_2_d0              |  out|   32|   ap_memory|           v74_2|         array|
|v74_3_address0        |  out|   10|   ap_memory|           v74_3|         array|
|v74_3_ce0             |  out|    1|   ap_memory|           v74_3|         array|
|v74_3_we0             |  out|    1|   ap_memory|           v74_3|         array|
|v74_3_d0              |  out|   32|   ap_memory|           v74_3|         array|
|v74_4_address0        |  out|   10|   ap_memory|           v74_4|         array|
|v74_4_ce0             |  out|    1|   ap_memory|           v74_4|         array|
|v74_4_we0             |  out|    1|   ap_memory|           v74_4|         array|
|v74_4_d0              |  out|   32|   ap_memory|           v74_4|         array|
|v74_5_address0        |  out|   10|   ap_memory|           v74_5|         array|
|v74_5_ce0             |  out|    1|   ap_memory|           v74_5|         array|
|v74_5_we0             |  out|    1|   ap_memory|           v74_5|         array|
|v74_5_d0              |  out|   32|   ap_memory|           v74_5|         array|
|v74_6_address0        |  out|   10|   ap_memory|           v74_6|         array|
|v74_6_ce0             |  out|    1|   ap_memory|           v74_6|         array|
|v74_6_we0             |  out|    1|   ap_memory|           v74_6|         array|
|v74_6_d0              |  out|   32|   ap_memory|           v74_6|         array|
|v74_7_address0        |  out|   10|   ap_memory|           v74_7|         array|
|v74_7_ce0             |  out|    1|   ap_memory|           v74_7|         array|
|v74_7_we0             |  out|    1|   ap_memory|           v74_7|         array|
|v74_7_d0              |  out|   32|   ap_memory|           v74_7|         array|
|v74_8_address0        |  out|   10|   ap_memory|           v74_8|         array|
|v74_8_ce0             |  out|    1|   ap_memory|           v74_8|         array|
|v74_8_we0             |  out|    1|   ap_memory|           v74_8|         array|
|v74_8_d0              |  out|   32|   ap_memory|           v74_8|         array|
|v74_9_address0        |  out|   10|   ap_memory|           v74_9|         array|
|v74_9_ce0             |  out|    1|   ap_memory|           v74_9|         array|
|v74_9_we0             |  out|    1|   ap_memory|           v74_9|         array|
|v74_9_d0              |  out|   32|   ap_memory|           v74_9|         array|
|v74_10_address0       |  out|   10|   ap_memory|          v74_10|         array|
|v74_10_ce0            |  out|    1|   ap_memory|          v74_10|         array|
|v74_10_we0            |  out|    1|   ap_memory|          v74_10|         array|
|v74_10_d0             |  out|   32|   ap_memory|          v74_10|         array|
|v74_11_address0       |  out|   10|   ap_memory|          v74_11|         array|
|v74_11_ce0            |  out|    1|   ap_memory|          v74_11|         array|
|v74_11_we0            |  out|    1|   ap_memory|          v74_11|         array|
|v74_11_d0             |  out|   32|   ap_memory|          v74_11|         array|
+----------------------+-----+-----+------------+----------------+--------------+

