Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 18:33:41 2023
| Host         : DESKTOP-LB2P0KI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zyNet_control_sets_placed.rpt
| Design       : zyNet
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             198 |           98 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------+-------------------------+------------------+----------------+--------------+
|      Clock Signal     |   Enable Signal  |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------+-------------------------+------------------+----------------+--------------+
|  s_axi_aclk_IBUF_BUFG | alw/axi_arready0 | alw/axi_wready_i_1_n_16 |                2 |              3 |         1.50 |
|  s_axi_aclk_IBUF_BUFG | alw/axi_awready0 | alw/axi_wready_i_1_n_16 |                2 |              3 |         1.50 |
|  s_axi_aclk_IBUF_BUFG |                  | alw/axi_wready_i_1_n_16 |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | alw/biasReg      | alw/axi_wready_i_1_n_16 |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | alw/controlReg   | alw/axi_wready_i_1_n_16 |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | alw/layerReg     | alw/axi_wready_i_1_n_16 |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | alw/neuronReg    | alw/axi_wready_i_1_n_16 |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | alw/slv_reg_rden | alw/axi_wready_i_1_n_16 |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | alw/weightReg    | alw/axi_wready_i_1_n_16 |               20 |             32 |         1.60 |
+-----------------------+------------------+-------------------------+------------------+----------------+--------------+


