{
  "module_name": "common.h",
  "hash_id": "715cb371d9dbdc7fc77c2052378092587506c5d83a4802ffa1b645580bd749ec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb3/common.h",
  "human_readable_source": " \n#ifndef __CHELSIO_COMMON_H\n#define __CHELSIO_COMMON_H\n\n#include <linux/kernel.h>\n#include <linux/types.h>\n#include <linux/ctype.h>\n#include <linux/delay.h>\n#include <linux/netdevice.h>\n#include <linux/ethtool.h>\n#include <linux/mdio.h>\n#include \"version.h\"\n\n#define CH_ERR(adap, fmt, ...)   dev_err(&adap->pdev->dev, fmt, ##__VA_ARGS__)\n#define CH_WARN(adap, fmt, ...)  dev_warn(&adap->pdev->dev, fmt, ##__VA_ARGS__)\n#define CH_ALERT(adap, fmt, ...) dev_alert(&adap->pdev->dev, fmt, ##__VA_ARGS__)\n\n \n#define CH_MSG(adapter, level, category, fmt, ...) do { \\\n\tif ((adapter)->msg_enable & NETIF_MSG_##category) \\\n\t\tdev_printk(KERN_##level, &adapter->pdev->dev, fmt, \\\n\t\t\t   ## __VA_ARGS__); \\\n} while (0)\n\n#ifdef DEBUG\n# define CH_DBG(adapter, category, fmt, ...) \\\n\tCH_MSG(adapter, DEBUG, category, fmt, ## __VA_ARGS__)\n#else\n# define CH_DBG(adapter, category, fmt, ...)\n#endif\n\n \n#define NETIF_MSG_MMIO 0x8000000\n\nenum {\n\tMAX_NPORTS = 2,\t\t \n\tMAX_FRAME_SIZE = 10240,\t \n\tEEPROMSIZE = 8192,\t \n\tSERNUM_LEN     = 16,     \n\tRSS_TABLE_SIZE = 64,\t \n\tTCB_SIZE = 128,\t\t \n\tNMTUS = 16,\t\t \n\tNCCTRL_WIN = 32,\t \n\tPROTO_SRAM_LINES = 128,  \n};\n\n#define MAX_RX_COALESCING_LEN 12288U\n\nenum {\n\tPAUSE_RX = 1 << 0,\n\tPAUSE_TX = 1 << 1,\n\tPAUSE_AUTONEG = 1 << 2\n};\n\nenum {\n\tSUPPORTED_IRQ      = 1 << 24\n};\n\nenum {\t\t\t\t \n\tSTAT_ULP_CH0_PBL_OOB,\n\tSTAT_ULP_CH1_PBL_OOB,\n\tSTAT_PCI_CORR_ECC,\n\n\tIRQ_NUM_STATS\t\t \n};\n\n#define TP_VERSION_MAJOR\t1\n#define TP_VERSION_MINOR\t1\n#define TP_VERSION_MICRO\t0\n\n#define S_TP_VERSION_MAJOR\t\t16\n#define M_TP_VERSION_MAJOR\t\t0xFF\n#define V_TP_VERSION_MAJOR(x)\t\t((x) << S_TP_VERSION_MAJOR)\n#define G_TP_VERSION_MAJOR(x)\t\t\\\n\t    (((x) >> S_TP_VERSION_MAJOR) & M_TP_VERSION_MAJOR)\n\n#define S_TP_VERSION_MINOR\t\t8\n#define M_TP_VERSION_MINOR\t\t0xFF\n#define V_TP_VERSION_MINOR(x)\t\t((x) << S_TP_VERSION_MINOR)\n#define G_TP_VERSION_MINOR(x)\t\t\\\n\t    (((x) >> S_TP_VERSION_MINOR) & M_TP_VERSION_MINOR)\n\n#define S_TP_VERSION_MICRO\t\t0\n#define M_TP_VERSION_MICRO\t\t0xFF\n#define V_TP_VERSION_MICRO(x)\t\t((x) << S_TP_VERSION_MICRO)\n#define G_TP_VERSION_MICRO(x)\t\t\\\n\t    (((x) >> S_TP_VERSION_MICRO) & M_TP_VERSION_MICRO)\n\nenum {\n\tSGE_QSETS = 8,\t\t \n\tSGE_RXQ_PER_SET = 2,\t \n\tSGE_TXQ_PER_SET = 3\t \n};\n\nenum sge_context_type {\t\t \n\tSGE_CNTXT_RDMA = 0,\n\tSGE_CNTXT_ETH = 2,\n\tSGE_CNTXT_OFLD = 4,\n\tSGE_CNTXT_CTRL = 5\n};\n\nenum {\n\tAN_PKT_SIZE = 32,\t \n\tIMMED_PKT_SIZE = 48\t \n};\n\nstruct sg_ent {\t\t\t \n\t__be32 len[2];\n\t__be64 addr[2];\n};\n\n#ifndef SGE_NUM_GENBITS\n \n# define SGE_NUM_GENBITS 2\n#endif\n\n#define TX_DESC_FLITS 16U\n#define WR_FLITS (TX_DESC_FLITS + 1 - SGE_NUM_GENBITS)\n\nstruct cphy;\nstruct adapter;\n\nstruct mdio_ops {\n\tint (*read)(struct net_device *dev, int phy_addr, int mmd_addr,\n\t\t    u16 reg_addr);\n\tint (*write)(struct net_device *dev, int phy_addr, int mmd_addr,\n\t\t     u16 reg_addr, u16 val);\n\tunsigned mode_support;\n};\n\nstruct adapter_info {\n\tunsigned char nports0;         \n\tunsigned char nports1;         \n\tunsigned char phy_base_addr;\t \n\tunsigned int gpio_out;\t \n\tunsigned char gpio_intr[MAX_NPORTS];  \n\tunsigned long caps;\t \n\tconst struct mdio_ops *mdio_ops;\t \n\tconst char *desc;\t \n};\n\nstruct mc5_stats {\n\tunsigned long parity_err;\n\tunsigned long active_rgn_full;\n\tunsigned long nfa_srch_err;\n\tunsigned long unknown_cmd;\n\tunsigned long reqq_parity_err;\n\tunsigned long dispq_parity_err;\n\tunsigned long del_act_empty;\n};\n\nstruct mc7_stats {\n\tunsigned long corr_err;\n\tunsigned long uncorr_err;\n\tunsigned long parity_err;\n\tunsigned long addr_err;\n};\n\nstruct mac_stats {\n\tu64 tx_octets;\t\t \n\tu64 tx_octets_bad;\t \n\tu64 tx_frames;\t\t \n\tu64 tx_mcast_frames;\t \n\tu64 tx_bcast_frames;\t \n\tu64 tx_pause;\t\t \n\tu64 tx_deferred;\t \n\tu64 tx_late_collisions;\t \n\tu64 tx_total_collisions;\t \n\tu64 tx_excess_collisions;\t \n\tu64 tx_underrun;\t \n\tu64 tx_len_errs;\t \n\tu64 tx_mac_internal_errs;\t \n\tu64 tx_excess_deferral;\t \n\tu64 tx_fcs_errs;\t \n\n\tu64 tx_frames_64;\t \n\tu64 tx_frames_65_127;\n\tu64 tx_frames_128_255;\n\tu64 tx_frames_256_511;\n\tu64 tx_frames_512_1023;\n\tu64 tx_frames_1024_1518;\n\tu64 tx_frames_1519_max;\n\n\tu64 rx_octets;\t\t \n\tu64 rx_octets_bad;\t \n\tu64 rx_frames;\t\t \n\tu64 rx_mcast_frames;\t \n\tu64 rx_bcast_frames;\t \n\tu64 rx_pause;\t\t \n\tu64 rx_fcs_errs;\t \n\tu64 rx_align_errs;\t \n\tu64 rx_symbol_errs;\t \n\tu64 rx_data_errs;\t \n\tu64 rx_sequence_errs;\t \n\tu64 rx_runt;\t\t \n\tu64 rx_jabber;\t\t \n\tu64 rx_short;\t\t \n\tu64 rx_too_long;\t \n\tu64 rx_mac_internal_errs;\t \n\n\tu64 rx_frames_64;\t \n\tu64 rx_frames_65_127;\n\tu64 rx_frames_128_255;\n\tu64 rx_frames_256_511;\n\tu64 rx_frames_512_1023;\n\tu64 rx_frames_1024_1518;\n\tu64 rx_frames_1519_max;\n\n\tu64 rx_cong_drops;\t \n\n\tunsigned long tx_fifo_parity_err;\n\tunsigned long rx_fifo_parity_err;\n\tunsigned long tx_fifo_urun;\n\tunsigned long rx_fifo_ovfl;\n\tunsigned long serdes_signal_loss;\n\tunsigned long xaui_pcs_ctc_err;\n\tunsigned long xaui_pcs_align_change;\n\n\tunsigned long num_toggled;  \n\tunsigned long num_resets;   \n\n\tunsigned long link_faults;   \n};\n\nstruct tp_mib_stats {\n\tu32 ipInReceive_hi;\n\tu32 ipInReceive_lo;\n\tu32 ipInHdrErrors_hi;\n\tu32 ipInHdrErrors_lo;\n\tu32 ipInAddrErrors_hi;\n\tu32 ipInAddrErrors_lo;\n\tu32 ipInUnknownProtos_hi;\n\tu32 ipInUnknownProtos_lo;\n\tu32 ipInDiscards_hi;\n\tu32 ipInDiscards_lo;\n\tu32 ipInDelivers_hi;\n\tu32 ipInDelivers_lo;\n\tu32 ipOutRequests_hi;\n\tu32 ipOutRequests_lo;\n\tu32 ipOutDiscards_hi;\n\tu32 ipOutDiscards_lo;\n\tu32 ipOutNoRoutes_hi;\n\tu32 ipOutNoRoutes_lo;\n\tu32 ipReasmTimeout;\n\tu32 ipReasmReqds;\n\tu32 ipReasmOKs;\n\tu32 ipReasmFails;\n\n\tu32 reserved[8];\n\n\tu32 tcpActiveOpens;\n\tu32 tcpPassiveOpens;\n\tu32 tcpAttemptFails;\n\tu32 tcpEstabResets;\n\tu32 tcpOutRsts;\n\tu32 tcpCurrEstab;\n\tu32 tcpInSegs_hi;\n\tu32 tcpInSegs_lo;\n\tu32 tcpOutSegs_hi;\n\tu32 tcpOutSegs_lo;\n\tu32 tcpRetransSeg_hi;\n\tu32 tcpRetransSeg_lo;\n\tu32 tcpInErrs_hi;\n\tu32 tcpInErrs_lo;\n\tu32 tcpRtoMin;\n\tu32 tcpRtoMax;\n};\n\nstruct tp_params {\n\tunsigned int nchan;\t \n\tunsigned int pmrx_size;\t \n\tunsigned int pmtx_size;\t \n\tunsigned int cm_size;\t \n\tunsigned int chan_rx_size;\t \n\tunsigned int chan_tx_size;\t \n\tunsigned int rx_pg_size;\t \n\tunsigned int tx_pg_size;\t \n\tunsigned int rx_num_pgs;\t \n\tunsigned int tx_num_pgs;\t \n\tunsigned int ntimer_qs;\t \n};\n\nstruct qset_params {\t\t \n\tunsigned int polling;\t \n\tunsigned int coalesce_usecs;\t \n\tunsigned int rspq_size;\t \n\tunsigned int fl_size;\t \n\tunsigned int jumbo_size;\t \n\tunsigned int txq_size[SGE_TXQ_PER_SET];\t \n\tunsigned int cong_thres;\t \n\tunsigned int vector;\t\t \n};\n\nstruct sge_params {\n\tunsigned int max_pkt_size;\t \n\tstruct qset_params qset[SGE_QSETS];\n};\n\nstruct mc5_params {\n\tunsigned int mode;\t \n\tunsigned int nservers;\t \n\tunsigned int nfilters;\t \n\tunsigned int nroutes;\t \n};\n\n \nenum {\n\tDEFAULT_NSERVERS = 512,\n\tDEFAULT_NFILTERS = 128\n};\n\n \nenum {\n\tMC5_MODE_144_BIT = 1,\n\tMC5_MODE_72_BIT = 2\n};\n\n \nenum { MC5_MIN_TIDS = 16 };\n\nstruct vpd_params {\n\tunsigned int cclk;\n\tunsigned int mclk;\n\tunsigned int uclk;\n\tunsigned int mdc;\n\tunsigned int mem_timing;\n\tu8 sn[SERNUM_LEN + 1];\n\tu8 eth_base[6];\n\tu8 port_type[MAX_NPORTS];\n\tunsigned short xauicfg[2];\n};\n\nstruct pci_params {\n\tunsigned int vpd_cap_addr;\n\tunsigned short speed;\n\tunsigned char width;\n\tunsigned char variant;\n};\n\nenum {\n\tPCI_VARIANT_PCI,\n\tPCI_VARIANT_PCIX_MODE1_PARITY,\n\tPCI_VARIANT_PCIX_MODE1_ECC,\n\tPCI_VARIANT_PCIX_266_MODE2,\n\tPCI_VARIANT_PCIE\n};\n\nstruct adapter_params {\n\tstruct sge_params sge;\n\tstruct mc5_params mc5;\n\tstruct tp_params tp;\n\tstruct vpd_params vpd;\n\tstruct pci_params pci;\n\n\tconst struct adapter_info *info;\n\n\tunsigned short mtus[NMTUS];\n\tunsigned short a_wnd[NCCTRL_WIN];\n\tunsigned short b_wnd[NCCTRL_WIN];\n\n\tunsigned int nports;\t \n\tunsigned int chan_map;   \n\tunsigned int stats_update_period;\t \n\tunsigned int linkpoll_period;\t \n\tunsigned int rev;\t \n\tunsigned int offload;\n};\n\nenum {\t\t\t\t\t     \n\tT3_REV_A  = 0,\n\tT3_REV_B  = 2,\n\tT3_REV_B2 = 3,\n\tT3_REV_C  = 4,\n};\n\nstruct trace_params {\n\tu32 sip;\n\tu32 sip_mask;\n\tu32 dip;\n\tu32 dip_mask;\n\tu16 sport;\n\tu16 sport_mask;\n\tu16 dport;\n\tu16 dport_mask;\n\tu32 vlan:12;\n\tu32 vlan_mask:12;\n\tu32 intf:4;\n\tu32 intf_mask:4;\n\tu8 proto;\n\tu8 proto_mask;\n};\n\nstruct link_config {\n\tunsigned int supported;\t \n\tunsigned int advertising;\t \n\tunsigned short requested_speed;\t \n\tunsigned short speed;\t \n\tunsigned char requested_duplex;\t \n\tunsigned char duplex;\t \n\tunsigned char requested_fc;\t \n\tunsigned char fc;\t \n\tunsigned char autoneg;\t \n\tunsigned int link_ok;\t \n};\n\n#define SPEED_INVALID   0xffff\n#define DUPLEX_INVALID  0xff\n\nstruct mc5 {\n\tstruct adapter *adapter;\n\tunsigned int tcam_size;\n\tunsigned char part_type;\n\tunsigned char parity_enabled;\n\tunsigned char mode;\n\tstruct mc5_stats stats;\n};\n\nstatic inline unsigned int t3_mc5_size(const struct mc5 *p)\n{\n\treturn p->tcam_size;\n}\n\nstruct mc7 {\n\tstruct adapter *adapter;\t \n\tunsigned int size;\t \n\tunsigned int width;\t \n\tunsigned int offset;\t \n\tconst char *name;\t \n\tstruct mc7_stats stats;\t \n};\n\nstatic inline unsigned int t3_mc7_size(const struct mc7 *p)\n{\n\treturn p->size;\n}\n\nstruct cmac {\n\tstruct adapter *adapter;\n\tunsigned int offset;\n\tunsigned int nucast;\t \n\tunsigned int tx_tcnt;\n\tunsigned int tx_xcnt;\n\tu64 tx_mcnt;\n\tunsigned int rx_xcnt;\n\tunsigned int rx_ocnt;\n\tu64 rx_mcnt;\n\tunsigned int toggle_cnt;\n\tunsigned int txen;\n\tu64 rx_pause;\n\tstruct mac_stats stats;\n};\n\nenum {\n\tMAC_DIRECTION_RX = 1,\n\tMAC_DIRECTION_TX = 2,\n\tMAC_RXFIFO_SIZE = 32768\n};\n\n \nenum {\n\tPHY_LOOPBACK_TX = 1,\n\tPHY_LOOPBACK_RX = 2\n};\n\n \nenum {\n\tcphy_cause_link_change = 1,\n\tcphy_cause_fifo_error = 2,\n\tcphy_cause_module_change = 4,\n};\n\n \nenum {\n\tphy_modtype_none,\n\tphy_modtype_sr,\n\tphy_modtype_lr,\n\tphy_modtype_lrm,\n\tphy_modtype_twinax,\n\tphy_modtype_twinax_long,\n\tphy_modtype_unknown\n};\n\n \nstruct cphy_ops {\n\tint (*reset)(struct cphy *phy, int wait);\n\n\tint (*intr_enable)(struct cphy *phy);\n\tint (*intr_disable)(struct cphy *phy);\n\tint (*intr_clear)(struct cphy *phy);\n\tint (*intr_handler)(struct cphy *phy);\n\n\tint (*autoneg_enable)(struct cphy *phy);\n\tint (*autoneg_restart)(struct cphy *phy);\n\n\tint (*advertise)(struct cphy *phy, unsigned int advertise_map);\n\tint (*set_loopback)(struct cphy *phy, int mmd, int dir, int enable);\n\tint (*set_speed_duplex)(struct cphy *phy, int speed, int duplex);\n\tint (*get_link_status)(struct cphy *phy, int *link_ok, int *speed,\n\t\t\t       int *duplex, int *fc);\n\tint (*power_down)(struct cphy *phy, int enable);\n\n\tu32 mmds;\n};\nenum {\n\tEDC_OPT_AEL2005 = 0,\n\tEDC_OPT_AEL2005_SIZE = 1084,\n\tEDC_TWX_AEL2005 = 1,\n\tEDC_TWX_AEL2005_SIZE = 1464,\n\tEDC_TWX_AEL2020 = 2,\n\tEDC_TWX_AEL2020_SIZE = 1628,\n\tEDC_MAX_SIZE = EDC_TWX_AEL2020_SIZE,  \n};\n\n \nstruct cphy {\n\tu8 modtype;\t\t\t \n\tshort priv;\t\t\t \n\tunsigned int caps;\t\t \n\tstruct adapter *adapter;\t \n\tconst char *desc;\t\t \n\tunsigned long fifo_errors;\t \n\tconst struct cphy_ops *ops;\t \n\tstruct mdio_if_info mdio;\n\tu16 phy_cache[EDC_MAX_SIZE];\t \n};\n\n \nstatic inline int t3_mdio_read(struct cphy *phy, int mmd, int reg,\n\t\t\t       unsigned int *valp)\n{\n\tint rc = phy->mdio.mdio_read(phy->mdio.dev, phy->mdio.prtad, mmd, reg);\n\t*valp = (rc >= 0) ? rc : -1;\n\treturn (rc >= 0) ? 0 : rc;\n}\n\nstatic inline int t3_mdio_write(struct cphy *phy, int mmd, int reg,\n\t\t\t\tunsigned int val)\n{\n\treturn phy->mdio.mdio_write(phy->mdio.dev, phy->mdio.prtad, mmd,\n\t\t\t\t    reg, val);\n}\n\n \nstatic inline void cphy_init(struct cphy *phy, struct adapter *adapter,\n\t\t\t     int phy_addr, const struct cphy_ops *phy_ops,\n\t\t\t     const struct mdio_ops *mdio_ops,\n\t\t\t      unsigned int caps, const char *desc)\n{\n\tphy->caps = caps;\n\tphy->adapter = adapter;\n\tphy->desc = desc;\n\tphy->ops = phy_ops;\n\tif (mdio_ops) {\n\t\tphy->mdio.prtad = phy_addr;\n\t\tphy->mdio.mmds = phy_ops->mmds;\n\t\tphy->mdio.mode_support = mdio_ops->mode_support;\n\t\tphy->mdio.mdio_read = mdio_ops->read;\n\t\tphy->mdio.mdio_write = mdio_ops->write;\n\t}\n}\n\n \n#define MAC_STATS_ACCUM_SECS 180\n\n#define XGM_REG(reg_addr, idx) \\\n\t((reg_addr) + (idx) * (XGMAC0_1_BASE_ADDR - XGMAC0_0_BASE_ADDR))\n\nstruct addr_val_pair {\n\tunsigned int reg_addr;\n\tunsigned int val;\n};\n\n#include \"adapter.h\"\n\n#ifndef PCI_VENDOR_ID_CHELSIO\n# define PCI_VENDOR_ID_CHELSIO 0x1425\n#endif\n\n#define for_each_port(adapter, iter) \\\n\tfor (iter = 0; iter < (adapter)->params.nports; ++iter)\n\n#define adapter_info(adap) ((adap)->params.info)\n\nstatic inline int uses_xaui(const struct adapter *adap)\n{\n\treturn adapter_info(adap)->caps & SUPPORTED_AUI;\n}\n\nstatic inline int is_10G(const struct adapter *adap)\n{\n\treturn adapter_info(adap)->caps & SUPPORTED_10000baseT_Full;\n}\n\nstatic inline int is_offload(const struct adapter *adap)\n{\n\treturn adap->params.offload;\n}\n\nstatic inline unsigned int core_ticks_per_usec(const struct adapter *adap)\n{\n\treturn adap->params.vpd.cclk / 1000;\n}\n\nstatic inline unsigned int is_pcie(const struct adapter *adap)\n{\n\treturn adap->params.pci.variant == PCI_VARIANT_PCIE;\n}\n\nvoid t3_set_reg_field(struct adapter *adap, unsigned int addr, u32 mask,\n\t\t      u32 val);\nvoid t3_write_regs(struct adapter *adapter, const struct addr_val_pair *p,\n\t\t   int n, unsigned int offset);\nint t3_wait_op_done_val(struct adapter *adapter, int reg, u32 mask,\n\t\t\tint polarity, int attempts, int delay, u32 *valp);\nstatic inline int t3_wait_op_done(struct adapter *adapter, int reg, u32 mask,\n\t\t\t\t  int polarity, int attempts, int delay)\n{\n\treturn t3_wait_op_done_val(adapter, reg, mask, polarity, attempts,\n\t\t\t\t   delay, NULL);\n}\nint t3_mdio_change_bits(struct cphy *phy, int mmd, int reg, unsigned int clear,\n\t\t\tunsigned int set);\nint t3_phy_reset(struct cphy *phy, int mmd, int wait);\nint t3_phy_advertise(struct cphy *phy, unsigned int advert);\nint t3_phy_advertise_fiber(struct cphy *phy, unsigned int advert);\nint t3_set_phy_speed_duplex(struct cphy *phy, int speed, int duplex);\nint t3_phy_lasi_intr_enable(struct cphy *phy);\nint t3_phy_lasi_intr_disable(struct cphy *phy);\nint t3_phy_lasi_intr_clear(struct cphy *phy);\nint t3_phy_lasi_intr_handler(struct cphy *phy);\n\nvoid t3_intr_enable(struct adapter *adapter);\nvoid t3_intr_disable(struct adapter *adapter);\nvoid t3_intr_clear(struct adapter *adapter);\nvoid t3_xgm_intr_enable(struct adapter *adapter, int idx);\nvoid t3_xgm_intr_disable(struct adapter *adapter, int idx);\nvoid t3_port_intr_enable(struct adapter *adapter, int idx);\nvoid t3_port_intr_disable(struct adapter *adapter, int idx);\nint t3_slow_intr_handler(struct adapter *adapter);\nint t3_phy_intr_handler(struct adapter *adapter);\n\nvoid t3_link_changed(struct adapter *adapter, int port_id);\nvoid t3_link_fault(struct adapter *adapter, int port_id);\nint t3_link_start(struct cphy *phy, struct cmac *mac, struct link_config *lc);\nconst struct adapter_info *t3_get_adapter_info(unsigned int board_id);\nint t3_seeprom_wp(struct adapter *adapter, int enable);\nint t3_get_tp_version(struct adapter *adapter, u32 *vers);\nint t3_check_tpsram_version(struct adapter *adapter);\nint t3_check_tpsram(struct adapter *adapter, const u8 *tp_ram,\n\t\t    unsigned int size);\nint t3_set_proto_sram(struct adapter *adap, const u8 *data);\nint t3_load_fw(struct adapter *adapter, const u8 * fw_data, unsigned int size);\nint t3_get_fw_version(struct adapter *adapter, u32 *vers);\nint t3_check_fw_version(struct adapter *adapter);\nint t3_init_hw(struct adapter *adapter, u32 fw_params);\nint t3_reset_adapter(struct adapter *adapter);\nint t3_prep_adapter(struct adapter *adapter, const struct adapter_info *ai,\n\t\t    int reset);\nint t3_replay_prep_adapter(struct adapter *adapter);\nvoid t3_led_ready(struct adapter *adapter);\nvoid t3_fatal_err(struct adapter *adapter);\nvoid t3_set_vlan_accel(struct adapter *adapter, unsigned int ports, int on);\nvoid t3_config_rss(struct adapter *adapter, unsigned int rss_config,\n\t\t   const u8 * cpus, const u16 *rspq);\nint t3_cim_ctl_blk_read(struct adapter *adap, unsigned int addr,\n\t\t\tunsigned int n, unsigned int *valp);\nint t3_mc7_bd_read(struct mc7 *mc7, unsigned int start, unsigned int n,\n\t\t   u64 *buf);\n\nint t3_mac_reset(struct cmac *mac);\nvoid t3b_pcs_reset(struct cmac *mac);\nvoid t3_mac_disable_exact_filters(struct cmac *mac);\nvoid t3_mac_enable_exact_filters(struct cmac *mac);\nint t3_mac_enable(struct cmac *mac, int which);\nint t3_mac_disable(struct cmac *mac, int which);\nint t3_mac_set_mtu(struct cmac *mac, unsigned int mtu);\nint t3_mac_set_rx_mode(struct cmac *mac, struct net_device *dev);\nint t3_mac_set_address(struct cmac *mac, unsigned int idx, const u8 addr[6]);\nint t3_mac_set_num_ucast(struct cmac *mac, int n);\nconst struct mac_stats *t3_mac_update_stats(struct cmac *mac);\nint t3_mac_set_speed_duplex_fc(struct cmac *mac, int speed, int duplex, int fc);\nint t3b2_mac_watchdog_task(struct cmac *mac);\n\nvoid t3_mc5_prep(struct adapter *adapter, struct mc5 *mc5, int mode);\nint t3_mc5_init(struct mc5 *mc5, unsigned int nservers, unsigned int nfilters,\n\t\tunsigned int nroutes);\nvoid t3_mc5_intr_handler(struct mc5 *mc5);\n\nvoid t3_tp_set_offload_mode(struct adapter *adap, int enable);\nvoid t3_tp_get_mib_stats(struct adapter *adap, struct tp_mib_stats *tps);\nvoid t3_load_mtus(struct adapter *adap, unsigned short mtus[NMTUS],\n\t\t  unsigned short alpha[NCCTRL_WIN],\n\t\t  unsigned short beta[NCCTRL_WIN], unsigned short mtu_cap);\nvoid t3_config_trace_filter(struct adapter *adapter,\n\t\t\t    const struct trace_params *tp, int filter_index,\n\t\t\t    int invert, int enable);\nint t3_config_sched(struct adapter *adap, unsigned int kbps, int sched);\n\nvoid t3_sge_prep(struct adapter *adap, struct sge_params *p);\nvoid t3_sge_init(struct adapter *adap, struct sge_params *p);\nint t3_sge_init_ecntxt(struct adapter *adapter, unsigned int id, int gts_enable,\n\t\t       enum sge_context_type type, int respq, u64 base_addr,\n\t\t       unsigned int size, unsigned int token, int gen,\n\t\t       unsigned int cidx);\nint t3_sge_init_flcntxt(struct adapter *adapter, unsigned int id,\n\t\t\tint gts_enable, u64 base_addr, unsigned int size,\n\t\t\tunsigned int esize, unsigned int cong_thres, int gen,\n\t\t\tunsigned int cidx);\nint t3_sge_init_rspcntxt(struct adapter *adapter, unsigned int id,\n\t\t\t int irq_vec_idx, u64 base_addr, unsigned int size,\n\t\t\t unsigned int fl_thres, int gen, unsigned int cidx);\nint t3_sge_init_cqcntxt(struct adapter *adapter, unsigned int id, u64 base_addr,\n\t\t\tunsigned int size, int rspq, int ovfl_mode,\n\t\t\tunsigned int credits, unsigned int credit_thres);\nint t3_sge_enable_ecntxt(struct adapter *adapter, unsigned int id, int enable);\nint t3_sge_disable_fl(struct adapter *adapter, unsigned int id);\nint t3_sge_disable_rspcntxt(struct adapter *adapter, unsigned int id);\nint t3_sge_disable_cqcntxt(struct adapter *adapter, unsigned int id);\nint t3_sge_cqcntxt_op(struct adapter *adapter, unsigned int id, unsigned int op,\n\t\t      unsigned int credits);\n\nint t3_vsc8211_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\tint phy_addr, const struct mdio_ops *mdio_ops);\nint t3_ael1002_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\tint phy_addr, const struct mdio_ops *mdio_ops);\nint t3_ael1006_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\tint phy_addr, const struct mdio_ops *mdio_ops);\nint t3_ael2005_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\tint phy_addr, const struct mdio_ops *mdio_ops);\nint t3_ael2020_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\tint phy_addr, const struct mdio_ops *mdio_ops);\nint t3_qt2045_phy_prep(struct cphy *phy, struct adapter *adapter, int phy_addr,\n\t\t       const struct mdio_ops *mdio_ops);\nint t3_xaui_direct_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\t    int phy_addr, const struct mdio_ops *mdio_ops);\nint t3_aq100x_phy_prep(struct cphy *phy, struct adapter *adapter,\n\t\t\t    int phy_addr, const struct mdio_ops *mdio_ops);\n\nextern struct workqueue_struct *cxgb3_wq;\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}