// Seed: 3071297299
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) release id_3;
  assign id_3 = id_2;
  assign id_3 = id_2;
  assign id_3 = 1'h0;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  wor  id_10 = 1;
  wire id_11;
  wire id_12;
  assign id_4 = id_6;
  assign id_9 = id_6;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri1 id_4
);
  uwire id_6;
  assign id_6 = 1;
  wire id_7;
  module_0(
      id_7, id_6, id_7
  );
endmodule
