<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="4_2arm__mmu_8h" kind="file" language="C++">
    <compoundname>arm_mmu.h</compoundname>
    <innerclass refid="structarm__mmu__region" prot="public">arm_mmu_region</innerclass>
    <innerclass refid="structarm__mmu__config" prot="public">arm_mmu_config</innerclass>
    <innerclass refid="structarm__mmu__ptables" prot="public">arm_mmu_ptables</innerclass>
    <innerclass refid="structk__mem__partition__attr__t" prot="public">k_mem_partition_attr_t</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="4_2arm__mmu_8h_1aac0064c36c372d9a62d3a7a4fa8dc72c" prot="public" static="no">
        <name>MT_TYPE_MASK</name>
        <initializer>0x7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="15" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a9018634e807aa322da516bb70b9c5e3e" prot="public" static="no">
        <name>MT_TYPE</name>
        <param><defname>attr</defname></param>
        <initializer>(attr &amp; <ref refid="4_2arm__mmu_8h_1aac0064c36c372d9a62d3a7a4fa8dc72c" kindref="member">MT_TYPE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="16" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="16" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a362a80b5a2f87e888d742ac4b1e8d7e1" prot="public" static="no">
        <name>MT_DEVICE_nGnRnE</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="17" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="17" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1afb3dda3d3a2b1a147be7ee58366e3f87" prot="public" static="no">
        <name>MT_DEVICE_nGnRE</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="18" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="18" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ada441c0a6171dce9eef0875593ba5e56" prot="public" static="no">
        <name>MT_DEVICE_GRE</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="19" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="19" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a1a41f294343c4fcb9741c693fc107601" prot="public" static="no">
        <name>MT_NORMAL_NC</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="20" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a8b006dab179dfa8965dcef3ac302746d" prot="public" static="no">
        <name>MT_NORMAL</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="21" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ad70c105c395f996ddd2628686e4e956f" prot="public" static="no">
        <name>MT_NORMAL_WT</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="22" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="22" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a8b7a2f1ea804a163917486b5e3d2a70a" prot="public" static="no">
        <name>MEMORY_ATTRIBUTES</name>
        <initializer>				((0x00 &lt;&lt; (<ref refid="4_2arm__mmu_8h_1a362a80b5a2f87e888d742ac4b1e8d7e1" kindref="member">MT_DEVICE_nGnRnE</ref> * 8)) |	\
				(0x04 &lt;&lt; (<ref refid="4_2arm__mmu_8h_1afb3dda3d3a2b1a147be7ee58366e3f87" kindref="member">MT_DEVICE_nGnRE</ref> * 8))   |	\
				(0x0c &lt;&lt; (<ref refid="4_2arm__mmu_8h_1ada441c0a6171dce9eef0875593ba5e56" kindref="member">MT_DEVICE_GRE</ref> * 8))     |	\
				(0x44 &lt;&lt; (<ref refid="4_2arm__mmu_8h_1a1a41f294343c4fcb9741c693fc107601" kindref="member">MT_NORMAL_NC</ref> * 8))      |	\
				(0xffUL &lt;&lt; (<ref refid="4_2arm__mmu_8h_1a8b006dab179dfa8965dcef3ac302746d" kindref="member">MT_NORMAL</ref> * 8))	  |	\
				(0xbbUL &lt;&lt; (<ref refid="4_2arm__mmu_8h_1ad70c105c395f996ddd2628686e4e956f" kindref="member">MT_NORMAL_WT</ref> * 8)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="24" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a4796895c7c90277cd1eae3c34fecd96c" prot="public" static="no">
        <name>MT_PERM_SHIFT</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="44" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a4e94c3f3e790bb5c1afaa6ffa1094c8d" prot="public" static="no">
        <name>MT_SEC_SHIFT</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="45" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ac01ddafde6fbc038bfa5994b7335429c" prot="public" static="no">
        <name>MT_P_EXECUTE_SHIFT</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="46" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a431b40e024ff711208e286a68cc4a88a" prot="public" static="no">
        <name>MT_U_EXECUTE_SHIFT</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="47" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1afe1e276059306bc596102d8cc0eb0db6" prot="public" static="no">
        <name>MT_RW_AP_SHIFT</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="48" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a099fcd188b2d8cb542ead3aff617632c" prot="public" static="no">
        <name>MT_NO_OVERWRITE_SHIFT</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="49" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" prot="public" static="no">
        <name>MT_RO</name>
        <initializer>(0U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a4796895c7c90277cd1eae3c34fecd96c" kindref="member">MT_PERM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="51" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a2f968826efe83004f350f2264fc5b192" prot="public" static="no">
        <name>MT_RW</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a4796895c7c90277cd1eae3c34fecd96c" kindref="member">MT_PERM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="52" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" prot="public" static="no">
        <name>MT_RW_AP_ELx</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1afe1e276059306bc596102d8cc0eb0db6" kindref="member">MT_RW_AP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="54" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a9ee77575da6d9e81fc4ec5042b43932f" prot="public" static="no">
        <name>MT_RW_AP_EL_HIGHER</name>
        <initializer>(0U &lt;&lt; <ref refid="4_2arm__mmu_8h_1afe1e276059306bc596102d8cc0eb0db6" kindref="member">MT_RW_AP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="55" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a9a2ae47063f7f1b105796d5e3114118f" prot="public" static="no">
        <name>MT_SECURE</name>
        <initializer>(0U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a4e94c3f3e790bb5c1afaa6ffa1094c8d" kindref="member">MT_SEC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="57" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a2b0dcb4b334e2fd3eb31eb7451dfc005" prot="public" static="no">
        <name>MT_NS</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a4e94c3f3e790bb5c1afaa6ffa1094c8d" kindref="member">MT_SEC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="58" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a465cd6685380ff25b2223b19844d730a" prot="public" static="no">
        <name>MT_P_EXECUTE</name>
        <initializer>(0U &lt;&lt; <ref refid="4_2arm__mmu_8h_1ac01ddafde6fbc038bfa5994b7335429c" kindref="member">MT_P_EXECUTE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="60" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" prot="public" static="no">
        <name>MT_P_EXECUTE_NEVER</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1ac01ddafde6fbc038bfa5994b7335429c" kindref="member">MT_P_EXECUTE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="61" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a5826032cb5c39b30b5727214c0856472" prot="public" static="no">
        <name>MT_U_EXECUTE</name>
        <initializer>(0U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a431b40e024ff711208e286a68cc4a88a" kindref="member">MT_U_EXECUTE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="63" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" prot="public" static="no">
        <name>MT_U_EXECUTE_NEVER</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a431b40e024ff711208e286a68cc4a88a" kindref="member">MT_U_EXECUTE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="64" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ac636f36db1fba874b86869137adceb8a" prot="public" static="no">
        <name>MT_NO_OVERWRITE</name>
        <initializer>(1U &lt;&lt; <ref refid="4_2arm__mmu_8h_1a099fcd188b2d8cb542ead3aff617632c" kindref="member">MT_NO_OVERWRITE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="66" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a7820c2334f7d257ea6bad7207576da7d" prot="public" static="no">
        <name>MT_P_RW_U_RW</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a2f968826efe83004f350f2264fc5b192" kindref="member">MT_RW</ref> | <ref refid="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" kindref="member">MT_RW_AP_ELx</ref> | <ref refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" kindref="member">MT_P_EXECUTE_NEVER</ref> | <ref refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" kindref="member">MT_U_EXECUTE_NEVER</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="68" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a22971adcbb04ce5c5dd54c318c60b335" prot="public" static="no">
        <name>MT_P_RW_U_NA</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a2f968826efe83004f350f2264fc5b192" kindref="member">MT_RW</ref> | <ref refid="4_2arm__mmu_8h_1a9ee77575da6d9e81fc4ec5042b43932f" kindref="member">MT_RW_AP_EL_HIGHER</ref>  | <ref refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" kindref="member">MT_P_EXECUTE_NEVER</ref> | <ref refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" kindref="member">MT_U_EXECUTE_NEVER</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="69" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1acf29eaa48accc12214f86cf8c99cf04b" prot="public" static="no">
        <name>MT_P_RO_U_RO</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" kindref="member">MT_RO</ref> | <ref refid="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" kindref="member">MT_RW_AP_ELx</ref> | <ref refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" kindref="member">MT_P_EXECUTE_NEVER</ref> | <ref refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" kindref="member">MT_U_EXECUTE_NEVER</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="70" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a779a089d8fef5d7b544ef528d0355164" prot="public" static="no">
        <name>MT_P_RO_U_NA</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" kindref="member">MT_RO</ref> | <ref refid="4_2arm__mmu_8h_1a9ee77575da6d9e81fc4ec5042b43932f" kindref="member">MT_RW_AP_EL_HIGHER</ref>  | <ref refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" kindref="member">MT_P_EXECUTE_NEVER</ref> | <ref refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" kindref="member">MT_U_EXECUTE_NEVER</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="71" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a28187ebec00be9a34ce2a40f57337a3d" prot="public" static="no">
        <name>MT_P_RO_U_RX</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" kindref="member">MT_RO</ref> | <ref refid="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" kindref="member">MT_RW_AP_ELx</ref> | <ref refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" kindref="member">MT_P_EXECUTE_NEVER</ref> | <ref refid="4_2arm__mmu_8h_1a5826032cb5c39b30b5727214c0856472" kindref="member">MT_U_EXECUTE</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="72" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a6964f6367d4687541502dc9d4bc3b00e" prot="public" static="no">
        <name>MT_P_RX_U_RX</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" kindref="member">MT_RO</ref> | <ref refid="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" kindref="member">MT_RW_AP_ELx</ref> | <ref refid="4_2arm__mmu_8h_1a465cd6685380ff25b2223b19844d730a" kindref="member">MT_P_EXECUTE</ref> | <ref refid="4_2arm__mmu_8h_1a5826032cb5c39b30b5727214c0856472" kindref="member">MT_U_EXECUTE</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="73" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a927c1d7900d9a38b800118a0751dfc9f" prot="public" static="no">
        <name>MT_P_RX_U_NA</name>
        <initializer>(<ref refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" kindref="member">MT_RO</ref> | <ref refid="4_2arm__mmu_8h_1a9ee77575da6d9e81fc4ec5042b43932f" kindref="member">MT_RW_AP_EL_HIGHER</ref>  | <ref refid="4_2arm__mmu_8h_1a465cd6685380ff25b2223b19844d730a" kindref="member">MT_P_EXECUTE</ref> | <ref refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" kindref="member">MT_U_EXECUTE_NEVER</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="74" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1afc20034b86cd6fefcbc63668e08bf466" prot="public" static="no">
        <name>MT_DEFAULT_SECURE_STATE</name>
        <initializer><ref refid="4_2arm__mmu_8h_1a9a2ae47063f7f1b105796d5e3114118f" kindref="member">MT_SECURE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="79" column="10" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a527750258496a95273157359f9a616cd" prot="public" static="no">
        <name>PTE_DESC_TYPE_MASK</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="86" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a88d1df1c276037d073cda2a19ae18333" prot="public" static="no">
        <name>PTE_BLOCK_DESC</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="87" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a6bae275d781d6ed862ffcb4243793f78" prot="public" static="no">
        <name>PTE_TABLE_DESC</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="88" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ad06436454a4d3be738e45b49ebdece3a" prot="public" static="no">
        <name>PTE_PAGE_DESC</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="89" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a526197beecdcea0eec10e552a91093e6" prot="public" static="no">
        <name>PTE_INVALID_DESC</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="90" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a6c70c49e36e7086784aeb67190cb3fe1" prot="public" static="no">
        <name>PTE_BLOCK_DESC_MEMTYPE</name>
        <param><defname>x</defname></param>
        <initializer>(x &lt;&lt; 2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="95" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a2e118ef56a9201b03f4a6c1aa714c7a7" prot="public" static="no">
        <name>PTE_BLOCK_DESC_NS</name>
        <initializer>(1ULL &lt;&lt; 5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="96" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ab98726b07a80272d8c256b3a3fb0962e" prot="public" static="no">
        <name>PTE_BLOCK_DESC_AP_ELx</name>
        <initializer>(1ULL &lt;&lt; 6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="97" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a843a5d300e74d449654775e6f766b5af" prot="public" static="no">
        <name>PTE_BLOCK_DESC_AP_EL_HIGHER</name>
        <initializer>(0ULL &lt;&lt; 6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="98" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a5856f4fe020995aad3806622d15d2658" prot="public" static="no">
        <name>PTE_BLOCK_DESC_AP_RO</name>
        <initializer>(1ULL &lt;&lt; 7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="99" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a76134e521bd7aca4e1d44e6580cc1664" prot="public" static="no">
        <name>PTE_BLOCK_DESC_AP_RW</name>
        <initializer>(0ULL &lt;&lt; 7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="100" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a81f8f7fe9bbd4d98ec549f79cacfc171" prot="public" static="no">
        <name>PTE_BLOCK_DESC_NON_SHARE</name>
        <initializer>(0ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="101" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a950be651c8f1c2f417e6720ce86ed965" prot="public" static="no">
        <name>PTE_BLOCK_DESC_OUTER_SHARE</name>
        <initializer>(2ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="102" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a2a66f774077bf08a56ab756e65a951f6" prot="public" static="no">
        <name>PTE_BLOCK_DESC_INNER_SHARE</name>
        <initializer>(3ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="103" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ac297c22c098e84375419e66642f7dd08" prot="public" static="no">
        <name>PTE_BLOCK_DESC_AF</name>
        <initializer>(1ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="104" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1aeaa1fc48a3425525e814a5757018bd02" prot="public" static="no">
        <name>PTE_BLOCK_DESC_NG</name>
        <initializer>(1ULL &lt;&lt; 11)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="105" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1abd06d5802f589c9b5304fca4944e560b" prot="public" static="no">
        <name>PTE_BLOCK_DESC_PXN</name>
        <initializer>(1ULL &lt;&lt; 53)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="106" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a30cbc588212d7a17bf96033bf550b356" prot="public" static="no">
        <name>PTE_BLOCK_DESC_UXN</name>
        <initializer>(1ULL &lt;&lt; 54)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="107" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1afc474e5ad860c2ad3929cfb0e260bbd4" prot="public" static="no">
        <name>TCR_EL1_IPS_SHIFT</name>
        <initializer>32U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="112" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1aec7d4ec2280b0a4bdda23bddf6906de1" prot="public" static="no">
        <name>TCR_EL2_PS_SHIFT</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="113" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a877cc3e5688433a4054e6bf94da087fa" prot="public" static="no">
        <name>TCR_EL3_PS_SHIFT</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="114" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ac1a5b8ca796786488092557cae6ee529" prot="public" static="no">
        <name>TCR_T0SZ_SHIFT</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="116" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a517e3ccc657482e5fb7c44f1968f4d47" prot="public" static="no">
        <name>TCR_T0SZ</name>
        <param><defname>x</defname></param>
        <initializer>((64 - (x)) &lt;&lt; <ref refid="4_2arm__mmu_8h_1ac1a5b8ca796786488092557cae6ee529" kindref="member">TCR_T0SZ_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="117" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a88aeb17c761edada2d6e3aaba7f86048" prot="public" static="no">
        <name>TCR_IRGN_NC</name>
        <initializer>(0ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="119" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a78c51335d078882f3252159b84d5fdb4" prot="public" static="no">
        <name>TCR_IRGN_WBWA</name>
        <initializer>(1ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="120" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1aec3c547b075756c4d1aa78c831bc0e19" prot="public" static="no">
        <name>TCR_IRGN_WT</name>
        <initializer>(2ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="121" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ad57f8de92899f6bd54b6c898ce5c1c1e" prot="public" static="no">
        <name>TCR_IRGN_WBNWA</name>
        <initializer>(3ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="122" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a89f8bb0c67aee23a0b3c32642513557b" prot="public" static="no">
        <name>TCR_IRGN_MASK</name>
        <initializer>(3ULL &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="123" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1acabb0e302d9da4b9ba55ed0e0eea5843" prot="public" static="no">
        <name>TCR_ORGN_NC</name>
        <initializer>(0ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="124" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ae3c8d6de1e936b38893d324eb61f6759" prot="public" static="no">
        <name>TCR_ORGN_WBWA</name>
        <initializer>(1ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="125" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a9fc70a55aab31e25e944fc1fa9c9a2f7" prot="public" static="no">
        <name>TCR_ORGN_WT</name>
        <initializer>(2ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="126" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1af693fdf5b28a70fa4f74e37f34bf69df" prot="public" static="no">
        <name>TCR_ORGN_WBNWA</name>
        <initializer>(3ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="127" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a266d922348791827670e045082cbecd4" prot="public" static="no">
        <name>TCR_ORGN_MASK</name>
        <initializer>(3ULL &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="128" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ac9476792f28eed670e915a224487e56d" prot="public" static="no">
        <name>TCR_SHARED_NON</name>
        <initializer>(0ULL &lt;&lt; 12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="129" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a8b22083005fdf69673a230483cde6796" prot="public" static="no">
        <name>TCR_SHARED_OUTER</name>
        <initializer>(2ULL &lt;&lt; 12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="130" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ab9b64a7a88537b21703c8ed22a0faf3c" prot="public" static="no">
        <name>TCR_SHARED_INNER</name>
        <initializer>(3ULL &lt;&lt; 12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="131" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1ae46a532f75ba7e47e002b6a87255d4b6" prot="public" static="no">
        <name>TCR_TG0_4K</name>
        <initializer>(0ULL &lt;&lt; 14)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="132" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a82277d04ea5b90b9cd76a3878731f5a2" prot="public" static="no">
        <name>TCR_TG0_64K</name>
        <initializer>(1ULL &lt;&lt; 14)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="133" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a5933d39b322e440d1d58f5b856bb646b" prot="public" static="no">
        <name>TCR_TG0_16K</name>
        <initializer>(2ULL &lt;&lt; 14)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="134" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a906790e8cf432a7c37f49663154e2bd9" prot="public" static="no">
        <name>TCR_EPD1_DISABLE</name>
        <initializer>(1ULL &lt;&lt; 23)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="135" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a2e03342250af50f33b1936bd44eafd4c" prot="public" static="no">
        <name>TCR_PS_BITS_4GB</name>
        <initializer>0x0ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="137" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a88543861de395886feeb0ec348a397e9" prot="public" static="no">
        <name>TCR_PS_BITS_64GB</name>
        <initializer>0x1ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="138" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a31a276f07a891040b399a4f573dd0d16" prot="public" static="no">
        <name>TCR_PS_BITS_1TB</name>
        <initializer>0x2ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="139" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a3b30b0a4be3d34fcedc4bcd4ee77c0fd" prot="public" static="no">
        <name>TCR_PS_BITS_4TB</name>
        <initializer>0x3ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="140" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="140" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a1c6fe4b7dd9646549208af7eee92638b" prot="public" static="no">
        <name>TCR_PS_BITS_16TB</name>
        <initializer>0x4ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="141" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a5a7ab516dbd382c58dd408da6a22b88f" prot="public" static="no">
        <name>TCR_PS_BITS_256TB</name>
        <initializer>0x5ULL</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="142" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a7ab46a0bcc5d7f2645f98067ed78ac8f" prot="public" static="no">
        <name>MMU_REGION_ENTRY</name>
        <param><defname>_name</defname></param>
        <param><defname>_base_pa</defname></param>
        <param><defname>_base_va</defname></param>
        <param><defname>_size</defname></param>
        <param><defname>_attrs</defname></param>
        <initializer>	{\
		.name = _name, \
		.base_pa = _base_pa, \
		.base_va = _base_va, \
		.size = _size, \
		.attrs = _attrs, \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="177" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a7a9f450388792a5c053dd227207d255f" prot="public" static="no">
        <name>MMU_REGION_FLAT_ENTRY</name>
        <param><defname>name</defname></param>
        <param><defname>adr</defname></param>
        <param><defname>sz</defname></param>
        <param><defname>attrs</defname></param>
        <initializer>	<ref refid="4_2arm__mmu_8h_1a7ab46a0bcc5d7f2645f98067ed78ac8f" kindref="member">MMU_REGION_ENTRY</ref>(name, adr, adr, sz, attrs)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="186" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="186" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a9b7cc3c51f518517031d76807470aa10" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_RW</name>
        <initializer>			((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
			{<ref refid="4_2arm__mmu_8h_1a7820c2334f7d257ea6bad7207576da7d" kindref="member">MT_P_RW_U_RW</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="199" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="199" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a3c52d13e42a66beb72d088ac56388951" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_NA</name>
        <initializer>			((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
			{<ref refid="4_2arm__mmu_8h_1a22971adcbb04ce5c5dd54c318c60b335" kindref="member">MT_P_RW_U_NA</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="201" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="201" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a708338371e91b5a3f2d44f9ae48849db" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_RO</name>
        <initializer>			((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
			{<ref refid="4_2arm__mmu_8h_1acf29eaa48accc12214f86cf8c99cf04b" kindref="member">MT_P_RO_U_RO</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="203" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="203" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_NA</name>
        <initializer>			((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
			{<ref refid="4_2arm__mmu_8h_1a779a089d8fef5d7b544ef528d0355164" kindref="member">MT_P_RO_U_NA</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="205" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2arm__mmu_8h_1a78f9b21aa8b5c894db28328f5a1e2641" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RX_U_RX</name>
        <initializer>			((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
			{<ref refid="4_2arm__mmu_8h_1a6964f6367d4687541502dc9d4bc3b00e" kindref="member">MT_P_RX_U_RX</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="208" column="9" bodyfile="include/arch/arm64/arm_mmu.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="4_2arm__mmu_8h_1afb6753aab93fd940c3fc43c11a908216" prot="public" static="no" mutable="no">
        <type>const struct <ref refid="structarm__mmu__config" kindref="compound">arm_mmu_config</ref></type>
        <definition>const struct arm_mmu_config mmu_config</definition>
        <argsstring></argsstring>
        <name>mmu_config</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/arm_mmu.h" line="219" column="34" declfile="include/arch/arm64/arm_mmu.h" declline="219" declcolumn="34"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>2019<sp/>Broadcom</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>The<sp/>term<sp/>&quot;Broadcom&quot;<sp/>refers<sp/>to<sp/>Broadcom<sp/>Inc.<sp/>and/or<sp/>its<sp/>subsidiaries.</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Following<sp/>Memory<sp/>types<sp/>supported<sp/>through<sp/>MAIR<sp/>encodings<sp/>can<sp/>be<sp/>passed</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>by<sp/>user<sp/>through<sp/>&quot;attrs&quot;(attributes)<sp/>field<sp/>of<sp/>specified<sp/>memory<sp/>region.</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>As<sp/>MAIR<sp/>supports<sp/>such<sp/>8<sp/>encodings,<sp/>we<sp/>will<sp/>reserve<sp/>attrs[2:0];</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/>*<sp/>so<sp/>that<sp/>we<sp/>can<sp/>provide<sp/>encodings<sp/>upto<sp/>7<sp/>if<sp/>needed<sp/>in<sp/>future.</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="4_2arm__mmu_8h_1aac0064c36c372d9a62d3a7a4fa8dc72c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_TYPE_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x7U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="4_2arm__mmu_8h_1a9018634e807aa322da516bb70b9c5e3e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_TYPE(attr)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(attr<sp/>&amp;<sp/>MT_TYPE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="4_2arm__mmu_8h_1a362a80b5a2f87e888d742ac4b1e8d7e1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_DEVICE_nGnRnE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="4_2arm__mmu_8h_1afb3dda3d3a2b1a147be7ee58366e3f87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_DEVICE_nGnRE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="4_2arm__mmu_8h_1ada441c0a6171dce9eef0875593ba5e56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_DEVICE_GRE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="4_2arm__mmu_8h_1a1a41f294343c4fcb9741c693fc107601" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NORMAL_NC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="4_2arm__mmu_8h_1a8b006dab179dfa8965dcef3ac302746d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NORMAL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="4_2arm__mmu_8h_1ad70c105c395f996ddd2628686e4e956f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NORMAL_WT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="4_2arm__mmu_8h_1a8b7a2f1ea804a163917486b5e3d2a70a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MEMORY_ATTRIBUTES<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((0x00<sp/>&lt;&lt;<sp/>(MT_DEVICE_nGnRnE<sp/>*<sp/>8))<sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="25"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x04<sp/>&lt;&lt;<sp/>(MT_DEVICE_nGnRE<sp/>*<sp/>8))<sp/><sp/><sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="26"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0c<sp/>&lt;&lt;<sp/>(MT_DEVICE_GRE<sp/>*<sp/>8))<sp/><sp/><sp/><sp/><sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="27"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x44<sp/>&lt;&lt;<sp/>(MT_NORMAL_NC<sp/>*<sp/>8))<sp/><sp/><sp/><sp/><sp/><sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="28"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xffUL<sp/>&lt;&lt;<sp/>(MT_NORMAL<sp/>*<sp/>8))<sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="29"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xbbUL<sp/>&lt;&lt;<sp/>(MT_NORMAL_WT<sp/>*<sp/>8)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>More<sp/>flags<sp/>from<sp/>user&apos;s<sp/>perpective<sp/>are<sp/>supported<sp/>using<sp/>remaining<sp/>bits</highlight></codeline>
<codeline lineno="32"><highlight class="comment"><sp/>*<sp/>of<sp/>&quot;attrs&quot;<sp/>field,<sp/>i.e.<sp/>attrs[31:3],<sp/>underlying<sp/>code<sp/>will<sp/>take<sp/>care</highlight></codeline>
<codeline lineno="33"><highlight class="comment"><sp/>*<sp/>of<sp/>setting<sp/>PTE<sp/>fields<sp/>correctly.</highlight></codeline>
<codeline lineno="34"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="35"><highlight class="comment"><sp/>*<sp/>current<sp/>usage<sp/>of<sp/>attrs[31:3]<sp/>is:</highlight></codeline>
<codeline lineno="36"><highlight class="comment"><sp/>*<sp/>attrs[3]<sp/>:<sp/>Access<sp/>Permissions</highlight></codeline>
<codeline lineno="37"><highlight class="comment"><sp/>*<sp/>attrs[4]<sp/>:<sp/>Memory<sp/>access<sp/>from<sp/>secure/ns<sp/>state</highlight></codeline>
<codeline lineno="38"><highlight class="comment"><sp/>*<sp/>attrs[5]<sp/>:<sp/>Execute<sp/>Permissions<sp/>privileged<sp/>mode<sp/>(PXN)</highlight></codeline>
<codeline lineno="39"><highlight class="comment"><sp/>*<sp/>attrs[6]<sp/>:<sp/>Execute<sp/>Permissions<sp/>unprivileged<sp/>mode<sp/>(UXN)</highlight></codeline>
<codeline lineno="40"><highlight class="comment"><sp/>*<sp/>attrs[7]<sp/>:<sp/>Mirror<sp/>RO/RW<sp/>permissions<sp/>to<sp/>EL0</highlight></codeline>
<codeline lineno="41"><highlight class="comment"><sp/>*<sp/>attrs[8]<sp/>:<sp/>Overwrite<sp/>existing<sp/>mapping<sp/>if<sp/>any</highlight></codeline>
<codeline lineno="42"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="43"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="4_2arm__mmu_8h_1a4796895c7c90277cd1eae3c34fecd96c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_PERM_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45" refid="4_2arm__mmu_8h_1a4e94c3f3e790bb5c1afaa6ffa1094c8d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_SEC_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="4_2arm__mmu_8h_1ac01ddafde6fbc038bfa5994b7335429c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_EXECUTE_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/>5U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="4_2arm__mmu_8h_1a431b40e024ff711208e286a68cc4a88a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_U_EXECUTE_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/>6U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="4_2arm__mmu_8h_1afe1e276059306bc596102d8cc0eb0db6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_RW_AP_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="4_2arm__mmu_8h_1a099fcd188b2d8cb542ead3aff617632c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NO_OVERWRITE_SHIFT<sp/><sp/><sp/>8U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="4_2arm__mmu_8h_1a596089f139287e4696c2fe9c9add4074" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0U<sp/>&lt;&lt;<sp/>MT_PERM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="4_2arm__mmu_8h_1a2f968826efe83004f350f2264fc5b192" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_RW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_PERM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight></codeline>
<codeline lineno="54" refid="4_2arm__mmu_8h_1a06edb368943a5fffb03c362df5e00973" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_RW_AP_ELx<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_RW_AP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="4_2arm__mmu_8h_1a9ee77575da6d9e81fc4ec5042b43932f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_RW_AP_EL_HIGHER<sp/><sp/><sp/><sp/><sp/><sp/>(0U<sp/>&lt;&lt;<sp/>MT_RW_AP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight></codeline>
<codeline lineno="57" refid="4_2arm__mmu_8h_1a9a2ae47063f7f1b105796d5e3114118f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_SECURE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0U<sp/>&lt;&lt;<sp/>MT_SEC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="4_2arm__mmu_8h_1a2b0dcb4b334e2fd3eb31eb7451dfc005" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_SEC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="4_2arm__mmu_8h_1a465cd6685380ff25b2223b19844d730a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_EXECUTE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0U<sp/>&lt;&lt;<sp/>MT_P_EXECUTE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61" refid="4_2arm__mmu_8h_1a968668b91295729a7d462216e91c6d0c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_EXECUTE_NEVER<sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_P_EXECUTE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="4_2arm__mmu_8h_1a5826032cb5c39b30b5727214c0856472" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_U_EXECUTE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0U<sp/>&lt;&lt;<sp/>MT_U_EXECUTE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="4_2arm__mmu_8h_1a8ea94a35ceb0fc2dedd93a6eadadb68c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_U_EXECUTE_NEVER<sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_U_EXECUTE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight></codeline>
<codeline lineno="66" refid="4_2arm__mmu_8h_1ac636f36db1fba874b86869137adceb8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_NO_OVERWRITE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1U<sp/>&lt;&lt;<sp/>MT_NO_OVERWRITE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="4_2arm__mmu_8h_1a7820c2334f7d257ea6bad7207576da7d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RW_U_RW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RW<sp/>|<sp/>MT_RW_AP_ELx<sp/>|<sp/>MT_P_EXECUTE_NEVER<sp/>|<sp/>MT_U_EXECUTE_NEVER)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="4_2arm__mmu_8h_1a22971adcbb04ce5c5dd54c318c60b335" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RW_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RW<sp/>|<sp/>MT_RW_AP_EL_HIGHER<sp/><sp/>|<sp/>MT_P_EXECUTE_NEVER<sp/>|<sp/>MT_U_EXECUTE_NEVER)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="4_2arm__mmu_8h_1acf29eaa48accc12214f86cf8c99cf04b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RO_U_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RO<sp/>|<sp/>MT_RW_AP_ELx<sp/>|<sp/>MT_P_EXECUTE_NEVER<sp/>|<sp/>MT_U_EXECUTE_NEVER)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71" refid="4_2arm__mmu_8h_1a779a089d8fef5d7b544ef528d0355164" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RO_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RO<sp/>|<sp/>MT_RW_AP_EL_HIGHER<sp/><sp/>|<sp/>MT_P_EXECUTE_NEVER<sp/>|<sp/>MT_U_EXECUTE_NEVER)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="4_2arm__mmu_8h_1a28187ebec00be9a34ce2a40f57337a3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RO_U_RX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RO<sp/>|<sp/>MT_RW_AP_ELx<sp/>|<sp/>MT_P_EXECUTE_NEVER<sp/>|<sp/>MT_U_EXECUTE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="4_2arm__mmu_8h_1a6964f6367d4687541502dc9d4bc3b00e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RX_U_RX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RO<sp/>|<sp/>MT_RW_AP_ELx<sp/>|<sp/>MT_P_EXECUTE<sp/>|<sp/>MT_U_EXECUTE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="4_2arm__mmu_8h_1a927c1d7900d9a38b800118a0751dfc9f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_P_RX_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MT_RO<sp/>|<sp/>MT_RW_AP_EL_HIGHER<sp/><sp/>|<sp/>MT_P_EXECUTE<sp/>|<sp/>MT_U_EXECUTE_NEVER)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>CONFIG_ARMV8_A_NS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_DEFAULT_SECURE_STATE<sp/>MT_NS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="4_2arm__mmu_8h_1afc20034b86cd6fefcbc63668e08bf466" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MT_DEFAULT_SECURE_STATE<sp/>MT_SECURE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="83"><highlight class="comment"><sp/>*<sp/>PTE<sp/>descriptor<sp/>can<sp/>be<sp/>Block<sp/>descriptor<sp/>or<sp/>Table<sp/>descriptor</highlight></codeline>
<codeline lineno="84"><highlight class="comment"><sp/>*<sp/>or<sp/>Page<sp/>descriptor.</highlight></codeline>
<codeline lineno="85"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="4_2arm__mmu_8h_1a527750258496a95273157359f9a616cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_DESC_TYPE_MASK<sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="4_2arm__mmu_8h_1a88d1df1c276037d073cda2a19ae18333" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="4_2arm__mmu_8h_1a6bae275d781d6ed862ffcb4243793f78" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_TABLE_DESC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="4_2arm__mmu_8h_1ad06436454a4d3be738e45b49ebdece3a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_PAGE_DESC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="4_2arm__mmu_8h_1a526197beecdcea0eec10e552a91093e6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_INVALID_DESC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="93"><highlight class="comment"><sp/>*<sp/>Block<sp/>and<sp/>Page<sp/>descriptor<sp/>attributes<sp/>fields</highlight></codeline>
<codeline lineno="94"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="4_2arm__mmu_8h_1a6c70c49e36e7086784aeb67190cb3fe1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_MEMTYPE(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&lt;&lt;<sp/>2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="4_2arm__mmu_8h_1a2e118ef56a9201b03f4a6c1aa714c7a7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_NS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="4_2arm__mmu_8h_1ab98726b07a80272d8c256b3a3fb0962e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_AP_ELx<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="4_2arm__mmu_8h_1a843a5d300e74d449654775e6f766b5af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_AP_EL_HIGHER<sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="4_2arm__mmu_8h_1a5856f4fe020995aad3806622d15d2658" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_AP_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="4_2arm__mmu_8h_1a76134e521bd7aca4e1d44e6580cc1664" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_AP_RW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="4_2arm__mmu_8h_1a81f8f7fe9bbd4d98ec549f79cacfc171" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_NON_SHARE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="4_2arm__mmu_8h_1a950be651c8f1c2f417e6720ce86ed965" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_OUTER_SHARE<sp/><sp/><sp/><sp/><sp/><sp/>(2ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103" refid="4_2arm__mmu_8h_1a2a66f774077bf08a56ab756e65a951f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_INNER_SHARE<sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104" refid="4_2arm__mmu_8h_1ac297c22c098e84375419e66642f7dd08" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_AF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="4_2arm__mmu_8h_1aeaa1fc48a3425525e814a5757018bd02" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_NG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>11)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106" refid="4_2arm__mmu_8h_1abd06d5802f589c9b5304fca4944e560b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_PXN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>53)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="4_2arm__mmu_8h_1a30cbc588212d7a17bf96033bf550b356" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PTE_BLOCK_DESC_UXN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>54)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="110"><highlight class="comment"><sp/>*<sp/>TCR<sp/>definitions.</highlight></codeline>
<codeline lineno="111"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="4_2arm__mmu_8h_1afc474e5ad860c2ad3929cfb0e260bbd4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_EL1_IPS_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/>32U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="4_2arm__mmu_8h_1aec7d4ec2280b0a4bdda23bddf6906de1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_EL2_PS_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114" refid="4_2arm__mmu_8h_1a877cc3e5688433a4054e6bf94da087fa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_EL3_PS_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight></codeline>
<codeline lineno="116" refid="4_2arm__mmu_8h_1ac1a5b8ca796786488092557cae6ee529" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_T0SZ_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117" refid="4_2arm__mmu_8h_1a517e3ccc657482e5fb7c44f1968f4d47" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_T0SZ(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((64<sp/>-<sp/>(x))<sp/>&lt;&lt;<sp/>TCR_T0SZ_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight></codeline>
<codeline lineno="119" refid="4_2arm__mmu_8h_1a88aeb17c761edada2d6e3aaba7f86048" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_IRGN_NC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120" refid="4_2arm__mmu_8h_1a78c51335d078882f3252159b84d5fdb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_IRGN_WBWA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="4_2arm__mmu_8h_1aec3c547b075756c4d1aa78c831bc0e19" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_IRGN_WT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="4_2arm__mmu_8h_1ad57f8de92899f6bd54b6c898ce5c1c1e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_IRGN_WBNWA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123" refid="4_2arm__mmu_8h_1a89f8bb0c67aee23a0b3c32642513557b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_IRGN_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124" refid="4_2arm__mmu_8h_1acabb0e302d9da4b9ba55ed0e0eea5843" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_ORGN_NC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125" refid="4_2arm__mmu_8h_1ae3c8d6de1e936b38893d324eb61f6759" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_ORGN_WBWA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="4_2arm__mmu_8h_1a9fc70a55aab31e25e944fc1fa9c9a2f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_ORGN_WT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="4_2arm__mmu_8h_1af693fdf5b28a70fa4f74e37f34bf69df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_ORGN_WBNWA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128" refid="4_2arm__mmu_8h_1a266d922348791827670e045082cbecd4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_ORGN_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129" refid="4_2arm__mmu_8h_1ac9476792f28eed670e915a224487e56d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_SHARED_NON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130" refid="4_2arm__mmu_8h_1a8b22083005fdf69673a230483cde6796" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_SHARED_OUTER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2ULL<sp/>&lt;&lt;<sp/>12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="4_2arm__mmu_8h_1ab9b64a7a88537b21703c8ed22a0faf3c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_SHARED_INNER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3ULL<sp/>&lt;&lt;<sp/>12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="4_2arm__mmu_8h_1ae46a532f75ba7e47e002b6a87255d4b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_TG0_4K<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0ULL<sp/>&lt;&lt;<sp/>14)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133" refid="4_2arm__mmu_8h_1a82277d04ea5b90b9cd76a3878731f5a2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_TG0_64K<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>14)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134" refid="4_2arm__mmu_8h_1a5933d39b322e440d1d58f5b856bb646b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_TG0_16K<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2ULL<sp/>&lt;&lt;<sp/>14)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135" refid="4_2arm__mmu_8h_1a906790e8cf432a7c37f49663154e2bd9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_EPD1_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1ULL<sp/>&lt;&lt;<sp/>23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight></codeline>
<codeline lineno="137" refid="4_2arm__mmu_8h_1a2e03342250af50f33b1936bd44eafd4c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_4GB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138" refid="4_2arm__mmu_8h_1a88543861de395886feeb0ec348a397e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_64GB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139" refid="4_2arm__mmu_8h_1a31a276f07a891040b399a4f573dd0d16" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_1TB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x2ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140" refid="4_2arm__mmu_8h_1a3b30b0a4be3d34fcedc4bcd4ee77c0fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_4TB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x3ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141" refid="4_2arm__mmu_8h_1a1c6fe4b7dd9646549208af7eee92638b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_16TB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x4ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142" refid="4_2arm__mmu_8h_1a5a7ab516dbd382c58dd408da6a22b88f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TCR_PS_BITS_256TB<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x5ULL</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_ASMLANGUAGE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Region<sp/>definition<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mmu__region" kindref="compound">arm_mmu_region</ref><sp/>{</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Base<sp/>Physical<sp/>Address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a4788399d1d0b37ccf098a7da82254808" kindref="member">uintptr_t</ref><sp/><ref refid="structarm__mmu__region_1a69c68977967812f3f24f5fc3406eff78" kindref="member">base_pa</ref>;</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Base<sp/>Virtual<sp/>Address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a4788399d1d0b37ccf098a7da82254808" kindref="member">uintptr_t</ref><sp/><ref refid="structarm__mmu__region_1a43861340707e9ce8e25e7221e194edc3" kindref="member">base_va</ref>;</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>size<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><ref refid="structarm__mmu__region_1a501975cbb6ff57c223dc8a43220be532" kindref="member">size</ref>;</highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Name<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">char</highlight><highlight class="normal"><sp/>*<ref refid="structarm__mmu__region_1a6ddf903ada2e19f82eb9405a6d8318a2" kindref="member">name</ref>;</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structarm__mmu__region_1acd528aff43956e69e17e70100a109604" kindref="member">attrs</ref>;</highlight></codeline>
<codeline lineno="158"><highlight class="normal">};</highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MMU<sp/>configuration<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mmu__config" kindref="compound">arm_mmu_config</ref><sp/>{</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>regions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163" refid="structarm__mmu__config_1aa2cc8f0491ed44a7f8db4db791598516" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><ref refid="structarm__mmu__config_1aa2cc8f0491ed44a7f8db4db791598516" kindref="member">num_regions</ref>;</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Regions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mmu__region" kindref="compound">arm_mmu_region</ref><sp/>*<ref refid="structarm__mmu__config_1a98267b2426c7fbf6cf7f8596005195c5" kindref="member">mmu_regions</ref>;</highlight></codeline>
<codeline lineno="166"><highlight class="normal">};</highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight></codeline>
<codeline lineno="168" refid="structarm__mmu__ptables" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mmu__ptables" kindref="compound">arm_mmu_ptables</ref><sp/>{</highlight></codeline>
<codeline lineno="169" refid="structarm__mmu__ptables_1a5d203fecef43d4a6430763489b15e5b5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref><sp/>*<ref refid="structarm__mmu__ptables_1a5d203fecef43d4a6430763489b15e5b5" kindref="member">base_xlat_table</ref>;</highlight></codeline>
<codeline lineno="170"><highlight class="normal">};</highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Convenience<sp/>macros<sp/>to<sp/>represent<sp/>the<sp/>ARMv8-A-specific</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/>*<sp/>configuration<sp/>for<sp/>memory<sp/>access<sp/>permission<sp/>and</highlight></codeline>
<codeline lineno="174"><highlight class="comment"><sp/>*<sp/>cache-ability<sp/>attribution.</highlight></codeline>
<codeline lineno="175"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="4_2arm__mmu_8h_1a7ab46a0bcc5d7f2645f98067ed78ac8f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MMU_REGION_ENTRY(_name,<sp/>_base_pa,<sp/>_base_va,<sp/>_size,<sp/>_attrs)<sp/>\</highlight></codeline>
<codeline lineno="178"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{\</highlight></codeline>
<codeline lineno="179"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.name<sp/>=<sp/>_name,<sp/>\</highlight></codeline>
<codeline lineno="180"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.base_pa<sp/>=<sp/>_base_pa,<sp/>\</highlight></codeline>
<codeline lineno="181"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.base_va<sp/>=<sp/>_base_va,<sp/>\</highlight></codeline>
<codeline lineno="182"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.size<sp/>=<sp/>_size,<sp/>\</highlight></codeline>
<codeline lineno="183"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.attrs<sp/>=<sp/>_attrs,<sp/>\</highlight></codeline>
<codeline lineno="184"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"></highlight></codeline>
<codeline lineno="186" refid="4_2arm__mmu_8h_1a7a9f450388792a5c053dd227207d255f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MMU_REGION_FLAT_ENTRY(name,<sp/>adr,<sp/>sz,<sp/>attrs)<sp/>\</highlight></codeline>
<codeline lineno="187"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MMU_REGION_ENTRY(name,<sp/>adr,<sp/>adr,<sp/>sz,<sp/>attrs)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Kernel<sp/>macros<sp/>for<sp/>memory<sp/>attribution</highlight></codeline>
<codeline lineno="190"><highlight class="comment"><sp/>*<sp/>(access<sp/>permissions<sp/>and<sp/>cache-ability).</highlight></codeline>
<codeline lineno="191"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="192"><highlight class="comment"><sp/>*<sp/>The<sp/>macros<sp/>are<sp/>to<sp/>be<sp/>stored<sp/>in<sp/>k_mem_partition_attr_t</highlight></codeline>
<codeline lineno="193"><highlight class="comment"><sp/>*<sp/>objects.<sp/>The<sp/>format<sp/>of<sp/>a<sp/>k_mem_partition_attr_t<sp/>object</highlight></codeline>
<codeline lineno="194"><highlight class="comment"><sp/>*<sp/>is<sp/>an<sp/>uint32_t<sp/>composed<sp/>by<sp/>permission<sp/>and<sp/>attribute<sp/>flags</highlight></codeline>
<codeline lineno="195"><highlight class="comment"><sp/>*<sp/>located<sp/>in<sp/>include/arch/arm64/arm_mmu.h</highlight></codeline>
<codeline lineno="196"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197"><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Read-Write<sp/>access<sp/>permission<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199" refid="4_2arm__mmu_8h_1a9b7cc3c51f518517031d76807470aa10" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_RW<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="200"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{MT_P_RW_U_RW})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="201" refid="4_2arm__mmu_8h_1a3c52d13e42a66beb72d088ac56388951" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="202"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{MT_P_RW_U_NA})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203" refid="4_2arm__mmu_8h_1a708338371e91b5a3f2d44f9ae48849db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_RO<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="204"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{MT_P_RO_U_RO})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205" refid="4_2arm__mmu_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="206"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{MT_P_RO_U_NA})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Execution-allowed<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208" refid="4_2arm__mmu_8h_1a78f9b21aa8b5c894db28328f5a1e2641" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RX_U_RX<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="209"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{MT_P_RX_U_RX})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Typedef<sp/>for<sp/>the<sp/>k_mem_partition<sp/>attribute<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211" refid="structk__mem__partition__attr__t_1a4e49930c31e896b9b52867d6b83e3ae7" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{<sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structk__mem__partition__attr__t_1a4e49930c31e896b9b52867d6b83e3ae7" kindref="member">attrs</ref>;<sp/>}<sp/><ref refid="arc_2arch_8h_1a58f790e348e5e1c4a3962a134cfb505f" kindref="member">k_mem_partition_attr_t</ref>;</highlight></codeline>
<codeline lineno="212"><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Reference<sp/>to<sp/>the<sp/>MMU<sp/>configuration.</highlight></codeline>
<codeline lineno="214"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="215"><highlight class="comment"><sp/>*<sp/>This<sp/>struct<sp/>is<sp/>defined<sp/>and<sp/>populated<sp/>for<sp/>each<sp/>SoC<sp/>(in<sp/>the<sp/>SoC<sp/>definition),</highlight></codeline>
<codeline lineno="216"><highlight class="comment"><sp/>*<sp/>and<sp/>holds<sp/>the<sp/>build-time<sp/>configuration<sp/>information<sp/>for<sp/>the<sp/>fixed<sp/>MMU</highlight></codeline>
<codeline lineno="217"><highlight class="comment"><sp/>*<sp/>regions<sp/>enabled<sp/>during<sp/>kernel<sp/>initialization.</highlight></codeline>
<codeline lineno="218"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mmu__config" kindref="compound">arm_mmu_config</ref><sp/><ref refid="aarch32_2mmu_2arm__mmu_8h_1afb6753aab93fd940c3fc43c11a908216" kindref="member">mmu_config</ref>;</highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_ASMLANGUAGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/arch/arm64/arm_mmu.h"/>
  </compounddef>
</doxygen>
