Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5A181446C06
	for <linux-kernel@vger.kernel.org>; Sun,  6 Sep 2026 14:18:26 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788704308; cv=none; b=Vq4lM0K9Z1PUPIcW1UzDwr3jxFzSVfHBA+VIJcc8kP0CySeuA4VMnnazPybbXm25vc7hUNdYkn4BosGO6EZsBtwXiTOvA5kOejm84fdfWh++Bm9BBEMO8aWorAj1b3aslCrCg0gWo2JvcoDDrYLE+hjZWzShO2xdYhw2PzaxixM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788704308; c=relaxed/simple;
	bh=zgBS2poww2eN6YQuXDkYZD4TT7J8e+5Ik+8ytF15e2I=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=b9TvxGnuAaSX9mBNGfWkLlw9Hwr0unOIY1UEjMJQPpshb2dKjqJo9CEWuJAsi8iGh57kX6kW1c8WhyXkuZ6OKwXussRPCdwZP6jo/aewlkRD8RgWSkg6F6zEJVQf3blBDnWF3VT57gD1ZHPJ+aHciHwO/1M9JjWwojiDpeTdCik=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XYqHy7fc; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ni/CzrT0; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XYqHy7fc";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ni/CzrT0"
Received: from pps.filterd (m0279870.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 685NxlXF3936756
	for <linux-kernel@vger.kernel.org>; Sun, 6 Sep 2026 14:18:25 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	yTGW40gwwxPzKGaZzuQ61MAtSHFXdlURtLrq2mZDOeo=; b=XYqHy7fcxdQW+V6H
	NbkMN4+/oiBH4m/92RqUTdl+5WGXcdQt3cOcu8eAw8ZYz20LtUP/qpFqYsYS6ZUT
	QcOKHsInJs8s5ibDiucGnfn5wMfDJmtXDK8WMKi/Gt2EdOn1MehOdlEKMojHZr35
	1ZrB8OAEv4x25QVy8MpjfryUw9vhIncW/RH0hZV90PGMvQunsSh8ICzwVVqSmxNh
	5PFnE6H+TY0B2nsyoGK/GqmCPZHA3iTTMbxNtEC0TrXthaUygiGSmLdXcfG8xayH
	Ve3zZFFubuACphqagV7AQ8BSRVWmFaiHMSQFwd4RxqBD8lBVFQjY5BQPX31uUq3G
	ajpqbQ==
Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ggb5vbebk-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-kernel@vger.kernel.org>; Sun, 06 Sep 2026 14:18:24 +0000 (GMT)
Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-398e1fafe17so4197474a91.0
        for <linux-kernel@vger.kernel.org>; Sun, 06 Sep 2026 07:18:24 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1788704304; x=1789309104; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=yTGW40gwwxPzKGaZzuQ61MAtSHFXdlURtLrq2mZDOeo=;
        b=Ni/CzrT0Cz7Eyu8E9gPsWQIaZv1kwQPC6JxCJOpltmvxxlOVm7S+BawdjfYE+fEdIZ
         jStif91cJUC/hW2uSRTVYP4fp0x1XtbzHg8BBr4U+2Ykgi8vcCm2bop2yTtkhA87h3Fj
         eLgxX0Mvdj9M2mk4evW3DZN+4YLy5w/PXXsGZI8YoiVDoOOR2v8qwb+x2UsvchY4U4Tz
         j3sE+zS3mGwhOL7FwmyF0RGWiLJ246peqTNuCC8Dly+U9v2Ix/v2o96kKlFuSD8nnpjl
         VnWlVSqRHuNRfuYkn/dH3jMbsxga1UBQEug65tuMzB9AbC+BzwQPJ/2Km9Qo+UIIixvb
         uLZQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1788704304; x=1789309104;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=yTGW40gwwxPzKGaZzuQ61MAtSHFXdlURtLrq2mZDOeo=;
        b=H+GEbUFqjyM26MX2ksBP1BFiUHiuGs9v0p9wyuAaSwU1FntOVE4YRJSMmjk5R5+egF
         Qoec0OkBLGfrBdhDeowWE6m0T5ZAk2wSfQH2YSJ0KpUFnXQ4IZZaDsImT59fedvVpIr9
         Va5kvb5Kq7ecI6PWq0JaqN+qxLO3Toj5SZWGfZriJk7IU9Q1MOgd10DbTlHiHFfyKj1Z
         km9TE7M5sfasKMw5YgpnLfZ0XASwSeC6B3WEAQYZgabcbqe+QCkeGqPy0odySJ31PaKu
         CWajR3gAoo0G8qZeeUDR0fREG8i4ldKG4IpAqUngfDMCkFzr8o8a5DvG9QrRrqxAMCkJ
         0PNQ==
X-Forwarded-Encrypted: i=1; AKwUvBwW9Vs3rL1IMMsnuVp+8+pimfNmq2mib32/aUsPOOlEDV+3w5wMKKsGzoS9AqLIfYbnVcY91DPF0XzP2GM=@vger.kernel.org
X-Gm-Message-State: AFuF++l0O27rOfWJuUdGAjuG0tVPThQl1fXx8ENRN3VMyS7htcWQSdCF
	5ikREBmOvhH23IF3FB8kkuZxzyf1g3dtPkh0KByZLzFWP1DPwsq92/61Kov+omjN34Ox/3VSx+Z
	tSbVeCxmNzQyUdVsnEFWJQ/tLTcLh1ymUHRy/+uLqXlcfm9N/zNPEb2fexJyYk5OZ52o=
X-Gm-Gg: AYBFou0YLysplR2USCJISrT8LXwcTHolyFUZUxEfgm0SkX8kL9y5v1gMLLNC7/X8Qup
	X4GhihtC0BWKOiVNUASoFOOaI2vOUgm5RMGX4fNDl9DCcJabe9aYlPGPAnZQRwN45YwK6sFiXek
	iMb3nu5JVbUZimpV8FH+Dj947UUYjwbfEyDK/uY4emhZRtBWmGOSr5MMBMk1m1v4lSXN9xN0p+s
	C7jXjzwiH3pMUppM52nU1i44Lu+30U3dErj+o4urNrwS7EEJLUdJCEPPKIF5prAUZ6vRqcMwU/Z
	jmX+NMVz86DiqWbm2IdLNv5It7t07HgfAAZVDjYzp8T6thgyGaI+s/H9+jHzIF5uLMJ2XghBM9B
	BpWedH8y6tbH5XgqqQ2Vaxl9gUeVfeaQXD5jQA7ee+r8=
X-Received: by 2002:a17:90b:5807:b0:398:9be9:ab8c with SMTP id 98e67ed59e1d1-39b26229bd7mr28138780a91.17.1788704303928;
        Sun, 06 Sep 2026 07:18:23 -0700 (PDT)
X-Received: by 2002:a17:90b:5807:b0:398:9be9:ab8c with SMTP id 98e67ed59e1d1-39b26229bd7mr28138734a91.17.1788704303481;
        Sun, 06 Sep 2026 07:18:23 -0700 (PDT)
Received: from hu-luoj-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20])
        by smtp.gmail.com with ESMTPSA id a92af1059eb24-1432435ec2bsm17904550c88.3.2026.09.06.07.18.22
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 06 Sep 2026 07:18:23 -0700 (PDT)
From: Luo Jie <jie.luo@oss.qualcomm.com>
Date: Sun, 06 Sep 2026 07:18:17 -0700
Subject: [PATCH v4 11/12] arm64: dts: qcom: ipq5210: Add CMN PLL device
 node
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260906-qcom_ipq5210_cmnpll-v4-11-aec5ed642f4f@oss.qualcomm.com>
References: <20260906-qcom_ipq5210_cmnpll-v4-0-aec5ed642f4f@oss.qualcomm.com>
In-Reply-To: <20260906-qcom_ipq5210_cmnpll-v4-0-aec5ed642f4f@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>, Stephen Boyd <sboyd@kernel.org>,
        Brian Masney <bmasney+clk@redhat.com>,
        Jerome Brunet <jbrunet+clk@baylibre.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>, Luo Jie <jie.luo@oss.qualcomm.com>,
        Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        quic_kkumarcs@quicinc.com, quic_linchen@quicinc.com,
        quic_leiwei@quicinc.com, quic_suruchia@quicinc.com
X-Mailer: b4 0.17-dev
X-Developer-Signature: v=1; a=ed25519-sha256; t=1788704288; l=3090;
 i=jie.luo@oss.qualcomm.com; s=20251128; h=from:subject:message-id;
 bh=zgBS2poww2eN6YQuXDkYZD4TT7J8e+5Ik+8ytF15e2I=;
 b=O1Bf6TnKUiXvOhGLaHyEgQx0Gqf2dURDSGC4tkEO8TPt/BJjCvJbv1DlzqIoRH9jTPp1IBZSr
 8VZYneh9cP7BjG/nyvA0hRZSmZCpZeTAlR5p+ebesN9ZyzD+IcrWZWN
X-Developer-Key: i=jie.luo@oss.qualcomm.com; a=ed25519;
 pk=gSsYMDakxtd6UDFYDdA9y9yjIs5Etp5GK/3DoXWPyS0=
X-Proofpoint-ORIG-GUID: 8ZbrufOydVGcoinHariygOZHbWN7IfAB
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA2MDE1OSBTYWx0ZWRfXw74G3OQ3s9LW
 S59M98sz0d13fu7LDVTVPtVLdyRgcyiX86SEDZFANeVAIzrvgIp7SUf1GlCzYYdTLxnWli1iLRc
 3iLMUPhxSnlIIKPqUZ44BrgvmWomwQjNsY87R48gaWHZIQq6espl1VpC53RQgtoUs4Y33D/Uvdu
 cfay/EoI7kc86tERBKyAS89rNTtPmZAZBNmHAcqtG3mJ/DQ8I280MTrBMdGPk6cOEAyYX4Ynfw0
 vcLJ5B6rYLQeXot/z2BVGZcEAPi4kOmqgg7SYZQ2aPoowdWTGrNH7K3k1YuGX+EVwegZt6ANnzC
 m5dSVQ2wSO16OhJm5eHeuA/ybWthAGPaRcN85sIUW2UYzHxhb1d/7hUh1s4wvP7ueMGNlqwyOmO
 x2RYpoAOSxzJoQIfYjZ3NRyfdhyTMFcCd5KjSXs5e7Zvqi/CnPzVP+IhIkuAnznLeAoiLExnjvX
 ofP4nMOkhSV6NO9kOwQ==
X-Authority-Analysis: v=2.4 cv=UO3t2ify c=1 sm=1 tr=0 ts=6a9d7630 cx=c_pps
 a=0uOsjrqzRL749jD1oC5vDA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17
 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22
 a=EUspDBNiAAAA:8 a=ihdlGfXGyWBHLSVGZBMA:9 a=QEXdDO2ut3YA:10
 a=mQ_c8vxmzFEMiUWkPHU9:22
X-Proofpoint-GUID: 8ZbrufOydVGcoinHariygOZHbWN7IfAB
X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA2MDE1OSBTYWx0ZWRfX/i0Dr5cofo6M
 apcoQsf4BB9yUdnXzW5vc7yP98cxiY8zJNY8WOoAcONVVzJRvdG3+wZpb/u/jRelcQ8zyGQUHJr
 W3k60DHP9lK7OesRv8SCqEdtLM0Qio8=
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-09-05_08,2026-09-03_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 malwarescore=0 suspectscore=0 clxscore=1015 lowpriorityscore=0
 impostorscore=0 bulkscore=0 spamscore=0 priorityscore=1501 adultscore=0
 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000
 definitions=main-2609060159

Add CMN PLL node for enabling output clocks to the networking hardware
blocks on IPQ5210 devices.

The reference clock of CMN PLL is routed from XO to the CMN PLL through
the WiFi block.
XO (48 MHz or 96 MHz or 192 MHz)-->WiFi (multiplier/divider)--> 48 MHz
to CMN PLL.

Signed-off-by: Luo Jie <jie.luo@oss.qualcomm.com>
---
 arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts | 15 +++++++++++++++
 arch/arm64/boot/dts/qcom/ipq5210.dtsi       | 26 +++++++++++++++++++++++++-
 2 files changed, 40 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
index 941f866ecfe9..61a53361138b 100644
--- a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
+++ b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
@@ -20,6 +20,17 @@ chosen {
 	};
 };
 
+/*
+ * The bootstrap pins for the board select the XO clock frequency that
+ * supports 48 MHz, 96 MHz or 192 MHz. This setting automatically
+ * enables the right dividers, to ensure the reference clock output
+ * from WiFi to the CMN PLL is 48 MHz.
+ */
+&ref_48mhz_clk {
+	clock-div = <1>;
+	clock-mult = <1>;
+};
+
 &sdhc {
 	max-frequency = <192000000>;
 	bus-width = <4>;
@@ -77,3 +88,7 @@ &uart1 {
 &xo_board {
 	clock-frequency = <24000000>;
 };
+
+&xo_clk {
+	clock-frequency = <48000000>;
+};
diff --git a/arch/arm64/boot/dts/qcom/ipq5210.dtsi b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
index 2cdc10529c48..52d851a0dc2b 100644
--- a/arch/arm64/boot/dts/qcom/ipq5210.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
@@ -3,8 +3,9 @@
  * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
  */
 
-#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/qcom,ipq5210-cmn-pll.h>
 #include <dt-bindings/clock/qcom,ipq5210-gcc.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/reset/qcom,ipq5210-gcc.h>
 
 / {
@@ -13,6 +14,12 @@ / {
 	interrupt-parent = <&intc>;
 
 	clocks {
+		ref_48mhz_clk: ref-48mhz-clk {
+			compatible = "fixed-factor-clock";
+			clocks = <&xo_clk>;
+			#clock-cells = <0>;
+		};
+
 		sleep_clk: sleep-clk {
 			compatible = "fixed-clock";
 			#clock-cells = <0>;
@@ -22,6 +29,11 @@ xo_board: xo-board-clk {
 			compatible = "fixed-clock";
 			#clock-cells = <0>;
 		};
+
+		xo_clk: xo-clk {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+		};
 	};
 
 	cpus {
@@ -130,6 +142,18 @@ soc@0 {
 		dma-ranges = <0 0 0 0 0x10 0>;
 		ranges = <0 0 0 0 0x10 0>;
 
+		cmn_pll: clock-controller@9b000 {
+			compatible = "qcom,ipq5210-cmn-pll";
+			reg = <0x0 0x0009b000 0x0 0x800>;
+			clocks = <&ref_48mhz_clk>,
+				 <&gcc GCC_CMN_12GPLL_AHB_CLK>,
+				 <&gcc GCC_CMN_12GPLL_SYS_CLK>;
+			clock-names = "ref", "ahb", "sys";
+			#clock-cells = <1>;
+			assigned-clocks = <&cmn_pll IPQ5210_CMN_PLL_CLK>;
+			assigned-clock-rates-u64 = /bits/ 64 <12000000000>;
+		};
+
 		tlmm: pinctrl@1000000 {
 			compatible = "qcom,ipq5210-tlmm";
 			reg = <0x0 0x01000000 0x0 0x300000>;

-- 
2.43.0

