Analysis & Synthesis report for CPU
Sat Oct 27 20:53:22 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU|MULT:multi|estado
  9. State Machine - |CPU|DIV:div_|estado
 10. State Machine - |CPU|CONTROL:control_|estadoatual
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated
 16. Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated
 17. Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated
 18. Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated
 19. Parameter Settings for User Entity Instance: CONTROL:control_
 20. Parameter Settings for User Entity Instance: DIV:div_
 21. Parameter Settings for User Entity Instance: MULT:multi
 22. Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM
 23. Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_One
 24. Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_Two
 25. Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_Three
 26. Port Connectivity Checks: "Registrador:ALUout_"
 27. Port Connectivity Checks: "MUX7eMUX8:mux78"
 28. Port Connectivity Checks: "MUX3:mux3"
 29. Port Connectivity Checks: "Instr_Reg:IR_"
 30. Port Connectivity Checks: "Banco_reg:Bancoreg_"
 31. Port Connectivity Checks: "CONCAT:concat_"
 32. Port Connectivity Checks: "DIV:div_"
 33. Port Connectivity Checks: "CONTROL:control_"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat Oct 27 20:53:22 2018        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; CPU                                          ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 0                                            ;
;     Dedicated logic registers ; 0                                            ;
; Total registers               ; 0                                            ;
; Total pins                    ; 2                                            ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; Banco_reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/Banco_reg.vhd                   ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/Instr_Reg.vhd                   ;
; Memoria.vhd                      ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/Memoria.vhd                     ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/RegDesloc.vhd                   ;
; Registrador.vhd                  ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/Registrador.vhd                 ;
; ula32.vhd                        ; yes             ; User VHDL File                         ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/ula32.vhd                       ;
; CONCAT.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONCAT.v                        ;
; CONTROL.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v                       ;
; CPU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CPU.v                           ;
; DIV.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/DIV.v                           ;
; LoadSize.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/LoadSize.v                      ;
; MULT.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MULT.v                          ;
; MUX1.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX1.v                          ;
; MUX2.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX2.v                          ;
; MUX3.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX3.v                          ;
; MUX4.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX4.v                          ;
; MUX5.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX5.v                          ;
; MUX6.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX6.v                          ;
; MUX7eMUX8.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX7eMUX8.v                     ;
; MUX9eMUX10.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX9eMUX10.v                    ;
; MUX13.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX13.v                         ;
; MUX14.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/MUX14.v                         ;
; ShiftLeft2.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/ShiftLeft2.v                    ;
; ShiftLeft2Concat.v               ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/ShiftLeft2Concat.v              ;
; SignExtend.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/SignExtend.v                    ;
; SignExtend16_32.v                ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/SignExtend16_32.v               ;
; StoreSize.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/StoreSize.v                     ;
; UnitExtend.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/UnitExtend.v                    ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; d:/apps/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                           ; d:/apps/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/apps/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_6g91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/db/altsyncram_6g91.tdf          ;
; addis.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/addis.mif                       ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+----------------------------------------------+-------+
; Resource                                     ; Usage ;
+----------------------------------------------+-------+
; Estimated ALUTs Used                         ; 0     ;
; Dedicated logic registers                    ; 0     ;
;                                              ;       ;
; Estimated ALUTs Unavailable                  ; 0     ;
;                                              ;       ;
; Total combinational functions                ; 0     ;
; Combinational ALUT usage by number of inputs ;       ;
;     -- 7 input functions                     ; 0     ;
;     -- 6 input functions                     ; 0     ;
;     -- 5 input functions                     ; 0     ;
;     -- 4 input functions                     ; 0     ;
;     -- <=3 input functions                   ; 0     ;
;                                              ;       ;
; Combinational ALUTs by mode                  ;       ;
;     -- normal mode                           ; 0     ;
;     -- extended LUT mode                     ; 0     ;
;     -- arithmetic mode                       ; 0     ;
;     -- shared arithmetic mode                ; 0     ;
;                                              ;       ;
; Estimated ALUT/register pairs used           ; 0     ;
;                                              ;       ;
; Total registers                              ; 0     ;
;     -- Dedicated logic registers             ; 0     ;
;     -- I/O registers                         ; 0     ;
;                                              ;       ;
;                                              ;       ;
; I/O pins                                     ; 2     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |CPU                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |CPU                ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |CPU|MULT:multi|estado                                            ;
+------------------+------------+------------------+----------------+---------------+
; Name             ; estado.fim ; estado.repeticao ; estado.inicial ; estado.espera ;
+------------------+------------+------------------+----------------+---------------+
; estado.espera    ; 0          ; 0                ; 0              ; 0             ;
; estado.inicial   ; 0          ; 0                ; 1              ; 1             ;
; estado.repeticao ; 0          ; 1                ; 0              ; 1             ;
; estado.fim       ; 1          ; 0                ; 0              ; 1             ;
+------------------+------------+------------------+----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |CPU|DIV:div_|estado                                            ;
+-----------------+------------+-----------------+---------------+----------------+
; Name            ; estado.fim ; estado.contagem ; estado.espera ; estado.inicial ;
+-----------------+------------+-----------------+---------------+----------------+
; estado.inicial  ; 0          ; 0               ; 0             ; 0              ;
; estado.espera   ; 0          ; 0               ; 1             ; 1              ;
; estado.contagem ; 0          ; 1               ; 0             ; 1              ;
; estado.fim      ; 1          ; 0               ; 0             ; 1              ;
+-----------------+------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|CONTROL:control_|estadoatual                                                                                                       ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; estadoatual.estado5 ; estadoatual.estado4 ; estadoatual.estado3 ; estadoatual.estado2 ; estadoatual.estado1 ; estadoatual.estado0 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; estadoatual.estado0 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; estadoatual.estado1 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; estadoatual.estado2 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; estadoatual.estado3 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; estadoatual.estado4 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; estadoatual.estado5 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+--------------------------------------------------------+---------------------------------------------+
; Register name                                          ; Reason for Removal                          ;
+--------------------------------------------------------+---------------------------------------------+
; MULT:multi|multiplicando[2,4,6,8,10,12,14,16..32]      ; Merged with MULT:multi|multiplicando[0]     ;
; MULT:multi|multiplicando[3,5,7,9,11,13,15]             ; Merged with MULT:multi|multiplicando[1]     ;
; DIV:div_|aux[2,4,6,8,10,12,14,16,18,20,22,24,26,28,30] ; Merged with DIV:div_|aux[0]                 ;
; DIV:div_|aux[3,5,7,9,11,13,15,17,19,21,23,25,27,29,31] ; Merged with DIV:div_|aux[1]                 ;
; MULT:multi|multiplicando[1]                            ; Merged with MULT:multi|multiplicando[0]     ;
; DIV:div_|aux[1]                                        ; Merged with DIV:div_|aux[0]                 ;
; MULT:multi|multiplicando[0]                            ; Stuck at GND due to stuck port data_in      ;
; DIV:div_|aux[0]                                        ; Stuck at GND due to stuck port data_in      ;
; CONTROL:control_|MDcontrol                             ; Stuck at GND due to stuck port data_in      ;
; MULT:multi|multiplicador[64]                           ; Merged with MULT:multi|multiplicador[63]    ;
; MULT:multi|hi[31]                                      ; Merged with MULT:multi|hi[30]               ;
; Registrador:HI|Saida[30]                               ; Merged with Registrador:HI|Saida[31]        ;
; CONTROL:control_|MemoryData[0]                         ; Stuck at GND due to stuck port data_in      ;
; CONTROL:control_|WriteData[1]                          ; Stuck at GND due to stuck port data_in      ;
; CONTROL:control_|MULTcontrol                           ; Stuck at GND due to stuck port data_in      ;
; CONTROL:control_|HILOWrite                             ; Stuck at GND due to stuck port data_in      ;
; CONTROL:control_|EPC                                   ; Stuck at GND due to stuck port data_in      ;
; Registrador:LO|Saida[30]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[30]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[28]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[28]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[26]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[26]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[24]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[24]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[22]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[22]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[20]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[20]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[18]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[18]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[16]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[16]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[14]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[14]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[12]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[12]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[10]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[10]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[8]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[8]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[6]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[6]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[4]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[4]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[2]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[2]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[1]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[1]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[3]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[3]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[5]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[5]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[7]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[7]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[9]                                ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[9]                                       ; Lost fanout                                 ;
; Registrador:LO|Saida[11]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[11]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[13]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[13]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[15]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[15]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[17]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[17]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[19]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[19]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[21]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[21]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[23]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[23]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[25]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[25]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[27]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[27]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[29]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[29]                                      ; Lost fanout                                 ;
; Registrador:LO|Saida[31]                               ; Stuck at GND due to stuck port clock_enable ;
; MULT:multi|lo[31]                                      ; Lost fanout                                 ;
; Registrador:EPC_|Saida[0..31]                          ; Stuck at GND due to stuck port clock_enable ;
; Registrador:HI|Saida[0]                                ; Lost fanout                                 ;
; Registrador:LO|Saida[0]                                ; Lost fanout                                 ;
; Registrador:HI|Saida[1..29,31]                         ; Lost fanout                                 ;
; MULT:multi|hi[0,6,13,15,17,19,21,23,25,27,29]          ; Lost fanout                                 ;
; MULT:multi|lo[0]                                       ; Lost fanout                                 ;
; MULT:multi|hi[1..5,7..12,14,16,18,20,22,24,26,28,30]   ; Lost fanout                                 ;
; MULT:multi|multiplicador[0..63]                        ; Lost fanout                                 ;
; MULT:multi|multiplicando[33..64]                       ; Lost fanout                                 ;
; MULT:multi|estado.inicial                              ; Lost fanout                                 ;
; MULT:multi|estado~5                                    ; Lost fanout                                 ;
; MULT:multi|estado~6                                    ; Lost fanout                                 ;
; DIV:div_|estado~5                                      ; Lost fanout                                 ;
; DIV:div_|estado~6                                      ; Lost fanout                                 ;
; CONTROL:control_|estadoatual~8                         ; Lost fanout                                 ;
; CONTROL:control_|estadoatual~9                         ; Lost fanout                                 ;
; CONTROL:control_|estadoatual~10                        ; Lost fanout                                 ;
; MULT:multi|contador[0..5]                              ; Lost fanout                                 ;
; Registrador:A|Saida[0]                                 ; Lost fanout                                 ;
; DIV:div_|Div0                                          ; Lost fanout                                 ;
; DIV:div_|contador[0..5]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr31_26[0..5]                         ; Lost fanout                                 ;
; CONTROL:control_|ULAcontrol[0..2]                      ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr25_21[0..4]                         ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[0]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[0]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[0]                           ; Lost fanout                                 ;
; CONTROL:control_|Load                                  ; Lost fanout                                 ;
; CONTROL:control_|IRwrite                               ; Lost fanout                                 ;
; CONTROL:control_|ULAa[0..1]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[30]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[30]                             ; Lost fanout                                 ;
; Registrador:A|Saida[30]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[28]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[28]                             ; Lost fanout                                 ;
; Registrador:A|Saida[28]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[26]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[26]                             ; Lost fanout                                 ;
; Registrador:A|Saida[26]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[24]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[24]                             ; Lost fanout                                 ;
; Registrador:A|Saida[24]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[22]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[22]                             ; Lost fanout                                 ;
; Registrador:A|Saida[22]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[20]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[20]                             ; Lost fanout                                 ;
; Registrador:A|Saida[20]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[18]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[18]                             ; Lost fanout                                 ;
; Registrador:A|Saida[18]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[16]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[16]                             ; Lost fanout                                 ;
; Registrador:A|Saida[16]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[14]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[14]                             ; Lost fanout                                 ;
; Registrador:A|Saida[14]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[12]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[12]                             ; Lost fanout                                 ;
; Registrador:A|Saida[12]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[10]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[10]                             ; Lost fanout                                 ;
; Registrador:A|Saida[10]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[8]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[8]                              ; Lost fanout                                 ;
; Registrador:A|Saida[8]                                 ; Lost fanout                                 ;
; Registrador:PC|Saida[6]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[6]                              ; Lost fanout                                 ;
; Registrador:A|Saida[6]                                 ; Lost fanout                                 ;
; Registrador:PC|Saida[4]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[4]                              ; Lost fanout                                 ;
; Registrador:A|Saida[4]                                 ; Lost fanout                                 ;
; Registrador:PC|Saida[2]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[2]                              ; Lost fanout                                 ;
; Registrador:A|Saida[2]                                 ; Lost fanout                                 ;
; Registrador:PC|Saida[0]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[0]                              ; Lost fanout                                 ;
; CONTROL:control_|ULAb[1..2]                            ; Lost fanout                                 ;
; Registrador:B|Saida[0]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[0]                             ; Lost fanout                                 ;
; CONTROL:control_|ULAb[0]                               ; Lost fanout                                 ;
; Registrador:PC|Saida[1]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[1]                              ; Lost fanout                                 ;
; Registrador:A|Saida[1]                                 ; Lost fanout                                 ;
; Registrador:B|Saida[1]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[1]                             ; Lost fanout                                 ;
; Registrador:B|Saida[2]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[2]                             ; Lost fanout                                 ;
; Registrador:PC|Saida[3]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[3]                              ; Lost fanout                                 ;
; Registrador:A|Saida[3]                                 ; Lost fanout                                 ;
; Registrador:B|Saida[3]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[3]                             ; Lost fanout                                 ;
; Registrador:B|Saida[4]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[4]                             ; Lost fanout                                 ;
; Registrador:PC|Saida[5]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[5]                              ; Lost fanout                                 ;
; Registrador:A|Saida[5]                                 ; Lost fanout                                 ;
; Registrador:B|Saida[5]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[5]                             ; Lost fanout                                 ;
; Registrador:B|Saida[6]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[6]                             ; Lost fanout                                 ;
; Registrador:PC|Saida[7]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[7]                              ; Lost fanout                                 ;
; Registrador:A|Saida[7]                                 ; Lost fanout                                 ;
; Registrador:B|Saida[7]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[7]                             ; Lost fanout                                 ;
; Registrador:B|Saida[8]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[8]                             ; Lost fanout                                 ;
; Registrador:PC|Saida[9]                                ; Lost fanout                                 ;
; Registrador:MDR_|Saida[9]                              ; Lost fanout                                 ;
; Registrador:A|Saida[9]                                 ; Lost fanout                                 ;
; Registrador:B|Saida[9]                                 ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[9]                             ; Lost fanout                                 ;
; Registrador:B|Saida[10]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[10]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[11]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[11]                             ; Lost fanout                                 ;
; Registrador:A|Saida[11]                                ; Lost fanout                                 ;
; Registrador:B|Saida[11]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[11]                            ; Lost fanout                                 ;
; Registrador:B|Saida[12]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[12]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[13]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[13]                             ; Lost fanout                                 ;
; Registrador:A|Saida[13]                                ; Lost fanout                                 ;
; Registrador:B|Saida[13]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[13]                            ; Lost fanout                                 ;
; Registrador:B|Saida[14]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[14]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[15]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[15]                             ; Lost fanout                                 ;
; Registrador:A|Saida[15]                                ; Lost fanout                                 ;
; Registrador:B|Saida[15]                                ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr15_0[15]                            ; Lost fanout                                 ;
; Registrador:B|Saida[16]                                ; Lost fanout                                 ;
; Registrador:PC|Saida[17]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[17]                             ; Lost fanout                                 ;
; Registrador:A|Saida[17]                                ; Lost fanout                                 ;
; Registrador:B|Saida[17..18]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[19]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[19]                             ; Lost fanout                                 ;
; Registrador:A|Saida[19]                                ; Lost fanout                                 ;
; Registrador:B|Saida[19..20]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[21]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[21]                             ; Lost fanout                                 ;
; Registrador:A|Saida[21]                                ; Lost fanout                                 ;
; Registrador:B|Saida[21..22]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[23]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[23]                             ; Lost fanout                                 ;
; Registrador:A|Saida[23]                                ; Lost fanout                                 ;
; Registrador:B|Saida[23..24]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[25]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[25]                             ; Lost fanout                                 ;
; Registrador:A|Saida[25]                                ; Lost fanout                                 ;
; Registrador:B|Saida[25..26]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[27]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[27]                             ; Lost fanout                                 ;
; Registrador:A|Saida[27]                                ; Lost fanout                                 ;
; Registrador:B|Saida[27..28]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[29]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[29]                             ; Lost fanout                                 ;
; Registrador:A|Saida[29]                                ; Lost fanout                                 ;
; Registrador:B|Saida[29..30]                            ; Lost fanout                                 ;
; Registrador:PC|Saida[31]                               ; Lost fanout                                 ;
; Registrador:MDR_|Saida[31]                             ; Lost fanout                                 ;
; Registrador:A|Saida[31]                                ; Lost fanout                                 ;
; Registrador:B|Saida[31]                                ; Lost fanout                                 ;
; CONTROL:control_|WriteData[0,2]                        ; Lost fanout                                 ;
; Registrador:ALUout_|Saida[0]                           ; Lost fanout                                 ;
; RegDesloc:desloc|temp[0]                               ; Lost fanout                                 ;
; CONTROL:control_|WriteReg[0]                           ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr20_16[1]                            ; Lost fanout                                 ;
; CONTROL:control_|WriteReg[1]                           ; Lost fanout                                 ;
; Instr_Reg:IR_|Instr20_16[0,2..4]                       ; Lost fanout                                 ;
; CONTROL:control_|RegWrite                              ; Lost fanout                                 ;
; CONTROL:control_|wr                                    ; Lost fanout                                 ;
; CONTROL:control_|MemoryData[1]                         ; Lost fanout                                 ;
; CONTROL:control_|MemoryAdress[0..2]                    ; Lost fanout                                 ;
; Registrador:ALUout_|Saida[1..7]                        ; Lost fanout                                 ;
; CONTROL:control_|PCwrite                               ; Lost fanout                                 ;
; CONTROL:control_|MDR                                   ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[30]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[30]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[28]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[28]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[26]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[26]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[24]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[24]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[22]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[22]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[20]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[20]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[18]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[18]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[16]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[16]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[14]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[14]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[12]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[12]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[10]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[10]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[8]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[8]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[6]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[6]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[4]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[4]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[2]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[2]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[1]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[1]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[3]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[3]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[5]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[5]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[7]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[7]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[9]                            ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[9]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[11]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[11]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[13]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[13]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[15]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[15]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[17]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[17]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[19]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[19]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[21]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[21]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[23]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[23]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[25]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[25]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[27]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[27]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[29]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[29]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg0[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg16[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg8[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg24[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg6[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg22[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg14[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg30[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg4[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg20[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg12[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg28[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg1[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg17[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg9[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg25[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg5[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg21[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg13[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg29[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg3[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg19[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg11[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg27[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg7[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg23[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg15[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg31[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg2[31]                           ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg18[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg10[31]                          ; Lost fanout                                 ;
; Banco_reg:Bancoreg_|Reg26[31]                          ; Lost fanout                                 ;
; CONTROL:control_|ALUOUT                                ; Lost fanout                                 ;
; RegDesloc:desloc|temp[1..31]                           ; Lost fanout                                 ;
; CONTROL:control_|Shifter[0..2]                         ; Lost fanout                                 ;
; CONTROL:control_|LS[0..1]                              ; Lost fanout                                 ;
; CONTROL:control_|SS[0..1]                              ; Lost fanout                                 ;
; CONTROL:control_|PCmux[0..2]                           ; Lost fanout                                 ;
; Registrador:ALUout_|Saida[8..31]                       ; Lost fanout                                 ;
; CONTROL:control_|ShifterMux[0..1]                      ; Lost fanout                                 ;
; MULT:multi|estado.espera                               ; Lost fanout                                 ;
; MULT:multi|estado.repeticao                            ; Lost fanout                                 ;
; MULT:multi|estado.fim                                  ; Lost fanout                                 ;
; DIV:div_|estado.inicial                                ; Lost fanout                                 ;
; DIV:div_|estado.espera                                 ; Lost fanout                                 ;
; DIV:div_|estado.contagem                               ; Lost fanout                                 ;
; DIV:div_|estado.fim                                    ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado0                   ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado1                   ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado2                   ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado3                   ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado4                   ; Lost fanout                                 ;
; CONTROL:control_|estadoatual.estado5                   ; Lost fanout                                 ;
; Total Number of Removed Registers = 1645               ;                                             ;
+--------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+--------------------------------+---------------------------+----------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                                 ;
+--------------------------------+---------------------------+----------------------------------------------------------------------------------------+
; CONTROL:control_|MDcontrol     ; Stuck at GND              ; Registrador:LO|Saida[30], MULT:multi|lo[30], Registrador:LO|Saida[28],                 ;
;                                ; due to stuck port data_in ; MULT:multi|lo[28], Registrador:LO|Saida[26], MULT:multi|lo[26],                        ;
;                                ;                           ; Registrador:LO|Saida[24], MULT:multi|lo[24], Registrador:LO|Saida[22],                 ;
;                                ;                           ; MULT:multi|lo[22], Registrador:LO|Saida[20], MULT:multi|lo[20],                        ;
;                                ;                           ; Registrador:LO|Saida[18], MULT:multi|lo[18], Registrador:LO|Saida[16],                 ;
;                                ;                           ; MULT:multi|lo[16], Registrador:LO|Saida[14], MULT:multi|lo[14],                        ;
;                                ;                           ; Registrador:LO|Saida[12], MULT:multi|lo[12], Registrador:LO|Saida[10],                 ;
;                                ;                           ; MULT:multi|lo[10], Registrador:LO|Saida[8], MULT:multi|lo[8], Registrador:LO|Saida[6], ;
;                                ;                           ; MULT:multi|lo[6], Registrador:LO|Saida[4], MULT:multi|lo[4], Registrador:LO|Saida[2],  ;
;                                ;                           ; MULT:multi|lo[2], Registrador:LO|Saida[1], MULT:multi|lo[1], Registrador:LO|Saida[3],  ;
;                                ;                           ; MULT:multi|lo[3], Registrador:LO|Saida[5], MULT:multi|lo[5], Registrador:LO|Saida[7],  ;
;                                ;                           ; MULT:multi|lo[7], Registrador:LO|Saida[9], MULT:multi|lo[9], Registrador:LO|Saida[11], ;
;                                ;                           ; MULT:multi|lo[11], Registrador:LO|Saida[13], MULT:multi|lo[13],                        ;
;                                ;                           ; Registrador:LO|Saida[15], MULT:multi|lo[15], Registrador:LO|Saida[17],                 ;
;                                ;                           ; MULT:multi|lo[17], Registrador:LO|Saida[19], MULT:multi|lo[19],                        ;
;                                ;                           ; Registrador:LO|Saida[21], MULT:multi|lo[21], Registrador:LO|Saida[23],                 ;
;                                ;                           ; MULT:multi|lo[23], Registrador:LO|Saida[25], MULT:multi|lo[25],                        ;
;                                ;                           ; Registrador:LO|Saida[27], MULT:multi|lo[27], Registrador:LO|Saida[29],                 ;
;                                ;                           ; MULT:multi|lo[29], Registrador:LO|Saida[31], MULT:multi|lo[31], MULT:multi|hi[13],     ;
;                                ;                           ; MULT:multi|hi[15], MULT:multi|hi[17], MULT:multi|hi[19], MULT:multi|hi[21],            ;
;                                ;                           ; MULT:multi|hi[23], MULT:multi|hi[25], MULT:multi|hi[27], MULT:multi|hi[29],            ;
;                                ;                           ; MULT:multi|hi[6], MULT:multi|hi[0], MULT:multi|lo[0], MULT:multi|hi[30],               ;
;                                ;                           ; MULT:multi|hi[28], MULT:multi|hi[26], MULT:multi|hi[24], MULT:multi|hi[22],            ;
;                                ;                           ; MULT:multi|hi[20], MULT:multi|hi[9], MULT:multi|hi[18], MULT:multi|hi[16],             ;
;                                ;                           ; MULT:multi|hi[12], MULT:multi|hi[10], MULT:multi|hi[8], MULT:multi|hi[4],              ;
;                                ;                           ; MULT:multi|hi[14], MULT:multi|hi[2], MULT:multi|hi[1], MULT:multi|hi[3],               ;
;                                ;                           ; MULT:multi|hi[5], MULT:multi|hi[7], MULT:multi|hi[11], MULT:multi|multiplicador[1],    ;
;                                ;                           ; MULT:multi|multiplicador[2], MULT:multi|multiplicador[3],                              ;
;                                ;                           ; MULT:multi|multiplicador[4], MULT:multi|multiplicador[5],                              ;
;                                ;                           ; MULT:multi|multiplicador[6], MULT:multi|multiplicador[7],                              ;
;                                ;                           ; MULT:multi|multiplicador[8], MULT:multi|multiplicador[9],                              ;
;                                ;                           ; MULT:multi|multiplicador[10], MULT:multi|multiplicador[11],                            ;
;                                ;                           ; MULT:multi|multiplicador[12], MULT:multi|multiplicador[13],                            ;
;                                ;                           ; MULT:multi|multiplicador[14], MULT:multi|multiplicador[15],                            ;
;                                ;                           ; MULT:multi|multiplicador[63], MULT:multi|multiplicador[62],                            ;
;                                ;                           ; MULT:multi|multiplicador[61], MULT:multi|multiplicador[60],                            ;
;                                ;                           ; MULT:multi|multiplicador[59], MULT:multi|multiplicador[58],                            ;
;                                ;                           ; MULT:multi|multiplicador[57], MULT:multi|multiplicador[56],                            ;
;                                ;                           ; MULT:multi|multiplicador[55], MULT:multi|multiplicador[54],                            ;
;                                ;                           ; MULT:multi|multiplicador[53], MULT:multi|multiplicador[52],                            ;
;                                ;                           ; MULT:multi|multiplicador[51], MULT:multi|multiplicador[50],                            ;
;                                ;                           ; MULT:multi|multiplicador[49], MULT:multi|multiplicador[48],                            ;
;                                ;                           ; MULT:multi|multiplicador[47], MULT:multi|multiplicador[46],                            ;
;                                ;                           ; MULT:multi|multiplicador[45], MULT:multi|multiplicador[44],                            ;
;                                ;                           ; MULT:multi|multiplicador[43], MULT:multi|multiplicador[42],                            ;
;                                ;                           ; MULT:multi|multiplicador[41], MULT:multi|multiplicador[40],                            ;
;                                ;                           ; MULT:multi|multiplicador[39], MULT:multi|multiplicador[38],                            ;
;                                ;                           ; MULT:multi|multiplicador[37], MULT:multi|multiplicador[36],                            ;
;                                ;                           ; MULT:multi|multiplicador[35], MULT:multi|multiplicador[34],                            ;
;                                ;                           ; MULT:multi|multiplicador[33], MULT:multi|multiplicador[32],                            ;
;                                ;                           ; MULT:multi|multiplicador[31], MULT:multi|multiplicador[30],                            ;
;                                ;                           ; MULT:multi|multiplicador[29], MULT:multi|multiplicador[28],                            ;
;                                ;                           ; MULT:multi|multiplicador[27], MULT:multi|multiplicador[26],                            ;
;                                ;                           ; MULT:multi|multiplicador[25], MULT:multi|multiplicador[24],                            ;
;                                ;                           ; MULT:multi|multiplicador[23], MULT:multi|multiplicador[22],                            ;
;                                ;                           ; MULT:multi|multiplicador[21], MULT:multi|multiplicador[20],                            ;
;                                ;                           ; MULT:multi|multiplicador[19], MULT:multi|multiplicador[18],                            ;
;                                ;                           ; MULT:multi|multiplicador[17], MULT:multi|multiplicador[16],                            ;
;                                ;                           ; Registrador:MDR_|Saida[30], Registrador:MDR_|Saida[28], Registrador:MDR_|Saida[26],    ;
;                                ;                           ; Registrador:MDR_|Saida[24], Registrador:MDR_|Saida[22], Registrador:MDR_|Saida[20],    ;
;                                ;                           ; Registrador:MDR_|Saida[18], Registrador:MDR_|Saida[16], Registrador:MDR_|Saida[14],    ;
;                                ;                           ; Registrador:MDR_|Saida[12], Registrador:MDR_|Saida[10], Registrador:MDR_|Saida[8],     ;
;                                ;                           ; Registrador:MDR_|Saida[6], Registrador:MDR_|Saida[4], Registrador:MDR_|Saida[2],       ;
;                                ;                           ; Registrador:MDR_|Saida[1], Registrador:MDR_|Saida[3], Registrador:MDR_|Saida[5],       ;
;                                ;                           ; Registrador:MDR_|Saida[7], Registrador:MDR_|Saida[9], Registrador:B|Saida[10],         ;
;                                ;                           ; Registrador:MDR_|Saida[11], Registrador:MDR_|Saida[13], Registrador:MDR_|Saida[15],    ;
;                                ;                           ; Registrador:B|Saida[16], Registrador:MDR_|Saida[17], Registrador:B|Saida[17],          ;
;                                ;                           ; Registrador:B|Saida[18], Registrador:MDR_|Saida[19], Registrador:B|Saida[19],          ;
;                                ;                           ; Registrador:B|Saida[20], Registrador:MDR_|Saida[21], Registrador:B|Saida[21],          ;
;                                ;                           ; Registrador:B|Saida[22], Registrador:MDR_|Saida[23], Registrador:B|Saida[23],          ;
;                                ;                           ; Registrador:B|Saida[24], Registrador:MDR_|Saida[25], Registrador:B|Saida[25],          ;
;                                ;                           ; Registrador:B|Saida[26], Registrador:MDR_|Saida[27], Registrador:B|Saida[27],          ;
;                                ;                           ; Registrador:B|Saida[28], Registrador:MDR_|Saida[29], Registrador:B|Saida[29],          ;
;                                ;                           ; Registrador:B|Saida[30], Registrador:MDR_|Saida[31], Registrador:B|Saida[31],          ;
;                                ;                           ; CONTROL:control_|MDR, CONTROL:control_|LS[0], CONTROL:control_|LS[1]                   ;
; CONTROL:control_|WriteData[1]  ; Stuck at GND              ; Registrador:HI|Saida[0], Registrador:LO|Saida[0], Registrador:HI|Saida[31],            ;
;                                ; due to stuck port data_in ; Registrador:HI|Saida[28], Registrador:HI|Saida[26], Registrador:HI|Saida[22],          ;
;                                ;                           ; Registrador:HI|Saida[20], Registrador:HI|Saida[18], Registrador:HI|Saida[16],          ;
;                                ;                           ; Registrador:HI|Saida[14], Registrador:HI|Saida[12], Registrador:HI|Saida[10],          ;
;                                ;                           ; Registrador:HI|Saida[8], Registrador:HI|Saida[6], Registrador:HI|Saida[4],             ;
;                                ;                           ; Registrador:HI|Saida[2], Registrador:HI|Saida[1], Registrador:HI|Saida[3],             ;
;                                ;                           ; Registrador:HI|Saida[5], Registrador:HI|Saida[7], Registrador:HI|Saida[9],             ;
;                                ;                           ; Registrador:HI|Saida[11], Registrador:HI|Saida[13], Registrador:HI|Saida[15],          ;
;                                ;                           ; Registrador:HI|Saida[17], Registrador:HI|Saida[19], Registrador:HI|Saida[21],          ;
;                                ;                           ; Registrador:HI|Saida[23], Registrador:HI|Saida[25], Registrador:HI|Saida[27],          ;
;                                ;                           ; Registrador:HI|Saida[29], Registrador:MDR_|Saida[0], CONTROL:control_|WriteData[2],    ;
;                                ;                           ; CONTROL:control_|WriteData[0], Registrador:ALUout_|Saida[0],                           ;
;                                ;                           ; Registrador:ALUout_|Saida[1], Registrador:ALUout_|Saida[2],                            ;
;                                ;                           ; Registrador:ALUout_|Saida[3], Registrador:ALUout_|Saida[4],                            ;
;                                ;                           ; Registrador:ALUout_|Saida[5], Registrador:ALUout_|Saida[6],                            ;
;                                ;                           ; Registrador:ALUout_|Saida[7], CONTROL:control_|ALUOUT, RegDesloc:desloc|temp[1],       ;
;                                ;                           ; RegDesloc:desloc|temp[2], RegDesloc:desloc|temp[3], RegDesloc:desloc|temp[4],          ;
;                                ;                           ; RegDesloc:desloc|temp[5], RegDesloc:desloc|temp[6], RegDesloc:desloc|temp[7],          ;
;                                ;                           ; RegDesloc:desloc|temp[8], RegDesloc:desloc|temp[9], RegDesloc:desloc|temp[10],         ;
;                                ;                           ; RegDesloc:desloc|temp[11], RegDesloc:desloc|temp[12], RegDesloc:desloc|temp[13],       ;
;                                ;                           ; RegDesloc:desloc|temp[14], RegDesloc:desloc|temp[15], RegDesloc:desloc|temp[16],       ;
;                                ;                           ; RegDesloc:desloc|temp[17], RegDesloc:desloc|temp[18], RegDesloc:desloc|temp[19],       ;
;                                ;                           ; RegDesloc:desloc|temp[20], RegDesloc:desloc|temp[21], RegDesloc:desloc|temp[22],       ;
;                                ;                           ; RegDesloc:desloc|temp[23], RegDesloc:desloc|temp[25], RegDesloc:desloc|temp[27],       ;
;                                ;                           ; RegDesloc:desloc|temp[26], RegDesloc:desloc|temp[29], RegDesloc:desloc|temp[28],       ;
;                                ;                           ; RegDesloc:desloc|temp[30], RegDesloc:desloc|temp[31], Registrador:ALUout_|Saida[30],   ;
;                                ;                           ; Registrador:ALUout_|Saida[28], Registrador:ALUout_|Saida[26],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[22], Registrador:ALUout_|Saida[20],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[18], Registrador:ALUout_|Saida[16],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[14], Registrador:ALUout_|Saida[12],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[10], Registrador:ALUout_|Saida[8],                           ;
;                                ;                           ; Registrador:ALUout_|Saida[9], Registrador:ALUout_|Saida[11],                           ;
;                                ;                           ; Registrador:ALUout_|Saida[13], Registrador:ALUout_|Saida[15],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[17], Registrador:ALUout_|Saida[19],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[21], Registrador:ALUout_|Saida[23],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[25], Registrador:ALUout_|Saida[27],                          ;
;                                ;                           ; Registrador:ALUout_|Saida[29], Registrador:ALUout_|Saida[31]                           ;
; CONTROL:control_|MemoryData[0] ; Stuck at GND              ; Registrador:A|Saida[0], CONTROL:control_|ULAcontrol[0], Instr_Reg:IR_|Instr25_21[0],   ;
;                                ; due to stuck port data_in ; Instr_Reg:IR_|Instr25_21[2], Instr_Reg:IR_|Instr25_21[1], CONTROL:control_|Load,       ;
;                                ;                           ; Registrador:PC|Saida[30], Registrador:A|Saida[30], Registrador:PC|Saida[28],           ;
;                                ;                           ; Registrador:A|Saida[28], Registrador:A|Saida[26], Registrador:A|Saida[24],             ;
;                                ;                           ; Registrador:A|Saida[22], Registrador:A|Saida[20], Registrador:A|Saida[18],             ;
;                                ;                           ; Registrador:A|Saida[16], Registrador:A|Saida[14], Registrador:A|Saida[12],             ;
;                                ;                           ; Registrador:A|Saida[10], Registrador:A|Saida[8], Registrador:A|Saida[6],               ;
;                                ;                           ; Registrador:A|Saida[4], Registrador:A|Saida[2], Registrador:B|Saida[0],                ;
;                                ;                           ; Registrador:A|Saida[1], Registrador:B|Saida[1], Instr_Reg:IR_|Instr15_0[1],            ;
;                                ;                           ; Registrador:B|Saida[2], Instr_Reg:IR_|Instr15_0[2], Registrador:A|Saida[3],            ;
;                                ;                           ; Registrador:B|Saida[3], Registrador:B|Saida[4], Registrador:A|Saida[5],                ;
;                                ;                           ; Registrador:B|Saida[5], Instr_Reg:IR_|Instr15_0[5], Registrador:B|Saida[6],            ;
;                                ;                           ; Instr_Reg:IR_|Instr15_0[6], Registrador:A|Saida[7], Registrador:B|Saida[7],            ;
;                                ;                           ; Instr_Reg:IR_|Instr15_0[7], Registrador:B|Saida[8], Registrador:A|Saida[9],            ;
;                                ;                           ; Registrador:B|Saida[9], Registrador:A|Saida[11], Registrador:B|Saida[11],              ;
;                                ;                           ; Registrador:B|Saida[12], Registrador:A|Saida[13], Registrador:B|Saida[13],             ;
;                                ;                           ; Registrador:B|Saida[14], Instr_Reg:IR_|Instr15_0[14], Registrador:A|Saida[15],         ;
;                                ;                           ; Registrador:B|Saida[15], Instr_Reg:IR_|Instr15_0[15], Registrador:A|Saida[17],         ;
;                                ;                           ; Registrador:A|Saida[19], Registrador:A|Saida[21], Registrador:A|Saida[23],             ;
;                                ;                           ; Registrador:A|Saida[25], Registrador:A|Saida[27], Registrador:PC|Saida[29],            ;
;                                ;                           ; Registrador:A|Saida[29], Registrador:PC|Saida[31], Registrador:A|Saida[31],            ;
;                                ;                           ; Instr_Reg:IR_|Instr20_16[1], Instr_Reg:IR_|Instr20_16[2],                              ;
;                                ;                           ; Instr_Reg:IR_|Instr20_16[0], Instr_Reg:IR_|Instr20_16[3], CONTROL:control_|wr,         ;
;                                ;                           ; CONTROL:control_|PCwrite, CONTROL:control_|SS[1], CONTROL:control_|SS[0],              ;
;                                ;                           ; CONTROL:control_|PCmux[2], CONTROL:control_|PCmux[1]                                   ;
; CONTROL:control_|EPC           ; Stuck at GND              ; Registrador:EPC_|Saida[30], Registrador:EPC_|Saida[28], Registrador:EPC_|Saida[26],    ;
;                                ; due to stuck port data_in ; Registrador:EPC_|Saida[24], Registrador:EPC_|Saida[22], Registrador:EPC_|Saida[20],    ;
;                                ;                           ; Registrador:EPC_|Saida[18], Registrador:EPC_|Saida[16], Registrador:EPC_|Saida[14],    ;
;                                ;                           ; Registrador:EPC_|Saida[12], Registrador:EPC_|Saida[10], Registrador:EPC_|Saida[8],     ;
;                                ;                           ; Registrador:EPC_|Saida[6], Registrador:EPC_|Saida[4], Registrador:EPC_|Saida[2],       ;
;                                ;                           ; Registrador:EPC_|Saida[0], Registrador:EPC_|Saida[1], Registrador:EPC_|Saida[3],       ;
;                                ;                           ; Registrador:EPC_|Saida[5], Registrador:EPC_|Saida[7], Registrador:EPC_|Saida[9],       ;
;                                ;                           ; Registrador:EPC_|Saida[11], Registrador:EPC_|Saida[13], Registrador:EPC_|Saida[15],    ;
;                                ;                           ; Registrador:EPC_|Saida[17], Registrador:EPC_|Saida[19], Registrador:EPC_|Saida[21],    ;
;                                ;                           ; Registrador:EPC_|Saida[23], Registrador:EPC_|Saida[25], Registrador:EPC_|Saida[27],    ;
;                                ;                           ; Registrador:EPC_|Saida[29], Registrador:EPC_|Saida[31],                                ;
;                                ;                           ; CONTROL:control_|ULAcontrol[1], CONTROL:control_|ULAa[0], CONTROL:control_|ULAa[1],    ;
;                                ;                           ; Registrador:PC|Saida[26], Registrador:PC|Saida[24], Registrador:PC|Saida[22],          ;
;                                ;                           ; Registrador:PC|Saida[20], Registrador:PC|Saida[18], Registrador:PC|Saida[16],          ;
;                                ;                           ; Registrador:PC|Saida[14], Registrador:PC|Saida[12], Registrador:PC|Saida[10],          ;
;                                ;                           ; Registrador:PC|Saida[8], Registrador:PC|Saida[6], Registrador:PC|Saida[4],             ;
;                                ;                           ; Registrador:PC|Saida[2], Registrador:PC|Saida[1], Registrador:PC|Saida[3],             ;
;                                ;                           ; Registrador:PC|Saida[5], Registrador:PC|Saida[7], Registrador:PC|Saida[9],             ;
;                                ;                           ; Registrador:PC|Saida[11], Registrador:PC|Saida[13], Registrador:PC|Saida[15],          ;
;                                ;                           ; Registrador:PC|Saida[17], Registrador:PC|Saida[19], Registrador:PC|Saida[21],          ;
;                                ;                           ; Registrador:PC|Saida[23], Registrador:PC|Saida[25], Registrador:PC|Saida[27],          ;
;                                ;                           ; CONTROL:control_|PCmux[0], Registrador:ALUout_|Saida[24]                               ;
; Banco_reg:Bancoreg_|Reg0[0]    ; Lost Fanouts              ; RegDesloc:desloc|temp[0], CONTROL:control_|WriteReg[0], CONTROL:control_|WriteReg[1],  ;
;                                ;                           ; CONTROL:control_|RegWrite, CONTROL:control_|Shifter[2], CONTROL:control_|Shifter[1],   ;
;                                ;                           ; CONTROL:control_|Shifter[0], CONTROL:control_|ShifterMux[0],                           ;
;                                ;                           ; CONTROL:control_|ShifterMux[1]                                                         ;
; Instr_Reg:IR_|Instr31_26[5]    ; Lost Fanouts              ; CONTROL:control_|IRwrite, Registrador:PC|Saida[0], CONTROL:control_|MemoryData[1]      ;
+--------------------------------+---------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 63 bits   ; 126 ALUTs     ; 0 ALUTs              ; 126 ALUTs              ; Yes        ; |CPU|MULT:multi|lo[11]                ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:A|Saida[30]          ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:B|Saida[27]          ;
; 5:1                ; 14 bits   ; 42 ALUTs      ; 28 ALUTs             ; 14 ALUTs               ; Yes        ; |CPU|MULT:multi|multiplicador[12]     ;
; 7:1                ; 17 bits   ; 68 ALUTs      ; 34 ALUTs             ; 34 ALUTs               ; Yes        ; |CPU|MULT:multi|multiplicador[26]     ;
; 13:1               ; 13 bits   ; 104 ALUTs     ; 52 ALUTs             ; 52 ALUTs               ; Yes        ; |CPU|RegDesloc:desloc|temp[10]        ;
; 13:1               ; 13 bits   ; 104 ALUTs     ; 78 ALUTs             ; 26 ALUTs               ; Yes        ; |CPU|RegDesloc:desloc|temp[25]        ;
; 21:1               ; 2 bits    ; 28 ALUTs      ; 8 ALUTs              ; 20 ALUTs               ; Yes        ; |CPU|CONTROL:control_|ShifterMux[1]   ;
; 26:1               ; 2 bits    ; 34 ALUTs      ; 6 ALUTs              ; 28 ALUTs               ; Yes        ; |CPU|CONTROL:control_|MemoryData[1]   ;
; 30:1               ; 2 bits    ; 40 ALUTs      ; 10 ALUTs             ; 30 ALUTs               ; Yes        ; |CPU|CONTROL:control_|Shifter[1]      ;
; 34:1               ; 3 bits    ; 66 ALUTs      ; 18 ALUTs             ; 48 ALUTs               ; Yes        ; |CPU|CONTROL:control_|MemoryAdress[2] ;
; 36:1               ; 3 bits    ; 72 ALUTs      ; 12 ALUTs             ; 60 ALUTs               ; Yes        ; |CPU|CONTROL:control_|PCmux[2]        ;
; 39:1               ; 2 bits    ; 52 ALUTs      ; 22 ALUTs             ; 30 ALUTs               ; Yes        ; |CPU|CONTROL:control_|ULAb[2]         ;
; 40:1               ; 5 bits    ; 130 ALUTs     ; 55 ALUTs             ; 75 ALUTs               ; Yes        ; |CPU|CONTROL:control_|ULAa[0]         ;
; 40:1               ; 5 bits    ; 130 ALUTs     ; 35 ALUTs             ; 95 ALUTs               ; Yes        ; |CPU|CONTROL:control_|WriteData[1]    ;
; 45:1               ; 2 bits    ; 60 ALUTs      ; 50 ALUTs             ; 10 ALUTs               ; Yes        ; |CPU|CONTROL:control_|ALUOUT          ;
; 45:1               ; 3 bits    ; 90 ALUTs      ; 39 ALUTs             ; 51 ALUTs               ; Yes        ; |CPU|CONTROL:control_|MULTcontrol     ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MULT:multi|estado                ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |CPU|DIV:div_|estado                  ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX4:mux4|Mux4                   ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX3:mux3|Mux3                   ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX13:mux13|Mux25                ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX13:mux13|Mux3                 ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |CPU|LoadSize:LS_|Mux15               ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |CPU|LoadSize:LS_|Mux2                ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |CPU|StoreSize:SS_|Mux20              ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |CPU|StoreSize:SS_|Mux2               ;
; 3:1                ; 21 bits   ; 42 ALUTs      ; 42 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX9eMUX10:mux910|Mux30          ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX9eMUX10:mux910|Mux6           ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 7 ALUTs              ; 7 ALUTs                ; No         ; |CPU|MULT:multi|contador              ;
; 5:1                ; 30 bits   ; 90 ALUTs      ; 60 ALUTs             ; 30 ALUTs               ; No         ; |CPU|MULT:multi|multiplicador         ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |CPU|Ula32:ula|Mux63                  ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |CPU|Ula32:ula|Mux13                  ;
; 5:1                ; 14 bits   ; 42 ALUTs      ; 28 ALUTs             ; 14 ALUTs               ; No         ; |CPU|MUX5:mux5|Mux31                  ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 32 ALUTs             ; 8 ALUTs                ; No         ; |CPU|MUX1:mux1|Mux31                  ;
; 6:1                ; 31 bits   ; 124 ALUTs     ; 124 ALUTs            ; 0 ALUTs                ; No         ; |CPU|MUX2:mux2|Mux24                  ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MUX6:mux6|Mux1                   ;
; 7:1                ; 30 bits   ; 120 ALUTs     ; 120 ALUTs            ; 0 ALUTs                ; No         ; |CPU|MUX6:mux6|Mux2                   ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MUX5:mux5|Mux17                  ;
; 4:1                ; 13 bits   ; 26 ALUTs      ; 26 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX5:mux5|Mux3                   ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; No         ; |CPU|DIV:div_|Selector73              ;
; 19:1               ; 2 bits    ; 24 ALUTs      ; 24 ALUTs             ; 0 ALUTs                ; No         ; |CPU|CONTROL:control_|estadoatual     ;
; 20:1               ; 2 bits    ; 26 ALUTs      ; 26 ALUTs             ; 0 ALUTs                ; No         ; |CPU|CONTROL:control_|estadoatual     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:mem_|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:control_ ;
+----------------+--------+-------------------------------------+
; Parameter Name ; Value  ; Type                                ;
+----------------+--------+-------------------------------------+
; estado0        ; 000    ; Unsigned Binary                     ;
; estado1        ; 001    ; Unsigned Binary                     ;
; estado2        ; 010    ; Unsigned Binary                     ;
; estado3        ; 011    ; Unsigned Binary                     ;
; estado4        ; 100    ; Unsigned Binary                     ;
; estado5        ; 101    ; Unsigned Binary                     ;
; ADD            ; 100000 ; Unsigned Binary                     ;
; AND            ; 100100 ; Unsigned Binary                     ;
; DIV            ; 011010 ; Unsigned Binary                     ;
; MULT           ; 011000 ; Unsigned Binary                     ;
; JR             ; 001000 ; Unsigned Binary                     ;
; MFHI           ; 010000 ; Unsigned Binary                     ;
; MFLO           ; 010010 ; Unsigned Binary                     ;
; SLL            ; 000000 ; Unsigned Binary                     ;
; SLLV           ; 000100 ; Unsigned Binary                     ;
; SLT            ; 101010 ; Unsigned Binary                     ;
; SRA            ; 000011 ; Unsigned Binary                     ;
; SRAV           ; 000111 ; Unsigned Binary                     ;
; SRL            ; 000010 ; Unsigned Binary                     ;
; SUB            ; 100010 ; Unsigned Binary                     ;
; BREAK          ; 001101 ; Unsigned Binary                     ;
; RTE            ; 010011 ; Unsigned Binary                     ;
; ADDI           ; 001000 ; Unsigned Binary                     ;
; ADDIU          ; 001001 ; Unsigned Binary                     ;
; BEQ            ; 000100 ; Unsigned Binary                     ;
; BNE            ; 000101 ; Unsigned Binary                     ;
; BLE            ; 000110 ; Unsigned Binary                     ;
; BGT            ; 000111 ; Unsigned Binary                     ;
; LB             ; 100000 ; Unsigned Binary                     ;
; LH             ; 100001 ; Unsigned Binary                     ;
; LUI            ; 001111 ; Unsigned Binary                     ;
; LW             ; 100011 ; Unsigned Binary                     ;
; SB             ; 101000 ; Unsigned Binary                     ;
; SH             ; 101001 ; Unsigned Binary                     ;
; SLTI           ; 001010 ; Unsigned Binary                     ;
; SW             ; 101011 ; Unsigned Binary                     ;
; J              ; 000010 ; Unsigned Binary                     ;
; JAL            ; 000011 ; Unsigned Binary                     ;
; INC            ; 010000 ; Unsigned Binary                     ;
; DEC            ; 010001 ; Unsigned Binary                     ;
+----------------+--------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_ ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; inicial        ; 00    ; Unsigned Binary              ;
; espera         ; 01    ; Unsigned Binary              ;
; contagem       ; 10    ; Unsigned Binary              ;
; fim            ; 11    ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:multi ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; espera         ; 00    ; Unsigned Binary                ;
; inicial        ; 01    ; Unsigned Binary                ;
; repeticao      ; 10    ; Unsigned Binary                ;
; fim            ; 11    ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM ;
+------------------------+------------+------------------------------------+
; Parameter Name         ; Value      ; Type                               ;
+------------------------+------------+------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                     ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                     ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                     ;
; LPM_INDATA             ; REGISTERED ; Untyped                            ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                            ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                            ;
; LPM_FILE               ; addis.mif  ; Untyped                            ;
; USE_EAB                ; ON         ; Untyped                            ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                            ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                     ;
+------------------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+------------+---------------------------------------------+
; Parameter Name         ; Value      ; Type                                        ;
+------------------------+------------+---------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                              ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                              ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                              ;
; LPM_INDATA             ; REGISTERED ; Untyped                                     ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                     ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                     ;
; LPM_FILE               ; addis.mif  ; Untyped                                     ;
; USE_EAB                ; ON         ; Untyped                                     ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                     ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                              ;
+------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+------------+---------------------------------------------+
; Parameter Name         ; Value      ; Type                                        ;
+------------------------+------------+---------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                              ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                              ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                              ;
; LPM_INDATA             ; REGISTERED ; Untyped                                     ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                     ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                     ;
; LPM_FILE               ; addis.mif  ; Untyped                                     ;
; USE_EAB                ; ON         ; Untyped                                     ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                     ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                              ;
+------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:mem_|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                                ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                                ;
; LPM_INDATA             ; REGISTERED ; Untyped                                       ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                       ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                       ;
; LPM_FILE               ; addis.mif  ; Untyped                                       ;
; USE_EAB                ; ON         ; Untyped                                       ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Registrador:ALUout_"                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; load ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX7eMUX8:mux78"                                                                                                                                      ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; MDcontrol ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "MDcontrol[1..1]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX3:mux3"                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rt      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MUX3out ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (32 bits) it drives.  The 27 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instr_Reg:IR_"                                                                                                        ;
+------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity         ; Details                                                                                                 ;
+------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; instr25_21 ; Output ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
; instr20_16 ; Output ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
+------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Banco_reg:Bancoreg_"                                                                                               ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity         ; Details                                                                                                 ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; readreg1 ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
; readreg2 ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
; writereg ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONCAT:concat_"                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rs   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rt   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:div_"                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DIVcontrol ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; lodiv      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "lodiv[31..1]" have no fanouts                                                         ;
; Div0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROL:control_"                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUOUT     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; DIVcontrol ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 27 20:53:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file concat.v
    Info: Found entity 1: CONCAT
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: CONTROL
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: DIV
Info: Found 1 design units, including 1 entities, in source file loadsize.v
    Info: Found entity 1: LoadSize
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: MULT
Info: Found 1 design units, including 1 entities, in source file mux1.v
    Info: Found entity 1: MUX1
Info: Found 1 design units, including 1 entities, in source file mux2.v
    Info: Found entity 1: MUX2
Info: Found 1 design units, including 1 entities, in source file mux3.v
    Info: Found entity 1: MUX3
Info: Found 1 design units, including 1 entities, in source file mux4.v
    Info: Found entity 1: MUX4
Info: Found 1 design units, including 1 entities, in source file mux5.v
    Info: Found entity 1: MUX5
Info: Found 1 design units, including 1 entities, in source file mux6.v
    Info: Found entity 1: MUX6
Info: Found 1 design units, including 1 entities, in source file mux7emux8.v
    Info: Found entity 1: MUX7eMUX8
Info: Found 1 design units, including 1 entities, in source file mux9emux10.v
    Info: Found entity 1: MUX9eMUX10
Info: Found 1 design units, including 1 entities, in source file mux13.v
    Info: Found entity 1: MUX13
Info: Found 1 design units, including 1 entities, in source file mux14.v
    Info: Found entity 1: MUX14
Info: Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info: Found entity 1: ShiftLeft2
Info: Found 1 design units, including 1 entities, in source file shiftleft2concat.v
    Info: Found entity 1: ShiftLeft2Concat
Info: Found 1 design units, including 1 entities, in source file signextend.v
    Info: Found entity 1: SignExtend
Info: Found 1 design units, including 1 entities, in source file signextend16_32.v
    Info: Found entity 1: SignExtend16_32
Info: Found 1 design units, including 1 entities, in source file storesize.v
    Info: Found entity 1: StoreSize
Info: Found 1 design units, including 1 entities, in source file unitextend.v
    Info: Found entity 1: UnitExtend
Info: Elaborating entity "CPU" for the top level hierarchy
Info: Elaborating entity "CONTROL" for hierarchy "CONTROL:control_"
Warning (10855): Verilog HDL warning at CONTROL.v(83): initial value for variable funct should be constant
Warning (10030): Net "funct" at CONTROL.v(35) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "MUX14" at CONTROL.v(14) has no driver
Info: Elaborating entity "Registrador" for hierarchy "Registrador:HI"
Info: Elaborating entity "DIV" for hierarchy "DIV:div_"
Info (10264): Verilog HDL Case Statement information at DIV.v(47): all case item expressions in this case statement are onehot
Info: Elaborating entity "MULT" for hierarchy "MULT:multi"
Info (10264): Verilog HDL Case Statement information at MULT.v(44): all case item expressions in this case statement are onehot
Info: Elaborating entity "CONCAT" for hierarchy "CONCAT:concat_"
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:Bancoreg_"
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:IR_"
Info: Elaborating entity "LoadSize" for hierarchy "LoadSize:LS_"
Warning (10270): Verilog HDL Case Statement warning at LoadSize.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(9): inferring latch(es) for variable "LSout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LSout[0]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[1]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[2]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[3]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[4]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[5]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[6]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[7]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[8]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[9]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[10]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[11]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[12]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[13]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[14]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[15]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[16]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[17]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[18]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[19]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[20]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[21]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[22]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[23]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[24]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[25]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[26]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[27]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[28]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[29]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[30]" at LoadSize.v(9)
Info (10041): Inferred latch for "LSout[31]" at LoadSize.v(9)
Info: Elaborating entity "Memoria" for hierarchy "Memoria:mem_"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:mem_|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:mem_|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:mem_|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "addis.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:mem_|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:mem_|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6g91.tdf
    Info: Found entity 1: altsyncram_6g91
Info: Elaborating entity "altsyncram_6g91" for hierarchy "Memoria:mem_|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated"
Critical Warning: Memory depth (256) in the design file differs from memory depth (12) in the Memory Initialization File "addis.mif" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "MUX1" for hierarchy "MUX1:mux1"
Info: Elaborating entity "MUX2" for hierarchy "MUX2:mux2"
Warning (10270): Verilog HDL Case Statement warning at MUX2.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX2.v(10): inferring latch(es) for variable "MUX2out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MUX2out[0]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[1]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[2]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[3]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[4]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[5]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[6]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[7]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[8]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[9]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[10]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[11]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[12]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[13]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[14]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[15]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[16]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[17]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[18]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[19]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[20]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[21]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[22]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[23]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[24]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[25]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[26]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[27]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[28]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[29]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[30]" at MUX2.v(10)
Info (10041): Inferred latch for "MUX2out[31]" at MUX2.v(10)
Info: Elaborating entity "MUX3" for hierarchy "MUX3:mux3"
Info: Elaborating entity "MUX4" for hierarchy "MUX4:mux4"
Warning (10270): Verilog HDL Case Statement warning at MUX4.v(7): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX4.v(7): inferring latch(es) for variable "MUX4out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MUX4out[0]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[1]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[2]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[3]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[4]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[5]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[6]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[7]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[8]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[9]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[10]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[11]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[12]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[13]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[14]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[15]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[16]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[17]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[18]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[19]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[20]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[21]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[22]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[23]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[24]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[25]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[26]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[27]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[28]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[29]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[30]" at MUX4.v(7)
Info (10041): Inferred latch for "MUX4out[31]" at MUX4.v(7)
Info: Elaborating entity "MUX5" for hierarchy "MUX5:mux5"
Warning (10270): Verilog HDL Case Statement warning at MUX5.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX5.v(8): inferring latch(es) for variable "MUX5out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MUX5out[0]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[1]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[2]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[3]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[4]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[5]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[6]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[7]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[8]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[9]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[10]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[11]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[12]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[13]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[14]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[15]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[16]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[17]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[18]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[19]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[20]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[21]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[22]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[23]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[24]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[25]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[26]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[27]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[28]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[29]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[30]" at MUX5.v(8)
Info (10041): Inferred latch for "MUX5out[31]" at MUX5.v(8)
Info: Elaborating entity "MUX6" for hierarchy "MUX6:mux6"
Warning (10270): Verilog HDL Case Statement warning at MUX6.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX6.v(8): inferring latch(es) for variable "MUX6out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MUX6out[0]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[1]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[2]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[3]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[4]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[5]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[6]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[7]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[8]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[9]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[10]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[11]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[12]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[13]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[14]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[15]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[16]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[17]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[18]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[19]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[20]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[21]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[22]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[23]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[24]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[25]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[26]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[27]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[28]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[29]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[30]" at MUX6.v(8)
Info (10041): Inferred latch for "MUX6out[31]" at MUX6.v(8)
Info: Elaborating entity "MUX7eMUX8" for hierarchy "MUX7eMUX8:mux78"
Warning (10270): Verilog HDL Case Statement warning at MUX7eMUX8.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX7eMUX8.v(10): inferring latch(es) for variable "mux7out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MUX7eMUX8.v(10): inferring latch(es) for variable "mux8out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux8out[0]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[1]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[2]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[3]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[4]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[5]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[6]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[7]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[8]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[9]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[10]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[11]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[12]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[13]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[14]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[15]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[16]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[17]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[18]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[19]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[20]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[21]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[22]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[23]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[24]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[25]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[26]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[27]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[28]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[29]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[30]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux8out[31]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[0]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[1]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[2]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[3]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[4]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[5]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[6]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[7]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[8]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[9]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[10]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[11]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[12]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[13]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[14]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[15]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[16]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[17]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[18]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[19]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[20]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[21]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[22]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[23]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[24]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[25]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[26]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[27]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[28]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[29]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[30]" at MUX7eMUX8.v(10)
Info (10041): Inferred latch for "mux7out[31]" at MUX7eMUX8.v(10)
Info: Elaborating entity "MUX9eMUX10" for hierarchy "MUX9eMUX10:mux910"
Warning (10270): Verilog HDL Case Statement warning at MUX9eMUX10.v(14): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX9eMUX10.v(14): inferring latch(es) for variable "mux9out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MUX9eMUX10.v(14): inferring latch(es) for variable "mux10out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux10out[0]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[1]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[2]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[3]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[4]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[5]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[6]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[7]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[8]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[9]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[10]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[11]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[12]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[13]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[14]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[15]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[16]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[17]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[18]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[19]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[20]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[21]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[22]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[23]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[24]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[25]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[26]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[27]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[28]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[29]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[30]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux10out[31]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux9out[0]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux9out[1]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux9out[2]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux9out[3]" at MUX9eMUX10.v(14)
Info (10041): Inferred latch for "mux9out[4]" at MUX9eMUX10.v(14)
Info: Elaborating entity "MUX13" for hierarchy "MUX13:mux13"
Warning (10270): Verilog HDL Case Statement warning at MUX13.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX13.v(11): inferring latch(es) for variable "MUX13out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MUX13out[0]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[1]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[2]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[3]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[4]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[5]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[6]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[7]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[8]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[9]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[10]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[11]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[12]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[13]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[14]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[15]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[16]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[17]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[18]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[19]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[20]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[21]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[22]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[23]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[24]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[25]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[26]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[27]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[28]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[29]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[30]" at MUX13.v(11)
Info (10041): Inferred latch for "MUX13out[31]" at MUX13.v(11)
Info: Elaborating entity "MUX14" for hierarchy "MUX14:mux14"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:desloc"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:SL2"
Info: Elaborating entity "ShiftLeft2Concat" for hierarchy "ShiftLeft2Concat:shiftconcat"
Info: Elaborating entity "SignExtend" for hierarchy "SignExtend:signextend"
Info: Elaborating entity "SignExtend16_32" for hierarchy "SignExtend16_32:signext16_32"
Info: Elaborating entity "StoreSize" for hierarchy "StoreSize:SS_"
Warning (10270): Verilog HDL Case Statement warning at StoreSize.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable "SSout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SSout[0]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[1]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[2]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[3]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[4]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[5]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[6]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[7]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[8]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[9]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[10]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[11]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[12]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[13]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[14]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[15]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[16]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[17]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[18]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[19]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[20]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[21]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[22]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[23]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[24]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[25]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[26]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[27]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[28]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[29]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[30]" at StoreSize.v(9)
Info (10041): Inferred latch for "SSout[31]" at StoreSize.v(9)
Info: Elaborating entity "Ula32" for hierarchy "Ula32:ula"
Info: Elaborating entity "UnitExtend" for hierarchy "UnitExtend:UE"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[31]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[30]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[29]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[28]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[27]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[26]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[25]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[24]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[23]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[22]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[21]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[20]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[19]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[18]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[17]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[16]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[15]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[14]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[13]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[12]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[11]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[10]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[9]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[8]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[7]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[6]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[4]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[3]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[2]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[1]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[0]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[31]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[30]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[29]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[28]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[27]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[26]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[25]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[24]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[23]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[22]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[21]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[20]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[19]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[18]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[17]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[16]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[15]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[14]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[13]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[12]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[11]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[10]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[9]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[8]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[7]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[6]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[4]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[3]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[2]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[1]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[0]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[31]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[30]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[29]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[28]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[27]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[26]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[25]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[24]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[23]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[22]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[21]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[20]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[19]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[18]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[17]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[16]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[15]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[14]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[13]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[12]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[11]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[10]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[9]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[8]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[7]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[6]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[4]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[3]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[2]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[1]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[0]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[31]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[30]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[29]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[28]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[27]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[26]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[25]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[24]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[23]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[22]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[21]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[20]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[19]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[18]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[17]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[16]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[15]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[14]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[13]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[12]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[11]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[10]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[9]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[8]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[7]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[6]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[5]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[4]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALUOUT[1]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MUX3out[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[31]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[30]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[29]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[28]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[27]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[26]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[25]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[24]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[23]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[22]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[21]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[20]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[19]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[18]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[17]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[16]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[15]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[14]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[13]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[12]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[11]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[10]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[9]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[8]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[7]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[6]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[5]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[4]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[3]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[2]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[1]" is missing source, defaulting to GND
    Warning (12110): Net "hidiv[0]" is missing source, defaulting to GND
    Warning (12110): Net "rs[31]" is missing source, defaulting to GND
    Warning (12110): Net "rs[30]" is missing source, defaulting to GND
    Warning (12110): Net "rs[29]" is missing source, defaulting to GND
    Warning (12110): Net "rs[28]" is missing source, defaulting to GND
    Warning (12110): Net "rs[27]" is missing source, defaulting to GND
    Warning (12110): Net "rs[26]" is missing source, defaulting to GND
    Warning (12110): Net "rs[25]" is missing source, defaulting to GND
    Warning (12110): Net "rs[24]" is missing source, defaulting to GND
    Warning (12110): Net "rs[23]" is missing source, defaulting to GND
    Warning (12110): Net "rs[22]" is missing source, defaulting to GND
    Warning (12110): Net "rs[21]" is missing source, defaulting to GND
    Warning (12110): Net "rs[20]" is missing source, defaulting to GND
    Warning (12110): Net "rs[19]" is missing source, defaulting to GND
    Warning (12110): Net "rs[18]" is missing source, defaulting to GND
    Warning (12110): Net "rs[17]" is missing source, defaulting to GND
    Warning (12110): Net "rs[16]" is missing source, defaulting to GND
    Warning (12110): Net "rs[15]" is missing source, defaulting to GND
    Warning (12110): Net "rs[14]" is missing source, defaulting to GND
    Warning (12110): Net "rs[13]" is missing source, defaulting to GND
    Warning (12110): Net "rs[12]" is missing source, defaulting to GND
    Warning (12110): Net "rs[11]" is missing source, defaulting to GND
    Warning (12110): Net "rs[10]" is missing source, defaulting to GND
    Warning (12110): Net "rs[9]" is missing source, defaulting to GND
    Warning (12110): Net "rs[8]" is missing source, defaulting to GND
    Warning (12110): Net "rs[7]" is missing source, defaulting to GND
    Warning (12110): Net "rs[6]" is missing source, defaulting to GND
    Warning (12110): Net "rs[5]" is missing source, defaulting to GND
    Warning (12110): Net "rt[31]" is missing source, defaulting to GND
    Warning (12110): Net "rt[30]" is missing source, defaulting to GND
    Warning (12110): Net "rt[29]" is missing source, defaulting to GND
    Warning (12110): Net "rt[28]" is missing source, defaulting to GND
    Warning (12110): Net "rt[27]" is missing source, defaulting to GND
    Warning (12110): Net "rt[26]" is missing source, defaulting to GND
    Warning (12110): Net "rt[25]" is missing source, defaulting to GND
    Warning (12110): Net "rt[24]" is missing source, defaulting to GND
    Warning (12110): Net "rt[23]" is missing source, defaulting to GND
    Warning (12110): Net "rt[22]" is missing source, defaulting to GND
    Warning (12110): Net "rt[21]" is missing source, defaulting to GND
    Warning (12110): Net "rt[20]" is missing source, defaulting to GND
    Warning (12110): Net "rt[19]" is missing source, defaulting to GND
    Warning (12110): Net "rt[18]" is missing source, defaulting to GND
    Warning (12110): Net "rt[17]" is missing source, defaulting to GND
    Warning (12110): Net "rt[16]" is missing source, defaulting to GND
    Warning (12110): Net "rt[15]" is missing source, defaulting to GND
    Warning (12110): Net "rt[14]" is missing source, defaulting to GND
    Warning (12110): Net "rt[13]" is missing source, defaulting to GND
    Warning (12110): Net "rt[12]" is missing source, defaulting to GND
    Warning (12110): Net "rt[11]" is missing source, defaulting to GND
    Warning (12110): Net "rt[10]" is missing source, defaulting to GND
    Warning (12110): Net "rt[9]" is missing source, defaulting to GND
    Warning (12110): Net "rt[8]" is missing source, defaulting to GND
    Warning (12110): Net "rt[7]" is missing source, defaulting to GND
    Warning (12110): Net "rt[6]" is missing source, defaulting to GND
    Warning (12110): Net "rt[5]" is missing source, defaulting to GND
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[0]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[1]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[2]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[3]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[4]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[5]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[6]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[7]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[8]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[9]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[10]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[11]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[12]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[13]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[14]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[15]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[16]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[17]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[18]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[19]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[20]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[21]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[22]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[23]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[24]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[25]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[26]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[27]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[28]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[29]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[30]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[31]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[0]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[1]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[2]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[3]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[4]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[5]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[6]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[7]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[8]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[9]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[10]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[11]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[12]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[13]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[14]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[15]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[16]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[17]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[18]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[19]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[20]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[21]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[22]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[23]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[24]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[25]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[26]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[27]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[28]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[29]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[30]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[31]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[0]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[1]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[2]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[3]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[4]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[5]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[6]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[7]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[8]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[9]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[10]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[11]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[12]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[13]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[14]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[15]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[16]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[17]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[18]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[19]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[20]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[21]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[22]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[23]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[24]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[25]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[26]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[27]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[28]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[29]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[30]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux8out[31]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[0]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[1]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[2]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[3]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[4]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[5]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[6]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[7]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[8]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[9]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[10]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[11]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[12]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[13]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[14]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[15]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[16]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[17]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[18]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[19]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[20]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[21]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[22]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[23]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[24]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[25]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[26]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[27]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[28]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[29]" is permanently enabled
Warning: LATCH primitive "MUX7eMUX8:mux78|mux7out[31]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[20]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[18]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[16]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[14]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[12]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[10]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[8]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[6]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[4]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[2]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[0]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[1]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[3]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[5]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[7]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[9]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[11]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[13]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[15]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[17]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[19]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[31]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[30]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[29]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[28]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[27]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[26]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[25]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[24]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[23]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[22]" is permanently enabled
Warning: LATCH primitive "MUX13:mux13|MUX13out[21]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[0]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[30]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[28]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[26]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[24]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[22]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[20]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[18]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[16]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[14]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[12]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[10]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[8]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[6]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[4]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[2]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[1]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[3]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[5]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[7]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[9]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[11]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[13]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[15]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[17]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[19]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[21]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[23]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[25]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[27]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[29]" is permanently enabled
Warning: LATCH primitive "MUX2:mux2|MUX2out[31]" is permanently enabled
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:mem_|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_6g91:auto_generated|q_a[3]"
Warning: 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: 1508 registers lost all their fanouts during netlist optimizations. The first 1508 are displayed below.
    Info: Register "MULT:multi|lo[30]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[28]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[26]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[24]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[22]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[20]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[18]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[16]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[14]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[12]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[10]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[8]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[6]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[3]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[5]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[7]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[9]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[11]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[13]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[15]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[17]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[19]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[21]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[23]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[25]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[27]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[29]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:LO|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:HI|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[13]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[15]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[17]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[19]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[21]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[23]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[25]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[27]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[29]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[6]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[0]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|lo[0]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[30]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[28]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[26]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[24]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[22]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[20]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[9]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[18]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[16]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[12]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[10]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[8]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[14]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[3]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[5]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[7]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|hi[11]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[0]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[3]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[5]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[6]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[7]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[8]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[9]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[10]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[11]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[12]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[13]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[14]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[15]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[63]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[62]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[61]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[60]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[59]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[58]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[57]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[56]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[55]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[54]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[53]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[52]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[51]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[50]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[49]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[48]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[47]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[46]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[45]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[44]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[43]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[42]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[41]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[40]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[39]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[38]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[37]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[36]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[35]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[34]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[33]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[32]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[31]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[30]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[29]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[28]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[27]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[26]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[25]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[24]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[23]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[22]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[21]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[20]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[19]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[18]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[17]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicador[16]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[64]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[63]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[62]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[61]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[60]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[59]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[58]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[57]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[56]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[55]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[54]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[53]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[52]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[51]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[50]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[49]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[48]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[47]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[46]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[45]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[44]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[43]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[42]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[41]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[40]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[39]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[38]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[37]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[36]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[35]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[34]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|multiplicando[33]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado.inicial" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado~5" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado~6" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado~5" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado~6" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual~8" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual~9" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual~10" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[5]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[3]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|contador[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|Div0" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|contador[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr31_26[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAcontrol[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAcontrol[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAcontrol[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr25_21[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr25_21[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr25_21[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr25_21[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr25_21[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|Load" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|IRwrite" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAb[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAb[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ULAb[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr15_0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:PC|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:MDR_|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:A|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:B|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|WriteData[2]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|WriteData[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|WriteReg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr20_16[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|WriteReg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr20_16[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr20_16[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr20_16[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:IR_|Instr20_16[3]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|RegWrite" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|wr" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|MemoryData[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|MemoryAdress[2]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|MemoryAdress[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|MemoryAdress[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[7]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|PCwrite" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|MDR" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg0[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg16[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg8[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg24[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg6[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg22[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg14[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg30[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg4[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg20[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg12[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg28[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg1[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg17[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg9[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg25[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg5[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg21[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg13[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg29[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg3[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg19[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg11[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg27[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg7[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg23[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg15[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg31[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg2[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg18[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg10[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Banco_reg:Bancoreg_|Reg26[31]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ALUOUT" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[16]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[17]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[18]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[19]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[27]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[26]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[29]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[28]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[30]" lost all its fanouts during netlist optimizations.
    Info: Register "RegDesloc:desloc|temp[31]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|Shifter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|Shifter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|Shifter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|LS[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|LS[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|SS[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|SS[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|PCmux[2]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|PCmux[1]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|PCmux[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:ALUout_|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ShifterMux[0]" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|ShifterMux[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado.espera" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado.repeticao" lost all its fanouts during netlist optimizations.
    Info: Register "MULT:multi|estado.fim" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado.inicial" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado.espera" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado.contagem" lost all its fanouts during netlist optimizations.
    Info: Register "DIV:div_|estado.fim" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado0" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado1" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado2" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado3" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado4" lost all its fanouts during netlist optimizations.
    Info: Register "CONTROL:control_|estadoatual.estado5" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CPU.map.smsg
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "clock"
Info: Implemented 2 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 0 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 934 warnings
    Info: Peak virtual memory: 300 megabytes
    Info: Processing ended: Sat Oct 27 20:53:23 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CPU.map.smsg.


