Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 12 14:51:44 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.495        0.000                      0                 4501        0.104        0.000                      0                 4501        4.500        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.495        0.000                      0                 4500        0.104        0.000                      0                 4500        9.500        0.000                       0                  1540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 5.881ns (31.170%)  route 12.986ns (68.830%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.670    27.052    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X10Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    27.547    rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.547    
                         arrival time                         -27.052    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 5.881ns (31.170%)  route 12.986ns (68.830%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.670    27.052    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X10Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    27.547    rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.547    
                         arrival time                         -27.052    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 5.881ns (31.087%)  route 13.037ns (68.913%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.721    27.103    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X11Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    27.641    rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.641    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 5.881ns (31.087%)  route 13.037ns (68.913%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.721    27.103    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X11Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    27.641    rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.641    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 5.881ns (31.170%)  route 12.986ns (68.830%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.670    27.052    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X11Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.429    27.642    rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -27.052    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 5.881ns (31.170%)  route 12.986ns (68.830%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.670    27.052    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X11Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.429    27.642    rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -27.052    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.713ns  (logic 5.881ns (31.427%)  route 12.832ns (68.572%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.516    26.898    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X10Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    27.547    rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.547    
                         arrival time                         -26.898    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.713ns  (logic 5.881ns (31.427%)  route 12.832ns (68.572%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.536    20.631    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.755 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.548    21.303    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.427 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.296    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.124    22.420 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           1.196    23.616    rvsteel_soc_instance/rvsteel_core_instance/D[10]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.831    24.571    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.695 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.693    25.388    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X10Y109        LUT3 (Prop_lut3_I1_O)        0.124    25.512 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.746    26.258    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.124    26.382 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.516    26.898    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X10Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.614    27.544    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    27.547    rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         27.547    
                         arrival time                         -26.898    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 5.873ns (31.787%)  route 12.603ns (68.213%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.029    21.124    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.124    21.248 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[27]_i_2/O
                         net (fo=2, routed)           0.529    21.776    rvsteel_soc_instance/rvsteel_core_instance/program_counter[27]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I4_O)        0.124    21.900 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.508    22.408    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X10Y118        LUT6 (Prop_lut6_I2_O)        0.124    22.532 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.869    23.402    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X10Y118        LUT6 (Prop_lut6_I2_O)        0.124    23.526 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.740    24.265    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I1_O)        0.124    24.389 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.688    25.077    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I3_O)        0.124    25.201 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.648    25.849    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X8Y110         LUT4 (Prop_lut4_I0_O)        0.116    25.965 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.696    26.661    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X9Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.575    28.119    
                         clock uncertainty           -0.035    28.083    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.633    27.450    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.450    
                         arrival time                         -26.661    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 5.873ns (31.787%)  route 12.603ns (68.213%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.780     8.185    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.639 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.047    11.686    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y110        LUT4 (Prop_lut4_I3_O)        0.148    11.834 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           1.636    13.470    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X23Y126        LUT4 (Prop_lut4_I0_O)        0.328    13.798 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_1/O
                         net (fo=89, routed)          1.319    15.117    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[1]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124    15.241 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7/O
                         net (fo=1, routed)           0.000    15.241    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_7_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.450 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3/O
                         net (fo=1, routed)           0.793    16.243    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[5]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.297    16.540 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[5]_i_2/O
                         net (fo=17, routed)          1.205    17.745    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_16
    SLICE_X24Y118        LUT6 (Prop_lut6_I3_O)        0.124    17.869 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51/O
                         net (fo=1, routed)           0.000    17.869    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_51_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.419 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.419    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_35_n_0
    SLICE_X24Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.533    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X24Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.761 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.454    19.215    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y119        LUT3 (Prop_lut3_I2_O)        0.313    19.528 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.443    19.971    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124    20.095 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.029    21.124    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.124    21.248 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[27]_i_2/O
                         net (fo=2, routed)           0.529    21.776    rvsteel_soc_instance/rvsteel_core_instance/program_counter[27]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I4_O)        0.124    21.900 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.508    22.408    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X10Y118        LUT6 (Prop_lut6_I2_O)        0.124    22.532 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.869    23.402    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X10Y118        LUT6 (Prop_lut6_I2_O)        0.124    23.526 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.740    24.265    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I1_O)        0.124    24.389 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.688    25.077    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I3_O)        0.124    25.201 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.648    25.849    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X8Y110         LUT4 (Prop_lut4_I0_O)        0.116    25.965 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.696    26.661    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X9Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.575    28.119    
                         clock uncertainty           -0.035    28.083    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.633    27.450    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.450    
                         arrival time                         -26.661    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/tx_register_reg[6]/Q
                         net (fo=1, routed)           0.052     2.764    rvsteel_soc_instance/rvsteel_core_instance/tx_register_reg[7][5]
    SLICE_X8Y107         LUT5 (Prop_lut5_I3_O)        0.045     2.809 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[5]_i_1/O
                         net (fo=1, routed)           0.000     2.809    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[5]
    SLICE_X8Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/C
                         clock pessimism             -0.846     2.584    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     2.705    rvsteel_soc_instance/uart_instance/tx_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.101     2.813    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.045     2.858 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.858    rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                         clock pessimism             -0.846     2.584    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.120     2.704    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/Q
                         net (fo=2, routed)           0.123     2.836    rvsteel_soc_instance/uart_instance/p_2_in[6]
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[7]/C
                         clock pessimism             -0.843     2.587    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.078     2.665    rvsteel_soc_instance/uart_instance/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.122     2.833    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.045     2.878 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.878    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1_n_0
    SLICE_X12Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                         clock pessimism             -0.845     2.584    
    SLICE_X12Y107        FDRE (Hold_fdre_C_D)         0.120     2.704    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.124     2.837    rvsteel_soc_instance/uart_instance/p_2_in[3]
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/C
                         clock pessimism             -0.843     2.587    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.075     2.662    rvsteel_soc_instance/uart_instance/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     2.712 f  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.126     2.837    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.882 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.882    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X12Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C
                         clock pessimism             -0.845     2.584    
    SLICE_X12Y107        FDRE (Hold_fdre_C_D)         0.121     2.705    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.124     2.837    rvsteel_soc_instance/uart_instance/p_2_in[4]
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/C
                         clock pessimism             -0.843     2.587    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.071     2.658    rvsteel_soc_instance/uart_instance/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.636     2.562    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y121        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     2.726 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/Q
                         net (fo=4, routed)           0.094     2.820    rvsteel_soc_instance/bus_mux_instance/Q[18]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.048     2.868 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[19]_i_1/O
                         net (fo=1, routed)           0.000     2.868    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[17]
    SLICE_X11Y121        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.909     3.418    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y121        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/C
                         clock pessimism             -0.844     2.575    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.107     2.682    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.122     2.835    rvsteel_soc_instance/uart_instance/p_2_in[3]
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                         clock pessimism             -0.846     2.585    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.063     2.648    rvsteel_soc_instance/uart_instance/rx_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.970%)  route 0.109ns (37.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/Q
                         net (fo=1, routed)           0.109     2.821    rvsteel_soc_instance/rvsteel_core_instance/tx_register_reg[7][7]
    SLICE_X9Y107         LUT5 (Prop_lut5_I3_O)        0.045     2.866 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[7]_i_1/O
                         net (fo=1, routed)           0.000     2.866    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[7]
    SLICE_X9Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y107         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[7]/C
                         clock pessimism             -0.859     2.571    
    SLICE_X9Y107         FDRE (Hold_fdre_C_D)         0.092     2.663    rvsteel_soc_instance/uart_instance/tx_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X10Y109  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y110  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y109   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y109   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y109   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y109   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y109   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.840    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.964    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.078    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.123    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.039ns (67.669%)  route 1.930ns (32.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.738     8.144    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     8.662 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.930    10.592    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.113 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.113    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.386ns (74.683%)  route 0.470ns (25.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.644     2.570    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.470     3.204    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.426 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.426    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1778 Endpoints
Min Delay          1778 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[17][6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.626ns  (logic 1.591ns (11.675%)  route 12.035ns (88.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.948    13.626    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X39Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[17][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.598     7.528    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X39Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[17][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[19][6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.626ns  (logic 1.591ns (11.675%)  route 12.035ns (88.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.948    13.626    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X38Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[19][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.598     7.528    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X38Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[19][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][16]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.585ns  (logic 1.591ns (11.710%)  route 11.995ns (88.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.908    13.585    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.585ns  (logic 1.591ns (11.710%)  route 11.995ns (88.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.908    13.585    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.585ns  (logic 1.591ns (11.710%)  route 11.995ns (88.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.908    13.585    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.585ns  (logic 1.591ns (11.710%)  route 11.995ns (88.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.908    13.585    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.585ns  (logic 1.591ns (11.710%)  route 11.995ns (88.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.908    13.585    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[26][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.581ns  (logic 1.591ns (11.714%)  route 11.990ns (88.286%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.903    13.581    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X25Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X25Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.581ns  (logic 1.591ns (11.714%)  route 11.990ns (88.286%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.903    13.581    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X25Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.605     7.535    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X25Y133        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[27][22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.440ns  (logic 1.591ns (11.837%)  route 11.849ns (88.163%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=51, routed)          4.087     5.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.678 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.762    13.440    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X24Y132        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[27][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.604     7.534    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X24Y132        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[27][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.306ns (29.978%)  route 0.715ns (70.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.715     1.021    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.280ns (27.157%)  route 0.751ns (72.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.751     0.985    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.030 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1/O
                         net (fo=2, routed)           0.000     1.030    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.908     3.417    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.280ns (24.747%)  route 0.851ns (75.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.851     1.086    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.131 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[22]_i_1/O
                         net (fo=2, routed)           0.000     1.131    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[22]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.906     3.415    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y123         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.280ns (23.142%)  route 0.929ns (76.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.929     1.164    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.209 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.000     1.209    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X9Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.905     3.414    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.280ns (22.089%)  route 0.987ns (77.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.987     1.222    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.267 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1/O
                         net (fo=2, routed)           0.000     1.267    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1_n_0
    SLICE_X8Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.908     3.417    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.280ns (21.822%)  route 1.002ns (78.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.002     1.237    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.045     1.282 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.000     1.282    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X10Y123        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.906     3.415    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y123        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.351ns (27.115%)  route 0.943ns (72.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.826     1.132    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.177 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.117     1.294    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.351ns (27.115%)  route 0.943ns (72.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.826     1.132    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.177 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.117     1.294    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.280ns (21.301%)  route 1.034ns (78.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.034     1.269    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.314 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.000     1.314    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.905     3.414    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y125        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.325ns (24.376%)  route 1.008ns (75.624%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.751     0.985    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.030 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1/O
                         net (fo=2, routed)           0.257     1.288    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[20]_i_1/O
                         net (fo=2, routed)           0.000     1.333    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[20]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.914     3.423    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[20]/C





