<!DOCTYPE html>
<html><head>
   <title>ASA-EmulatR System Reference Guide</title>
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta name="robots" content="noindex,follow" />
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
 
   <!-- This line includes the general project style sheet (not required) -->
   <link type="text/css" href="default.css" rel="stylesheet" />

   <script type="text/javascript">isIE=false</script>
   <!--[if IE]>
   <script type="text/javascript">isIE=true</script>
   <![endif]-->

   <!--HM_KEYWORD_INDEX_AS_LIST-->
   <style type="text/css">
       body { 
        margin: 0; 
        padding: 0; 
        width: 100%;
        height: 100%;
        }
       #keyword_entry_div {
       	position: absolute;
       	left: 5px;
       	top: 5px;
       	right: 5px;
       	} 
       #keyword_entry_div p {
       	font-weight: bold;
       }
       #keyword_list_div {
       	position: absolute;
       	left: 5px;
       	top: 45px;
       	right: 5px;
       	bottom: 5px;
       	padding:0;
       	} 
       #keyword_entry {
       	border: 1px solid silver;
       	width: 100px;
       	}
       #keyword_list {
       	border: 1px solid silver;
       	width: 100%;
      	height: 100%; 
       	}
       #keyword_menu {
        display: none;
	background: #fff;
       	border: 1px solid silver;
	padding: 10px;
	box-shadow: 4px 4px 8px #888;
	border-radius: 6px 6px;
       	}
       #keyword_menu a {
       	display: block;
        text-decoration: none;
	color: #000;
	padding: 2px 2px 2px 18px;
	background: url(hm-keyword-page-icon.png) 2px 2px no-repeat;
       	}
       #keyword_menu a:hover {
       	background: #2C5D88 url(hm-keyword-page-icon.png) 2px 2px no-repeat;
        text-decoration: none;
	color: #fff;
       	}               
       #keyword_menu_no_entry {
        display: none;
	background: #fff;
       	border: 1px solid silver;
	padding: 5px;
	box-shadow: 4px 4px 8px #888;
	border-radius: 6px 6px;
	width: 50%;
	font-size:1em;
       }
   </style>       
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){
     var parentScope = (parent.hmNavigationFrame);
     if (parentScope) parent.currentNav("index");
	$("a[target='hmcontent']").on("click",function(event){
		$("p.hilite").removeClass("hilite");
		$(this).parent("p").addClass("hilite");
		if (parentScope)
			window.parent.showNav("toggle");
		});
        });
   </script>
   <script type="text/javascript" src="hmcontextids.js"></script>
</head>
<body>
<div id="keyword_menu"></div>
<div id="keyword_menu_no_entry">To locate information about this keyword, please select one of the subentries in the list.</div>
<div id="keyword_entry_div"><p>Enter value</p><input type="text" id="keyword_entry" onkeyup="keywordEntryKey()" /></div>
<div id="keyword_list_div">
  <select id="keyword_list" size="2">
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">---</option>
  <option value="alpha-va-format-contract.html">16KPage</option>
  <option value="alpha_alu_inl.html">32-bit</option>
  <option value="appendix-h---endianness-rules.html">32BitInstruction</option>
  <option value="alpha-va-format-contract.html">32KPage</option>
  <option value="alpha_alu_inl.html">64-bit</option>
  <option value="chapter-8_5-pal-execution-mode.html">64ByteAlignment</option>
  <option value="alpha-va-format-contract.html">64KPage</option>
  <option value="alpha-va-format-contract.html">8KPage</option>
  <option value="alpha_sse_fp_inl.html">Acceleration</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">Access</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','permissions_helper_inl','permissions_helper_inl.html'">AccessControl</option>
  <option value="appendixc-physicaladdressmemorymap.html">AccessFault</option>
  <option value="alpha.html">AccessIntent (enum)</option>
  <option value="13_3-pipeline-structure---ring.html">Accessor</option>
  <option value="alpha.html">AccessPerm (enum)</option>
  <option value="permissions_helper_inl.html">AccessPermissions</option>
  <option value="chapter-15---memory-system-imp.html">AccessRouting</option>
  <option value="chapter-7_5-priority-ordering.html">AccessType</option>
  <option value="permissions_helper_inl.html">AccessValidation</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">AccessViolation</option>
  <option value="appendixb-branchpredictionmechanics.html">Accuracy</option>
  <option value="girqcontroller_qglobalstatics.html">Acknowledge Interrupt</option>
  <option value="chapter-7_5-priority-ordering.html">acknowledgedCpus</option>
  <option value="'6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">Acknowledgment</option>
  <option value="chapter-6_7-mb---full-memory-b.html">Acquisition</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">ActiveCPUCount</option>
  <option value="ipr_getactivesp_inl.html">ActiveStackPointer</option>
  <option value="13_6-stage-implementations.html">actualTarget</option>
  <option value="permissions_helper_inl.html">ACV</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">ACV_FAULT</option>
  <option value="chapter-5_7-mmio-regions.html">Adapter</option>
  <option value="chapter-4_5-ebox---execution-b.html">ADD</option>
  <option value="alpha_sse_int_inl.html">Add64</option>
  <option value="alpha_alu_inl.html">addCarry</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Addition</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">ADDL</option>
  <option value="chapter-4_5-ebox---execution-b.html">ADDLV</option>
  <option value="alpha_sse_int_inl.html">ADDL-V</option>
  <option value="alpha_alu_inl.html">addOverflow</option>
  <option value="alpha_alu_inl.html">addOverflow_fast</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','CoreLib','corelib.html'">addQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">ADDQV</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">Address</option>
  <option value="hwpcb-.html">Address Space Number</option>
  <option value="sharding-mechanism---pte---spa.html">address space partitioning</option>
  <option value="sharding-mechanism---pte---spa.html">address space sharding</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html'">AddressCalculation</option>
  <option value="appendixc-physicaladdressmemorymap.html">AddressClassification</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">AddressComputation</option>
  <option value="appendixc-physicaladdressmemorymap.html">AddressOrdering</option>
  <option value="chapter-5_3-memory-layers-over.html">AddressRange</option>
  <option value="chapter-15---memory-system-imp.html">AddressRouting</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">AddressSpace</option>
  <option value="ipr-hive.html">address-space</option>
  <option value="trait-examples.html">AddressSpaceMatch</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','PCTX_helpers','pctx_helpers.html'">AddressSpaceNumber</option>
  <option value="chapter-8_5-pal-execution-mode.html">AddressStride</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','IprStorage_IBox','iprstorage_ibox.html','permissions_helper_inl','permissions_helper_inl.html','pte_core','pte_core.html'">AddressTranslation</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">ADDS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">ADDT</option>
  <option value="'6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">advance</option>
  <option value="irqcontroller-controllers.html">Advanced Usage</option>
  <option value="'5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html'">Advancement</option>
  <option value="corelib.html">advancePC</option>
  <option value="chapter-2_5-execution-progress.html">AdvanceResult</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">advanceRing</option>
  <option value="chapter-2_5-execution-progress.html">AdvanceSignal</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html'">Alignment</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">ALIGNMENT_FAULT</option>
  <option value="chapter-5_8-loads-and-stores.html">AlignmentCheck</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">AlignmentFault</option>
  <option value="chapter-5_6-safememory---phsyi.html">Allocation</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Alpha</option>
  <option value="'globalIRQController)','girqcontroller_qglobalstatics.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">Alpha AXP</option>
  <option value="purpose-and-audiencechapter1.html">Alpha AXP architecture</option>
  <option value="chapter-1_.html">Alpha AXP emulator</option>
  <option value="chapter-1_2---design-goals-and.html">Alpha hardware fidelity</option>
  <option value="trait-examples.html">alpha_pte_core</option>
  <option value="'Alpha','alpha.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html'">alpha_pte_core.h</option>
  <option value="trait-examples.html">alpha_pte_traits</option>
  <option value="pagetable(pte)subsystem.html">alpha_pte_traits.h</option>
  <option value="trait-examples.html">alpha_pte_traits_ev6_dtb</option>
  <option value="pagetable(pte)subsystem.html">alpha_pte_traits_ev6_dtb.h</option>
  <option value="trait-examples.html">alpha_pte_traits_ev6_itb</option>
  <option value="pagetable(pte)subsystem.html">alpha_pte_traits_ev6_itb.h</option>
  <option value="trait-examples.html">alpha_pte_view</option>
  <option value="pagetable(pte)subsystem.html">alpha_pte_view.h</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Cache Replacement and Invalidation Policies','spam---policies.html'">alpha_spam_bucket.h</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Cache Replacement and Invalidation Policies','spam---policies.html'">alpha_spam_manager.h</option>
  <option value="appendix-h---endianness-rules.html">Alpha21064</option>
  <option value="appendix-h---endianness-rules.html">Alpha21164</option>
  <option value="'8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html','PCTX_helpers','pctx_helpers.html'">Alpha21264</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">AlphaArchitecture</option>
  <option value="'ASA-EMulatR System Reference Guide','license-_-attributions.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','PS_helpers_inl','ps_helpers_inl.html','pte_core','pte_core.html'">AlphaAXP</option>
  <option value="reservationmanager.html">AlphaAXP_LL_SC</option>
  <option value="8_12-pal-register-matrix.html">AlphaAXPArchitectureReferenceManual</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">AlphaCPU</option>
  <option value="purpose-and-audiencechapter1.html">AlphaCPU core</option>
  <option value="irqcontroller-controllers.html">AlphaCPU Integration</option>
  <option value="irqcontroller-controllers.html">AlphaCPU interrupt polling, CPU Integration</option>
  <option value="chapter-1_.html">AlphaCPU worker</option>
  <option value="chapter-9_3-cpu-instantiation-.html">AlphaCPUInstance</option>
  <option value="reservationmanager.html">AlphaCPUIntegration</option>
  <option value="arithextender_helpers.html">AlphaImmediate</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">AlphaPipeline</option>
  <option value="define_helpers.html">AlphaPlatform</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Alpha PTE Traits Usage Guide','trait-examples.html'">AlphaPTE</option>
  <option value="alpha.html">AlphaPTE (struct)</option>
  <option value="appendix-h---endianness-rules.html">AlphaServer</option>
  <option value="alpha_sse_int_inl.html">AlphaSSE</option>
  <option value="axp_attributes_core.html">AlwaysInline</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">AMASK</option>
  <option value="8_12-pal-register-matrix.html">AMOVRM</option>
  <option value="8_12-pal-register-matrix.html">AMOVRR</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">AND</option>
  <option value="define_helpers.html">ANSI</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">API</option>
  <option value="chapter-5_4-virtual-addressing.html">Appendix</option>
  <option value="'13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Architectural</option>
  <option value="chapter-1_2---design-goals-and.html">Architectural barriers</option>
  <option value="purpose-and-audiencechapter1.html">Architectural behavior reproduction</option>
  <option value="chapter-1_2---design-goals-and.html">Architectural correctness</option>
  <option value="purpose-and-audiencechapter1.html">Architectural description</option>
  <option value="chapter-1_.html">Architectural fidelity</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Architectural invariants</option>
  <option value="chapter-1_2---design-goals-and.html">Architectural invariants referenc</option>
  <option value="chapter-1_2---design-goals-and.html">Architectural semantics</option>
  <option value="chapter-1_.html">Architectural specification</option>
  <option value="chapter-1_2---design-goals-and.html">Architectural visibility</option>
  <option value="chapter-2_2-cycle-base-executi.html">ArchitecturalActivity</option>
  <option value="chapter-11-interaction-with-se.html">ArchitecturalBoundary</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">ArchitecturalCommit</option>
  <option value="chapter-2_5-execution-progress.html">ArchitecturalCondition</option>
  <option value="chapter-11-interaction-with-se.html">ArchitecturalConsistency</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">ArchitecturalConstant</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">ArchitecturalContract</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">ArchitecturalCorrectness</option>
  <option value="chapter-4_10-cross-box-interac.html">ArchitecturalDrift</option>
  <option value="appendix-c---glossary-and-acro.html">ArchitecturalEffect</option>
  <option value="chapter-8_10-enforcing-the-pri.html">ArchitecturalFault</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">ArchitecturalFlag</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">ArchitecturalGuarantee</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ArchitecturalLayer</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">ArchitecturalMode</option>
  <option value="chapter-8_5-pal-execution-mode.html">ArchitecturalOffset</option>
  <option value="chapter-11-interaction-with-se.html">ArchitecturalOrdering</option>
  <option value="appendixh-alphapipeline.html">ArchitecturalPC</option>
  <option value="chapter-1_3---major-architectu.html">ArchitecturalProfile</option>
  <option value="chapter-2_6-speculation-policy.html">ArchitecturalRequirement</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">ArchitecturalRule</option>
  <option value="ipr_ic_flush_inl.html">ArchitecturalSemantics</option>
  <option value="chapter-2_3-responsibilities-o.html">ArchitecturalSerialization</option>
  <option value="chapter-2_8-interaction-with-s.html">ArchitecturalSideEffect</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','globalIPR_hot_cold','globalipr_hot_cold.html','PS_helpers_inl','ps_helpers_inl.html'">ArchitecturalState</option>
  <option value="appendix-b---core-types-refere.html">ArchitecturalValue</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ArchitecturalVector</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">ArchitecturalVisibility</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','EXC_SUM_helpers','exc_sum_helpers.html','IprStorage_IBox','iprstorage_ibox.html'">Architecture</option>
  <option value="purpose-and-audiencechapter1.html">Architecture chapters (1–11)</option>
  <option value="exceptions.html">ARITH</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Arithmetic</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','EXC_SUM_helpers','exc_sum_helpers.html'">ArithmeticException</option>
  <option value="alpha_fp_helpers_inl.html">Arithmetic-Legacy</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">ArithmeticShift</option>
  <option value="'6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','EXC_SUM_helpers','exc_sum_helpers.html'">ArithmeticTrap</option>
  <option value="chapter-7_10-traps-and-trapb.html">ArithmeticTrapFlag</option>
  <option value="ipr-hive.html">ASA</option>
  <option value="'ASA-EMulatR System Reference Guide','license-_-attributions.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">ASA_EmulatR</option>
  <option value="appendix-i---global-singletons.html">ASA_EmulatR_ini</option>
  <option value="appendixd-repositorydirectorystructure.html">ASAEmulatr.ini</option>
  <option value="alpha_alu_inl.html">asL</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">ASM</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html','PCTX_helpers','pctx_helpers.html'">ASN</option>
  <option value="trait-examples.html">ASN (Address Space Number)</option>
  <option value="appendix-b---core-types-refere.html">ASN_MAX</option>
  <option value="reservationmanager.html">ASNChange</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">asnGenAtFill</option>
  <option value="irqcontroller-controllers.html">ASN-scoped invalidation, IPI Integration</option>
  <option value="appendix-b---core-types-refere.html">ASNType</option>
  <option value="alpha_alu_inl.html">asQ</option>
  <option value="tracehelpers.html">Assertions</option>
  <option value="chapter-7_9-interrupt-handling.html">Assignment</option>
  <option value="axp_attributes_core.html">Assume</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Exceptions Vector Map','exceptions.html','IPR Hive','ipr-hive.html','PS_helpers_inl','ps_helpers_inl.html'">AST</option>
  <option value="hwpcb-.html">AST Enable Register</option>
  <option value="hwpcb-.html">AST Summary Register</option>
  <option value="ps_helpers_inl.html">ASTDelivery</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html'">ASTEN</option>
  <option value="pctx_helpers.html">ASTEnable</option>
  <option value="'IPR Hive','ipr-hive.html','PCTX_helpers','pctx_helpers.html'">ASTER</option>
  <option value="chapter-7_5-priority-ordering.html">astMode</option>
  <option value="pctx_helpers.html">ASTRequest</option>
  <option value="pctx_helpers.html">ASTRR</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html'">ASTSR</option>
  <option value="appendix-c---glossary-and-acro.html">ASTState</option>
  <option value="ps_helpers_inl.html">ASTThreshold</option>
  <option value="girqcontroller_qglobalstatics.html">Asynchronous Interrupt</option>
  <option value="chapter-2_3-responsibilities-o.html">AsynchronousDevice</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">AsynchronousEvent</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html'">Asynchrony</option>
  <option value="'5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">Atomic</option>
  <option value="irqcontroller-controllers.html">atomic pending IPL mask, Architecture</option>
  <option value="chapter-11-interaction-with-se.html">AtomicBoundary</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">AtomicCorrectness</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">AtomicFailureSemantics</option>
  <option value="define_helpers.html">AtomicFence</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">AtomicIsolation</option>
  <option value="chapter-15---memory-system-imp.html">Atomicity</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">AtomicOperation</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">AtomicPagePointer</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">AtomicReservation</option>
  <option value="chapter-11-interaction-with-se.html">AtomicSemantics</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">AtomicSequence</option>
  <option value="chapter-11-interaction-with-se.html">AtomicState</option>
  <option value="alpha-va-format-contract.html">Attribute</option>
  <option value="chapter-4_2-box-based-executio.html">Attribution</option>
  <option value="chapter-1_.html">Audience</option>
  <option value="purpose-and-audiencechapter1.html">Authoritative reference</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Authority</option>
  <option value="appendix-i---global-singletons.html">AutomaticCleanup</option>
  <option value="'alpha_operate_opcode_helper','alpha_operate_opcode_helper.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','Axp_Attributes_core','axp_attributes_core.html'">AXP</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','TraceHelpers','tracehelpers.html'">AXP_ALWAYS_INLINE</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">AXP_HOT</option>
  <option value="axp_attributes_core.html">AXPAttributes</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Backend</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html'">BackingStore</option>
  <option value="chapter-15---memory-system-imp.html">BackingStoreMapping</option>
  <option value="13_7-stall-mechanics.html">Backpressure</option>
  <option value="appendixb-branchpredictionmechanics.html">Backward</option>
  <option value="chapter-2_7-execution-and-comm.html">BackwardAdvancement</option>
  <option value="chapter-2_8-interaction-with-s.html">BackwardPipelineAdvance</option>
  <option value="chapter-5_5-guestmemory---shar.html">BAR</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Barrier</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">Barrier_EXC</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html'">Barrier_MB</option>
  <option value="chapter-6_4-classes-of-seriali.html">Barrier_NONE</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html'">Barrier_TRAP</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html'">Barrier_WRITE</option>
  <option value="chapter-2_5-execution-progress.html">BarrierBlock</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html'">BarrierCoordination</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">BarrierCoordinator</option>
  <option value="chapter-2_8-interaction-with-s.html">BarrierInitialization</option>
  <option value="chapter-7_10-traps-and-trapb.html">BarrierInstruction</option>
  <option value="chapter-11-interaction-with-se.html">BarrierInteraction</option>
  <option value="chapter-6_6-barrier-release-mo.html">BarrierKind</option>
  <option value="chapter-2_5-execution-progress.html">BarrierMechanics</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html'">BarrierRelease</option>
  <option value="chapter-11-interaction-with-se.html">BarrierReleaseCondition</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">BarrierRequest</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">barriers</option>
  <option value="chapter-7_10-traps-and-trapb.html">BarrierSemantics</option>
  <option value="chapter-2_6-speculation-policy.html">BarrierSerialization</option>
  <option value="chapter-2_7-execution-and-comm.html">BarrierSetup</option>
  <option value="chapter-7_10-traps-and-trapb.html">BarrierStall</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">BarrierStateMachine</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">BarrierSynchronization</option>
  <option value="5_10-memory-barriers-(preview).html">BarrierType</option>
  <option value="appendixd-repositorydirectorystructure.html">base</option>
  <option value="chapter-8_5-pal-execution-mode.html">BaseAddress</option>
  <option value="appendixc-physicaladdressmemorymap.html">BaseAddressRegister</option>
  <option value="spam---policies.html">baseline policy</option>
  <option value="chapter-5_4-virtual-addressing.html">BasePageSize</option>
  <option value="alpha_sse_fp_inl.html">Batch</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html'">Behavior</option>
  <option value="chapter-4_5-ebox---execution-b.html">Below is a consolidated architectural mnemonic list (Alpha AXP base ISA, representative full set), one mnemonic per line, no commentary.</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">BEQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">BGE</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">BGT</option>
  <option value="appendixb-branchpredictionmechanics.html">BHT</option>
  <option value="chapter-4_5-ebox---execution-b.html">BIC</option>
  <option value="appendix-h---endianness-rules.html">BigEndianData</option>
  <option value="appendixb-branchpredictionmechanics.html">Bimodal</option>
  <option value="appendixd-repositorydirectorystructure.html">bin</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">BIS</option>
  <option value="iprstorage_ibox.html">BIST</option>
  <option value="arithextender_helpers.html">bitExtension</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','IprStorage_IBox','iprstorage_ibox.html','pte_core','pte_core.html'">Bitfield</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Bitmap</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','EXC_SUM_helpers','exc_sum_helpers.html'">BitMask</option>
  <option value="arithextender_helpers.html">bitScan</option>
  <option value="chapter-7_9-interrupt-handling.html">Bitset</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Bitwise</option>
  <option value="ipr-hive.html">BIU</option>
  <option value="chapter-4_5-ebox---execution-b.html">BLBC</option>
  <option value="chapter-4_5-ebox---execution-b.html">BLBS</option>
  <option value="chapter-4_5-ebox---execution-b.html">BLE</option>
  <option value="chapter-4_5-ebox---execution-b.html">BLT</option>
  <option value="chapter-4_5-ebox---execution-b.html">BNE</option>
  <option value="chapter-5_13-interaction-with-.html">Bookkeeping</option>
  <option value="appendix-c---glossary-and-acro.html">Boot</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Boot sequence</option>
  <option value="appendix-c---glossary-and-acro.html">BootService</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Borrow</option>
  <option value="1_5-non-goalschapter1.html">Boundaries</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html'">Boundary</option>
  <option value="alpha-va-format-contract.html">BoundaryReference</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">BoundsChecking</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Box</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html'">Boxes</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">BoxResult</option>
  <option value="iprstorage_ibox.html">BPMode</option>
  <option value="ipr-hive.html">BP-mode</option>
  <option value="8_12-pal-register-matrix.html">BPT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">BR</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Branch</option>
  <option value="chapter-4_5-ebox---execution-b.html">BranchCondition</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">BranchEvaluation</option>
  <option value="arithextender_helpers.html">branchImmediate</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.8 Flush Semantics','13_8-flush-semantics.html'">BranchMisprediction</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">BranchOutcome</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','Axp_Attributes_core','axp_attributes_core.html','IprStorage_IBox','iprstorage_ibox.html'">BranchPrediction</option>
  <option value="ipr-hive.html">branch-prediction</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html'">BranchPredictor</option>
  <option value="appendixb-branchpredictionmechanics.html">BranchPredictor.h</option>
  <option value="chapter-2_4---execution-phases.html">BranchResolution</option>
  <option value="chapter-8_10-enforcing-the-pri.html">BranchReturn</option>
  <option value="appendixb-branchpredictionmechanics.html">BranchStrategy</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">branchTaken</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">branchTarget</option>
  <option value="chapter-5_11-load-locked-_-sto.html">breakAllReservations</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">BreakPoint</option>
  <option value="'5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html'">breakReservation</option>
  <option value="'5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">breakReservationsOnCacheLine</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Broadcast</option>
  <option value="'Sharding Mechanism - PTE - SPAMShardManager','sharding-mechanism---pte---spa.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">broadcast invalidation</option>
  <option value="irqcontroller-controllers.html">broadcast invalidation, IPI Integration</option>
  <option value="irqcontroller-controllers.html">broadcast IPI, IPI Integration</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">BSR</option>
  <option value="appendixb-branchpredictionmechanics.html">BTB</option>
  <option value="'13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Bubble</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Sharding Mechanism - PTE - SPAMShardManager','sharding-mechanism---pte---spa.html'">bucket</option>
  <option value="sharding-mechanism---pte---spa.html">bucket index</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">BucketCount</option>
  <option value="sharding-mechanism---pte---spa.html">bucketed lookup</option>
  <option value="chapter-5_7-mmio-regions.html">Buffer</option>
  <option value="'8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">BufferDrain</option>
  <option value="chapter-5_2-design-philosophy.html">Buffering</option>
  <option value="chapter-4_10-cross-box-interac.html">Bug</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','Exceptions Vector Map','exceptions.html'">BUGCHECK</option>
  <option value="8_12-pal-register-matrix.html">BUGCHK</option>
  <option value="define_helpers.html">BuildConfiguration</option>
  <option value="chapter-5_5-guestmemory---shar.html">BulkAccess</option>
  <option value="chapter-5_5-guestmemory---shar.html">BulkOperation</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">bumpAll</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">bumpBoth</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">bumpDTB</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">bumpGlobal</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">bumpITB</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">BusError</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">BusyState</option>
  <option value="define_helpers.html">BWT</option>
  <option value="chapter-6_8-wmb---write-memory.html">Bypass</option>
  <option value="chapter-5_9-write-buffers.html">BypassMode</option>
  <option value="alpha_int_byteops_inl.html">Byte</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">ByteAddressability</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">ByteManipulation</option>
  <option value="appendix-h---endianness-rules.html">ByteOperation</option>
  <option value="alpha_int_byteops_inl.html">ByteOps</option>
  <option value="appendix-h---endianness-rules.html">ByteSwapLayer</option>
  <option value="appendix-a---ev6-internal-proc.html">C_DATA</option>
  <option value="appendix-a---ev6-internal-proc.html">C_SHFT</option>
  <option value="chapter-1_3---major-architectu.html">C++17</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','IPR Hive','ipr-hive.html'">cache</option>
  <option value="spam---policies.html">cache access pattern</option>
  <option value="spam---policies.html">cache configuration</option>
  <option value="sharding-mechanism---pte---spa.html">cache consistency</option>
  <option value="spam---policies.html">cache entry</option>
  <option value="spam---policies.html">cache eviction</option>
  <option value="spam---policies.html">cache flags</option>
  <option value="sharding-mechanism---pte---spa.html">cache flush sharding</option>
  <option value="spam---policies.html">cache hit</option>
  <option value="sharding-mechanism---pte---spa.html">cache invalidation sharding</option>
  <option value="sharding-mechanism---pte---spa.html">cache isolation</option>
  <option value="sharding-mechanism---pte---spa.html">cache locality</option>
  <option value="spam---policies.html">cache management</option>
  <option value="spam---policies.html">cache miss</option>
  <option value="sharding-mechanism---pte---spa.html">cache parallelism</option>
  <option value="sharding-mechanism---pte---spa.html">cache partitioning</option>
  <option value="spam---policies.html">cache replacement</option>
  <option value="sharding-mechanism---pte---spa.html">cache scalability</option>
  <option value="sharding-mechanism---pte---spa.html">cache sharding</option>
  <option value="sharding-mechanism---pte---spa.html">cache subset</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">CacheCoherency</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">CacheControl</option>
  <option value="qtrandomcompat.html">cache-eviction</option>
  <option value="ipr-hive.html">cache-flush</option>
  <option value="chapter-6_4-classes-of-seriali.html">CacheHint</option>
  <option value="chapter-4_4-ibox---instruction.html">CacheHit</option>
  <option value="'5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">CacheLine</option>
  <option value="irqcontroller-controllers.html">cache-line aligned CPU state, Performance Tuning</option>
  <option value="appendix-i---global-singletons.html">CacheLineGranularity</option>
  <option value="chapter-5_11-load-locked-_-sto.html">CacheLineMatch</option>
  <option value="chapter-8_6-pal-and-exceptions.html">CacheManipulation</option>
  <option value="chapter-4_4-ibox---instruction.html">CacheMiss</option>
  <option value="appendix-c---glossary-and-acro.html">CacheParameter</option>
  <option value="chapter-8_3-privilege-levels-i.html">CacheRegister</option>
  <option value="appendix-b---core-types-refere.html">CacheReplacementPolicy</option>
  <option value="1_5-non-goalschapter1.html">CacheTiming</option>
  <option value="chapter-5_4-virtual-addressing.html">Calculation</option>
  <option value="license-_-attributions.html">California</option>
  <option value="exceptions.html">CALL_CENTRY_BEG</option>
  <option value="exceptions.html">CALL_CENTRY_END</option>
  <option value="exceptions.html">CALL_KERNEL_BEG</option>
  <option value="exceptions.html">CALL_KERNEL_END</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','IprStorage_IBox','iprstorage_ibox.html'">CALL_PAL</option>
  <option value="exceptions.html">CALL_PAL_BEG</option>
  <option value="exceptions.html">CALL_PAL_END</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">CALL_PAL_INSTRUCTION</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.9 Write Buffers','chapter-5_9-write-buffers.html'">Callback</option>
  <option value="13_8-flush-semantics.html">Caller</option>
  <option value="chapter-7_3-exception-detectio.html">CallPal</option>
  <option value="'8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Exceptions Vector Map','exceptions.html'">CALLSYS</option>
  <option value="appendixg-instructiongrainmechanics.html">canDualIssue</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html'">CanonicalAddress</option>
  <option value="alpha-va-format-contract.html">Canonicality</option>
  <option value="appendixc-physicaladdressmemorymap.html">CanonicalPARoutingTable</option>
  <option value="trait-examples.html">CanonicalPTE</option>
  <option value="appendix-b---core-types-refere.html">CanonicalType</option>
  <option value="chapter-4_2-box-based-executio.html">Capability</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Capacity</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Carry</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.11 Branch Handling','13_11-branch-handling.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','IPR Hive','ipr-hive.html'">CBox</option>
  <option value="ipr-hive.html">Cbox-CSR</option>
  <option value="'Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">CBoxLib</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">CBoxState</option>
  <option value="appendix-a---ev6-internal-proc.html">CC</option>
  <option value="appendix-a---ev6-internal-proc.html">CC_CTL</option>
  <option value="ipr-hive.html">C-data</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">CentralizedInvalidation</option>
  <option value="chapter-4_5-ebox---execution-b.html">CFLUSH</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">Chapter</option>
  <option value="purpose-and-audiencechapter1.html">Chapter 11 – Architectural Invariants</option>
  <option value="purpose-and-audiencechapter1.html">Chapter 12 – AlphaCPU Core</option>
  <option value="chapter-8_7-pal-and-interrupts.html">Chapter7_ExceptionsFaultsAndInterrupts</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html'">Check</option>
  <option value="'6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html'">checkBarrierRelease</option>
  <option value="'7.4 Exception Detection Points','7_4-exception-detection-points.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">checkInterrupts</option>
  <option value="chapter-5_11-load-locked-_-sto.html">checkReservation</option>
  <option value="iprstorage_ibox.html">ChipID</option>
  <option value="appendix-h---endianness-rules.html">Chipset</option>
  <option value="8_12-pal-register-matrix.html">CHME</option>
  <option value="8_12-pal-register-matrix.html">CHMK</option>
  <option value="8_12-pal-register-matrix.html">CHMS</option>
  <option value="8_12-pal-register-matrix.html">CHMU</option>
  <option value="define_helpers.html">CIX</option>
  <option value="7_4-exception-detection-points.html">ClaimedInterrupt</option>
  <option value="'7.4 Exception Detection Points','7_4-exception-detection-points.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">claimNext</option>
  <option value="axp_attributes_core.html">Clang</option>
  <option value="appendixd-repositorydirectorystructure.html">classes</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Classification</option>
  <option value="13_6-stage-implementations.html">Cleanup</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html'">clear</option>
  <option value="reservationmanager.html">ClearAllReservations</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">clearArithmeticTrap</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">clearDirty</option>
  <option value="'13.8 Flush Semantics','13_8-flush-semantics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">clearIPRStaging</option>
  <option value="'13.8 Flush Semantics','13_8-flush-semantics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">clearMissStaging</option>
  <option value="chapter-7_4-faultdispatcher.html">clearPendingEvents</option>
  <option value="reservationmanager.html">ClearReservation</option>
  <option value="chapter-1_3---major-architectu.html">Clipper</option>
  <option value="spam---policies.html">clock algorithm</option>
  <option value="spam---policies.html">clock hand</option>
  <option value="chapter-2_2-cycle-base-executi.html">ClockCycle</option>
  <option value="chapter-2_2-cycle-base-executi.html">ClockDomain</option>
  <option value="chapter-2_3-responsibilities-o.html">ClockedExecution</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Cache Replacement and Invalidation Policies','spam---policies.html','Alpha PTE Traits Usage Guide','trait-examples.html'">ClockPolicy</option>
  <option value="appendix-a---ev6-internal-proc.html">CLR_MAP</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','PS_helpers_inl','ps_helpers_inl.html'">CM</option>
  <option value="chapter-1_3---major-architectu.html">CMake</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">CMField</option>
  <option value="alpha_alu_inl.html">cmov</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVEQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVGE</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVGT</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVLE</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVLT</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMOVNE</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPBGE</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPEQ</option>
  <option value="alpha_alu_inl.html">cmpEqL</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','CoreLib','corelib.html'">cmpEqQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPLE</option>
  <option value="alpha_alu_inl.html">cmpLeL</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','CoreLib','corelib.html'">cmpLeQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPLT</option>
  <option value="alpha_alu_inl.html">cmpLtL</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','CoreLib','corelib.html'">cmpLtQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPSEQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPSLE</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPSLT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPSUN</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPTEQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPTLE</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPTLT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CMPTUN</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPULE</option>
  <option value="chapter-4_5-ebox---execution-b.html">CMPULT</option>
  <option value="appendix-b---core-types-refere.html">CMType</option>
  <option value="appendixg-instructiongrainmechanics.html">CodeGeneration</option>
  <option value="axp_attributes_core.html">CodeLayout</option>
  <option value="chapter-4_6-fbox---floating-po.html">CodeVolume</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">Coherence</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">Coherency</option>
  <option value="chapter-1_2---design-goals-and.html">Coherency isolation</option>
  <option value="appendix-i---global-singletons.html">CoherencyCoordination</option>
  <option value="global_hwpcbbank_interface.html">ColdIPR</option>
  <option value="appendix-i---global-singletons.html">ColdPartition</option>
  <option value="'Axp_Attributes_core','axp_attributes_core.html','globalIPR_hot_cold','globalipr_hot_cold.html'">ColdPath</option>
  <option value="ipr-hive.html">cold-path</option>
  <option value="chapter-7_9-interrupt-handling.html">Command</option>
  <option value="13_3-pipeline-structure---ring.html">Comment</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Commit</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">commitInstruction</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">commitPending</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">CommitPoint</option>
  <option value="appendix-k----pipeline-retirem.html">commitPrevious</option>
  <option value="chapter-7_2-terminology-and-cl.html">CommitStage</option>
  <option value="chapter-4_10-cross-box-interac.html">Communication</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Comparison</option>
  <option value="alpha_fp_helpers_inl.html">Comparison-Legacy</option>
  <option value="axp_attributes_core.html">CompilerDetection</option>
  <option value="pte_core.html">CompileTime</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">Completion</option>
  <option value="chapter-5_13-interaction-with-.html">CompletionFlag</option>
  <option value="chapter-7_10-traps-and-trapb.html">CompletionRequirement</option>
  <option value="chapter-11-interaction-with-se.html">CompletionSignal</option>
  <option value="chapter-5_2-design-philosophy.html">Complexity</option>
  <option value="purpose-and-audiencechapter1.html">Component boundaries</option>
  <option value="chapter-1_.html">Component contracts</option>
  <option value="chapter-4_10-cross-box-interac.html">Computation</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">computeCallPalEntry</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">ComputedVector</option>
  <option value="chapter-4_2-box-based-executio.html">Concern</option>
  <option value="chapter-5_11-load-locked-_-sto.html">Concurrency</option>
  <option value="chapter-2_2-cycle-base-executi.html">ConcurrencyModel</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">Condition</option>
  <option value="'13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">Conditional</option>
  <option value="tracehelpers.html">ConditionalLogging</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','alpha_alu_inl','alpha_alu_inl.html'">ConditionalMove</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ConditionCode</option>
  <option value="chapter-2_8-interaction-with-s.html">ConditionEvaluation</option>
  <option value="appendixd-repositorydirectorystructure.html">config</option>
  <option value="appendixd-repositorydirectorystructure.html">configLib</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">Configuration</option>
  <option value="chapter-5_7-mmio-regions.html">ConfigurationSpace</option>
  <option value="chapter-7_6-precise-exception-.html">Conflict</option>
  <option value="reservationmanager.html">ConflictWrite</option>
  <option value="chapter-2_6-speculation-policy.html">ConservativeSpeculation</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html'">Consistency</option>
  <option value="'5.7 MMIO Regions','chapter-5_7-mmio-regions.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Console</option>
  <option value="define_helpers.html">ConsoleControl</option>
  <option value="tracehelpers.html">ConsoleOutput</option>
  <option value="8_12-pal-register-matrix.html">ConsoleService</option>
  <option value="13_3-pipeline-structure---ring.html">Constant</option>
  <option value="pte_core.html">Constexpr</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Constraint</option>
  <option value="1_5-non-goalschapter1.html">Constraints</option>
  <option value="shard-scaffolding-ownership.html">constructor injection</option>
  <option value="trait---ctor-usage-examples.html">Constructor pattern</option>
  <option value="'7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Context</option>
  <option value="appendix-i---global-singletons.html">ContextBlock</option>
  <option value="chapter-8_7-pal-and-interrupts.html">ContextFrame</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ContextRestore</option>
  <option value="global_hwpcbbank_interface.html">ContextRevert</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ContextSave</option>
  <option value="chapter-8_10-enforcing-the-pri.html">ContextSeparation</option>
  <option value="global_hwpcbbank_interface.html">ContextSlot</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ContextSnapshot</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','PS_helpers_inl','ps_helpers_inl.html','ReservationManager','reservationmanager.html'">ContextSwitch</option>
  <option value="ipr-hive.html">context-switch</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ContextSwitchPrimitive</option>
  <option value="appendixc-physicaladdressmemorymap.html">ContiguousMemory</option>
  <option value="5_10-memory-barriers-(preview).html">Continuation</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html'">Contract</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">control</option>
  <option value="purpose-and-audiencechapter1.html">Control flow</option>
  <option value="chapter-2_4---execution-phases.html">ControlFlow</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">ControlledInterface</option>
  <option value="chapter-5_7-mmio-regions.html">Controller</option>
  <option value="chapter-1_4---architectural-in.html">Controllers</option>
  <option value="7_4-exception-detection-points.html">ControlLogic</option>
  <option value="chapter-7_2-terminology-and-cl.html">ControlMode</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html','IprStorage_IBox','iprstorage_ibox.html'">ControlRegister</option>
  <option value="'7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ControlTransfer</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">Conversion</option>
  <option value="alpha_fp_helpers_inl.html">Conversion-Legacy</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">ConveyorBelt</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">Coordination</option>
  <option value="chapter-2_4---execution-phases.html">CoordinationEvent</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">CopyOnWrite</option>
  <option value="irqcontroller-controllers.html">Core Interrupt Flow</option>
  <option value="alpha_sse_int_inl.html">CoreArithmeticHelpers</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Axp_Attributes_core','axp_attributes_core.html'">CoreLib</option>
  <option value="'13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">COROUTINE</option>
  <option value="13_8-flush-semantics.html">Corrected</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Correctness</option>
  <option value="chapter-1_2---design-goals-and.html">Correctness over speed</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">CorrectnessGuarantee</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Count</option>
  <option value="appendixb-branchpredictionmechanics.html">Counter</option>
  <option value="arithextender_helpers.html">countTrailingZeros64</option>
  <option value="chapter-4_2-box-based-executio.html">Coupling</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Coverage</option>
  <option value="appendix-c---glossary-and-acro.html">COW</option>
  <option value="appendix-i---global-singletons.html">CPlusPlus20</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">CPlusPlusImplementation</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">CPU</option>
  <option value="irqcontroller-controllers.html">CPU affinity routing, Device Interrupt Integration</option>
  <option value="girqcontroller_qglobalstatics.html">CPU IPL (Interrupt Priority Level)</option>
  <option value="girqcontroller_qglobalstatics.html">CPU IRQ State</option>
  <option value="irqcontroller-controllers.html">CPU run loop integration, CPU Integration</option>
  <option value="define_helpers.html">CPU_EV</option>
  <option value="appendix-b---core-types-refere.html">CPU_ID_INVALID</option>
  <option value="'8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">CPUContext</option>
  <option value="currentcputls.html">CPUContextBinding</option>
  <option value="chapter-2_2-cycle-base-executi.html">CPUCoordination</option>
  <option value="'Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">cpuCoreLib</option>
  <option value="13_3-pipeline-structure---ring.html">cpuCoreLib/AlphaPipeline.h</option>
  <option value="chapter-9_3-cpu-instantiation-.html">cpuError</option>
  <option value="trait-examples.html">CPUFamily</option>
  <option value="chapter-9_3-cpu-instantiation-.html">cpuHalted</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','CurrentCpuTls','currentcputls.html'">CPUId</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html'">CPUIdentifier</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUIdentity</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html'">CPUIdType</option>
  <option value="chapter-2_2-cycle-base-executi.html">CPUInstance</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUInstantiation</option>
  <option value="oniplchanged_inl.html">CPUInterruptState</option>
  <option value="oniplchanged_inl.html">CPUIpl</option>
  <option value="girqcontroller_qglobalstatics.html">CPUIRQState</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">CPUIsolation</option>
  <option value="shard-scaffolding-ownership.html">cpuList</option>
  <option value="chapter-11-interaction-with-se.html">CPUNotification</option>
  <option value="chapter-2_2-cycle-base-executi.html">CPUOwnership</option>
  <option value="'5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">CPUReservation</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUState</option>
  <option value="'Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html','Alpha PTE Traits Usage Guide','trait-examples.html'">CPUStateIPRInterface</option>
  <option value="trait---ctor-usage-examples.html">CPUStateIPRInterface CTOR</option>
  <option value="trait---ctor-usage-examples.html">CPUStateIPRInterface per-CPU instantiation</option>
  <option value="trait---ctor-usage-examples.html">CPUStateIPRInterface SPAMShardManager pointer</option>
  <option value="trait---ctor-usage-examples.html">CPUStateIPRInterface SPAMShardManager reference</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUStateManager</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUStateManager_h</option>
  <option value="oniplchanged_inl.html">CPUtoIRQBoundary</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUWorker</option>
  <option value="chapter-9_3-cpu-instantiation-.html">CPUWorkerStruct</option>
  <option value="chapter-9_3-cpu-instantiation-.html">createWorkers</option>
  <option value="tracehelpers.html">Critical</option>
  <option value="chapter-2_3-responsibilities-o.html">CriticalPath</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">CrossBoundaryViolation</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">CrossCPU</option>
  <option value="chapter-1_2---design-goals-and.html">Cross-CPU synchronization</option>
  <option value="chapter-2_2-cycle-base-executi.html">CrossCPUCommunication</option>
  <option value="chapter-8_7-pal-and-interrupts.html">CrossCPUCoordination</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">CrossCPUEvent</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">CSERVE</option>
  <option value="ipr-hive.html">C-shift</option>
  <option value="chapter-5_5-guestmemory---shar.html">CSR</option>
  <option value="chapter-4_7---mbox---memory-bo.html">CTLZ</option>
  <option value="chapter-4_7---mbox---memory-bo.html">CTPOP</option>
  <option value="chapter-4_7---mbox---memory-bo.html">CTTZ</option>
  <option value="arithextender_helpers.html">ctz</option>
  <option value="trait-examples.html">CurrentASN</option>
  <option value="currentcputls.html">CurrentCpuTLS</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','PS_helpers_inl','ps_helpers_inl.html'">CurrentMode</option>
  <option value="spam---policies.html">custom invalidation policy</option>
  <option value="spam---policies.html">custom replacement policy</option>
  <option value="irqcontroller-controllers.html">custom routing policies, Advanced Topics</option>
  <option value="define_helpers.html">CustomPlatform</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTFQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTQF</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTQS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTQT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTST</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTTQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">CVTTS</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Cycle</option>
  <option value="chapter-2_2-cycle-base-executi.html">CycleAccounting</option>
  <option value="purpose-and-audiencechapter1.html">Cycle-based emulator</option>
  <option value="chapter-1_.html">Cycle-based execution</option>
  <option value="chapter-1_2---design-goals-and.html">Cycle-based run loop</option>
  <option value="chapter-2_2-cycle-base-executi.html">CycleBasedExecution</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">CycleCount</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html'">CycleCounter</option>
  <option value="ipr-hive.html">cycle-counter</option>
  <option value="13_2-pipeline-role-and-design.html">CycleDriven</option>
  <option value="chapter-2_2-cycle-base-executi.html">CycleExecutionModel</option>
  <option value="chapter-2_2-cycle-base-executi.html">CycleGranularity</option>
  <option value="chapter-2_4---execution-phases.html">CycleIncrement</option>
  <option value="chapter-2_3-responsibilities-o.html">CycleInvariant</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html'">CycleIteration</option>
  <option value="appendixh-alphapipeline.html">CycleMechanics</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">CyclePhase</option>
  <option value="chapter-2_2-cycle-base-executi.html">CycleTiming</option>
  <option value="'5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','pte_core','pte_core.html'">Data</option>
  <option value="hwpcb-.html">Data Alignment Trap</option>
  <option value="purpose-and-audiencechapter1.html">Data flow</option>
  <option value="appendix-h---endianness-rules.html">DataAccess</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">DataForwarding</option>
  <option value="appendix-b---core-types-refere.html">DataRealm</option>
  <option value="chapter-6_8-wmb---write-memory.html">DataStructure</option>
  <option value="trait-examples.html">DataTLB</option>
  <option value="chapter-4_4-ibox---instruction.html">DataTranslation</option>
  <option value="appendix-c---glossary-and-acro.html">DataTranslationBuffer</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html'">DATFX</option>
  <option value="appendix-a---ev6-internal-proc.html">DC_CTL</option>
  <option value="appendix-a---ev6-internal-proc.html">DC_STAT</option>
  <option value="ipr-hive.html">D-cache</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">DE</option>
  <option value="'Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','TraceHelpers','tracehelpers.html'">Debug</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">Debuggability</option>
  <option value="chapter-1_2---design-goals-and.html">Debuggable execution</option>
  <option value="chapter-2_4---execution-phases.html">Debugger</option>
  <option value="chapter-2_4---execution-phases.html">DebuggerHook</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">DebuggerIntegration</option>
  <option value="chapter-5_7-mmio-regions.html">Debugging</option>
  <option value="irqcontroller-controllers.html">Debugging &amp; Diagnostics</option>
  <option value="chapter-2_2-cycle-base-executi.html">DebugReplay</option>
  <option value="8_12-pal-register-matrix.html">DebugService</option>
  <option value="chapter-2_4---execution-phases.html">DebugSummary</option>
  <option value="purpose-and-audiencechapter1.html">DEC Alpha fidelity</option>
  <option value="chapter-1_.html">DEC Alpha hardware</option>
  <option value="13_2-pipeline-role-and-design.html">Decision</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">Decode</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">DecodeCache</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">DecodedInstruction</option>
  <option value="pctx_helpers.html">decodePCTX_ASN</option>
  <option value="pctx_helpers.html">decodePCTX_ASTER</option>
  <option value="pctx_helpers.html">decodePCTX_ASTRR</option>
  <option value="pctx_helpers.html">decodePCTX_FPE</option>
  <option value="pctx_helpers.html">decodePCTX_PPCE</option>
  <option value="appendix-i---global-singletons.html">DecoderTable</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">DecodeStage</option>
  <option value="trait-examples.html">decodeVAFromTag</option>
  <option value="alpha-va-format-contract.html">Default</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Cache Replacement and Invalidation Policies','spam---policies.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DefaultInvalidationStrategy</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Deferred</option>
  <option value="chapter-7_10-traps-and-trapb.html">DeferredDelivery</option>
  <option value="chapter-6_9-excb---exception-b.html">DeferredFault</option>
  <option value="chapter-5_8-loads-and-stores.html">DeferredWriteback</option>
  <option value="'Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">deferWriteback</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html'">Delegation</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">DelegationModel</option>
  <option value="chapter-2_4---execution-phases.html">DeliverableInterrupt</option>
  <option value="exceptionpreparation_inl.html">deliverException</option>
  <option value="7_4-exception-detection-points.html">deliverInterrupt</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.10 Exception Precision','13_10-exception-precision.html'">Delivery</option>
  <option value="chapter-11-interaction-with-se.html">DeliveryCompletion</option>
  <option value="chapter-7_8-pal-mode-entry.html">DeliveryCondition</option>
  <option value="chapter-7_10-traps-and-trapb.html">DeliveryOrdering</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">DeliveryPrecision</option>
  <option value="chapter-7_10-traps-and-trapb.html">DeliverySemantics</option>
  <option value="chapter-8_7-pal-and-interrupts.html">DeliverySequence</option>
  <option value="chapter-5_4-virtual-addressing.html">DemandPaging</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">Dependency</option>
  <option value="13_2-pipeline-role-and-design.html">Design</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">DesignChoice</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">DesignPhilosophy</option>
  <option value="chapter-2_6-speculation-policy.html">DEStage</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.10 Exception Precision','13_10-exception-precision.html'">Detection</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Determinism</option>
  <option value="13_8-flush-semantics.html">Deterministic</option>
  <option value="chapter-1_2---design-goals-and.html">Deterministic execution</option>
  <option value="chapter-1_2---design-goals-and.html">Deterministic replay</option>
  <option value="chapter-8_10-enforcing-the-pri.html">DeterministicBehavior</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html'">DeterministicExecution</option>
  <option value="chapter-2_3-responsibilities-o.html">DeterministicOrdering</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Developer orientation</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Device</option>
  <option value="irqcontroller-controllers.html">Device Integration</option>
  <option value="irqcontroller-controllers.html">device interrupt registration, Device Interrupt Integration</option>
  <option value="girqcontroller_qglobalstatics.html">Device IRQ</option>
  <option value="girqcontroller_qglobalstatics.html">Device IRQ Vector</option>
  <option value="chapter-1_2---design-goals-and.html">Device isolation</option>
  <option value="irqcontroller-controllers.html">device ISR dispatch, Device Interrupt Integration</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Device models</option>
  <option value="appendixc-physicaladdressmemorymap.html">DeviceAddressSpace</option>
  <option value="chapter-7_2-terminology-and-cl.html">DeviceCompletion</option>
  <option value="appendixc-physicaladdressmemorymap.html">DeviceCSR</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">DeviceDriver</option>
  <option value="chapter-5_3-memory-layers-over.html">DeviceEmulator</option>
  <option value="appendix-h---endianness-rules.html">DeviceEndianness</option>
  <option value="chapter-15---memory-system-imp.html">DeviceIntegration</option>
  <option value="chapter-7_2-terminology-and-cl.html">DeviceInterrupt</option>
  <option value="chapter-7_5-priority-ordering.html">deviceInterruptVector</option>
  <option value="appendixd-repositorydirectorystructure.html">deviceLib</option>
  <option value="chapter-2_3-responsibilities-o.html">DeviceOperation</option>
  <option value="chapter-15---memory-system-imp.html">DeviceRouting</option>
  <option value="chapter-1_4---architectural-in.html">Devices</option>
  <option value="chapter-8_7-pal-and-interrupts.html">DeviceSource</option>
  <option value="'8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">DeviceState</option>
  <option value="appendixd-repositorydirectorystructure.html">DeviceTemplate</option>
  <option value="chapter-1_.html">DevSpace Architecture (Ch.1–11)</option>
  <option value="chapter-1_.html">DevSpace Implementation (Ch.12–22)</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','Exceptions Vector Map','exceptions.html'">DFAULT</option>
  <option value="chapter-7_5-priority-ordering.html">DFAULT_ACV</option>
  <option value="chapter-7_5-priority-ordering.html">DFAULT_FOE</option>
  <option value="chapter-7_5-priority-ordering.html">DFAULT_FOR</option>
  <option value="chapter-7_5-priority-ordering.html">DFAULT_FOW</option>
  <option value="alpha_fp_helpers_inl.html">DFloat</option>
  <option value="13_4-pipelineslot-structure.html">di</option>
  <option value="tracehelpers.html">Diagnostics</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">DirectInvocation</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">DirectVector</option>
  <option value="'13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Discard</option>
  <option value="chapter-2_2-cycle-base-executi.html">DiscreteTime</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Dispatch</option>
  <option value="chapter-8_5-pal-execution-mode.html">DispatchAddress</option>
  <option value="'7.7 Priority Ordering','chapter-7_6-precise-exception-.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Dispatcher</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">DispatchMechanism</option>
  <option value="chapter-8_5-pal-execution-mode.html">DispatchStub</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">DispatchTable</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">Displacement</option>
  <option value="appendixb-branchpredictionmechanics.html">DisplacementBased</option>
  <option value="1_5-non-goalschapter1.html">Distinction</option>
  <option value="chapter-4_5-ebox---execution-b.html">Divide</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','EXC_SUM_helpers','exc_sum_helpers.html'">DivideByZero</option>
  <option value="alpha_fp_helpers_inl.html">Division</option>
  <option value="chapter-4_6-fbox---floating-po.html">DivisionByZero</option>
  <option value="chapter-4_5-ebox---execution-b.html">DIVL</option>
  <option value="chapter-4_5-ebox---execution-b.html">DIVLV</option>
  <option value="chapter-4_5-ebox---execution-b.html">DIVQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">DIVQV</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">DIVS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">DIVT</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">DMA</option>
  <option value="appendix-i---global-singletons.html">DMACoherencyManager</option>
  <option value="reservationmanager.html">DMAWrite</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">documentation</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">domain</option>
  <option value="chapter-1_2---design-goals-and.html">Domain isolation</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html'">Domains</option>
  <option value="alpha_sse_fp_inl.html">DoublePrecision</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Drain</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">DRAINA</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','5.9 Write Buffers','chapter-5_9-write-buffers.html'">DrainCondition</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Draining</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">drainWriteBuffers</option>
  <option value="chapter-1_3---major-architectu.html">DS10</option>
  <option value="appendixd-repositorydirectorystructure.html">DS10_V6_2.exe</option>
  <option value="chapter-1_3---major-architectu.html">DS20</option>
  <option value="appendixd-repositorydirectorystructure.html">DS20_V6_2.exe</option>
  <option value="appendixd-repositorydirectorystructure.html">DS20L_V6_2.exe</option>
  <option value="chapter-7_3-exception-detectio.html">DStream</option>
  <option value="chapter-7_5-priority-ordering.html">DStreamFaultType</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','IPR Hive','ipr-hive.html','permissions_helper_inl','permissions_helper_inl.html','pte_core','pte_core.html'">DTB</option>
  <option value="appendix-a---ev6-internal-proc.html">DTB_ALTMODE</option>
  <option value="appendix-a---ev6-internal-proc.html">DTB_ASN0</option>
  <option value="appendix-a---ev6-internal-proc.html">DTB_IS0</option>
  <option value="appendix-a---ev6-internal-proc.html">DTB_IS1</option>
  <option value="exceptions.html">DTB_MISS</option>
  <option value="chapter-7_5-priority-ordering.html">DTB_MISS_DOUBLE_3</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">DTB_MISS_DOUBLE_4</option>
  <option value="chapter-7_3-exception-detectio.html">Dtb_miss_native</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">DTB_MISS_SINGLE</option>
  <option value="exceptions.html">DTB_PTE_FAULT</option>
  <option value="exceptions.html">DTB_PTE_NATIVE</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DTB_PTE0</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DTB_PTE1</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DTB_TAG0</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DTB_TAG1</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">DtbAcv</option>
  <option value="ipr-hive.html">DTB-ASN</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">DTBInvalidation</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">DTBM_DOUBLE</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">DTBM_SINGLE</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">DTBManagerType</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">DtbMiss</option>
  <option value="chapter-8_5-pal-execution-mode.html">DTBMissDouble</option>
  <option value="chapter-8_5-pal-execution-mode.html">DTBMissNative</option>
  <option value="chapter-8_5-pal-execution-mode.html">DTBMissSingle</option>
  <option value="ipr-hive.html">DTB-pte</option>
  <option value="ipr-hive.html">DTB-tag</option>
  <option value="shard-scaffolding-ownership.html">DTBVictimPolicy</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">DualAxis</option>
  <option value="appendixg-instructiongrainmechanics.html">DualCache</option>
  <option value="appendixd-repositorydirectorystructure.html">DualDTB</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Alpha PTE Traits Usage Guide','trait-examples.html'">DualDTBManagerInterface</option>
  <option value="pagetable(pte)subsystem.html">DualDTBManagerInterface.h</option>
  <option value="13_6-stage-implementations.html">DualIssue</option>
  <option value="chapter-5_6-safememory---phsyi.html">Duplication</option>
  <option value="13_5-pipeline-execution---tick.html">EarlyReturn</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">EBox</option>
  <option value="appendixd-repositorydirectorystructure.html">EBoxLib</option>
  <option value="trait-examples.html">EBoxVAState</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html'">ECB</option>
  <option value="irqcontroller-controllers.html">edge-triggered interrupt, Device Interrupt Integration</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html'">EffectiveAddress</option>
  <option value="chapter-8_7-pal-and-interrupts.html">ElevatedIPL</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ElevatedPrivilege</option>
  <option value="girqcontroller_qglobalstatics.html">Emulated Interrupt</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html'">Emulator</option>
  <option value="define_helpers.html">EmulatorConfiguration</option>
  <option value="shard-scaffolding-ownership.html">EmulatorManager</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">EmulatorSettings</option>
  <option value="appendix-b---core-types-refere.html">EmulatorSubsystem</option>
  <option value="'ASA-EMulatR System Reference Guide','license-_-attributions.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html'">EMulatR</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">EmulatR_init</option>
  <option value="appendixd-repositorydirectorystructure.html">EmulatR_init.cpp</option>
  <option value="appendix-i---global-singletons.html">EmulatR_init_cpp</option>
  <option value="license-_-attributions.html">EmulatRAppUni</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">emulatrLib</option>
  <option value="7_4-exception-detection-points.html">Enable</option>
  <option value="chapter-4_2-box-based-executio.html">Encapsulation</option>
  <option value="pctx_helpers.html">encodePCTX</option>
  <option value="chapter-6_7-mb---full-memory-b.html">Encoding</option>
  <option value="appendix-h---endianness-rules.html">Endianness</option>
  <option value="chapter-5_5-guestmemory---shar.html">EndPA</option>
  <option value="'5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">Enforcement</option>
  <option value="chapter-5_9-write-buffers.html">Enqueue</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">enterPal</option>
  <option value="'7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html'">enterPalMode</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">Entry</option>
  <option value="spam---policies.html">entry invalidation</option>
  <option value="chapter-8_5-pal-execution-mode.html">EntryAddress</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">EntryBarrier</option>
  <option value="chapter-8_6-pal-and-exceptions.html">EntryIPL</option>
  <option value="chapter-8_5-pal-execution-mode.html">EntryMapping</option>
  <option value="chapter-8_4-call_pal---enterin.html">EntryMetadata</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">EntryPC</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">EntryPoint</option>
  <option value="chapter-8_4-call_pal---enterin.html">EntryReason</option>
  <option value="chapter-8_5-pal-execution-mode.html">EntryStride</option>
  <option value="chapter-8_7-pal-and-interrupts.html">EntryTransfer</option>
  <option value="chapter-8_4-call_pal---enterin.html">EntryVector</option>
  <option value="chapter-6_4-classes-of-seriali.html">Enumeration</option>
  <option value="appendix-c---glossary-and-acro.html">Environment</option>
  <option value="appendix-c---glossary-and-acro.html">EnvironmentVariable</option>
  <option value="license-_-attributions.html">envysys_com</option>
  <option value="license-_-attributions.html">eNVySystems</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Epoch</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">Equality</option>
  <option value="chapter-4_5-ebox---execution-b.html">EQV</option>
  <option value="tracehelpers.html">Error</option>
  <option value="chapter-1_3---major-architectu.html">ES40</option>
  <option value="appendixd-repositorydirectorystructure.html">ES40_V6_2.exe</option>
  <option value="chapter-1_3---major-architectu.html">ES45</option>
  <option value="appendixd-repositorydirectorystructure.html">ES45_V6_2.exe</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">ESP</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','define_helpers','define_helpers.html','EXC_SUM_helpers','exc_sum_helpers.html','PS_helpers_inl','ps_helpers_inl.html'">EV4</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','define_helpers','define_helpers.html','EXC_SUM_helpers','exc_sum_helpers.html','PS_helpers_inl','ps_helpers_inl.html'">EV5</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','define_helpers','define_helpers.html','EXC_SUM_helpers','exc_sum_helpers.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','PCTX_helpers','pctx_helpers.html','PS_helpers_inl','ps_helpers_inl.html','pte_core','pte_core.html'">EV6</option>
  <option value="chapter-1_.html">EV6 (21264)</option>
  <option value="purpose-and-audiencechapter1.html">EV6 (21264) target</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Alpha PTE Traits Usage Guide','trait-examples.html'">Ev6_DtbPteTraits</option>
  <option value="chapter-1_3---major-architectu.html">EV67</option>
  <option value="chapter-1_3---major-architectu.html">EV68</option>
  <option value="chapter-2_6-speculation-policy.html">EV6Silicon</option>
  <option value="appendixd-repositorydirectorystructure.html">Ev6SiliconTLB</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">Ev6Translator</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">Evaluation</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">Event</option>
  <option value="chapter-7_10-traps-and-trapb.html">EventBit</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">EventBitmask</option>
  <option value="chapter-7_5-priority-ordering.html">eventClass</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">EventClassification</option>
  <option value="chapter-11-interaction-with-se.html">EventClearance</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">EventClearing</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventDeferral</option>
  <option value="chapter-8_7-pal-and-interrupts.html">EventDelivery</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventDispatch</option>
  <option value="chapter-2_4---execution-phases.html">EventEvaluation</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventHandling</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventInjection</option>
  <option value="chapter-7_10-traps-and-trapb.html">EventIntegrity</option>
  <option value="chapter-7_10-traps-and-trapb.html">EventIsolation</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">EventLifecycle</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">EventMask</option>
  <option value="chapter-11-interaction-with-se.html">EventOrdering</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventOrigin</option>
  <option value="'6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">EventPending</option>
  <option value="chapter-7_10-traps-and-trapb.html">EventPreservation</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">EventPriority</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">EventQueue</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventRouting</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventSampling</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventSource</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">EventState</option>
  <option value="chapter-7_2-terminology-and-cl.html">EventVector</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">Eviction</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">EX</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','13.10 Exception Precision','13_10-exception-precision.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','ExceptionStateUpdate_inl','exceptionstateupdate_inl.html'">EXC_ADDR</option>
  <option value="chapter-7_5-priority-ordering.html">exc_Mask</option>
  <option value="'6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','EXC_SUM_helpers','exc_sum_helpers.html','ExceptionStateUpdate_inl','exceptionstateupdate_inl.html'">EXC_SUM</option>
  <option value="ipr-hive.html">exc-addr</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">EXCB</option>
  <option value="chapter-1_2---design-goals-and.html">EXCB barrier</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','IPR Hive','ipr-hive.html'">exception</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Exception semantics</option>
  <option value="exceptions.html">Exception Vector Map</option>
  <option value="exc_sum_helpers.html">ExceptionAccounting</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">ExceptionAddress</option>
  <option value="chapter-7_2-terminology-and-cl.html">ExceptionalEvent</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ExceptionBarrier</option>
  <option value="chapter-11-interaction-with-se.html">ExceptionBoundary</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">exceptionClass</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html'">ExceptionClass_EV6</option>
  <option value="chapter-8_4-call_pal---enterin.html">ExceptionClassification</option>
  <option value="global_hwpcbbank_interface.html">ExceptionContext</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">ExceptionDelivery</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ExceptionDispatch</option>
  <option value="chapter-8_10-enforcing-the-pri.html">ExceptionEnforcement</option>
  <option value="'8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','PS_helpers_inl','ps_helpers_inl.html'">ExceptionEntry</option>
  <option value="appendixd-repositorydirectorystructure.html">ExceptionFactory</option>
  <option value="corelib.html">ExceptionFactory_inl</option>
  <option value="exceptionfactory_inl.html">ExceptionFactory_inl.h</option>
  <option value="chapter-8_3-privilege-levels-i.html">ExceptionFrame</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">ExceptionHandler</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ExceptionHandling</option>
  <option value="chapter-11-interaction-with-se.html">ExceptionInteraction</option>
  <option value="appendixd-repositorydirectorystructure.html">exceptionLib</option>
  <option value="appendixd-repositorydirectorystructure.html">ExceptionMapping</option>
  <option value="exceptionmapping_inl.html">ExceptionMapping_inl</option>
  <option value="chapter-8_6-pal-and-exceptions.html">ExceptionMasking</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">ExceptionModel</option>
  <option value="chapter-8_5-pal-execution-mode.html">ExceptionOffset</option>
  <option value="chapter-7_10-traps-and-trapb.html">ExceptionOrdering</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">ExceptionPrecision</option>
  <option value="exceptionpreparation_inl.html">ExceptionPreparation_inl</option>
  <option value="chapter-2_5-execution-progress.html">ExceptionPriority</option>
  <option value="'6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','EXC_SUM_helpers','exc_sum_helpers.html'">ExceptionRegister</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ExceptionReturn</option>
  <option value="define_helpers.html">ExceptionSafety</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">ExceptionSemantics</option>
  <option value="chapter-6_9-excb---exception-b.html">ExceptionState</option>
  <option value="exceptionstateupdate_inl.html">ExceptionStateUpdate_inl</option>
  <option value="appendix-c---glossary-and-acro.html">ExceptionStatus</option>
  <option value="'8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','EXC_SUM_helpers','exc_sum_helpers.html'">ExceptionSummary</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">ExceptionVector</option>
  <option value="ipr-hive.html">exc-mask</option>
  <option value="ipr-hive.html">exc-sum</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">ExecTrace</option>
  <option value="13_8-flush-semantics.html">EXECTRACE_PIPELINE_FLUSH</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">EXECTRACE_WB_RETIRE</option>
  <option value="chapter-4_3-relationship-betwe.html">ExecUnit</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">execute</option>
  <option value="chapter-5_4-virtual-addressing.html">ExecuteDisable</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html'">executeEXCB</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html'">executeMB</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ExecuteMethod</option>
  <option value="permissions_helper_inl.html">ExecutePermission</option>
  <option value="'8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','13.8 Flush Semantics','13_8-flush-semantics.html'">executeREI</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">ExecuteStage</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">executeTRAPB</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html'">executeWMB</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">execution</option>
  <option value="chapter-1_.html">Execution interaction</option>
  <option value="chapter-1_2---design-goals-and.html">Execution isolation</option>
  <option value="chapter-1_.html">Execution model</option>
  <option value="purpose-and-audiencechapter1.html">Execution model definition</option>
  <option value="chapter-2_3-responsibilities-o.html">ExecutionAdvance</option>
  <option value="chapter-2_5-execution-progress.html">ExecutionBlock</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html'">ExecutionBoundary</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">ExecutionBox</option>
  <option value="chapter-4_3-relationship-betwe.html">executionBoxDecoder</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','CurrentCpuTls','currentcputls.html'">ExecutionContext</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">ExecutionCoordinator</option>
  <option value="chapter-9_3-cpu-instantiation-.html">ExecutionCoordinator_h</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ExecutionDelegation</option>
  <option value="chapter-2_5-execution-progress.html">ExecutionDependency</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">ExecutionDispatch</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">ExecutionEngine</option>
  <option value="chapter-5_13-interaction-with-.html">ExecutionFlow</option>
  <option value="chapter-8_4-call_pal---enterin.html">ExecutionFlush</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">ExecutionIsolation</option>
  <option value="chapter-2_5-execution-progress.html">ExecutionLatency</option>
  <option value="chapter-2_2-cycle-base-executi.html">ExecutionLoop</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">ExecutionMode</option>
  <option value="'2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">ExecutionOrder</option>
  <option value="chapter-7_10-traps-and-trapb.html">ExecutionOrdering</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">ExecutionPhase</option>
  <option value="chapter-2_6-speculation-policy.html">ExecutionPolicy</option>
  <option value="chapter-2_5-execution-progress.html">ExecutionProgress</option>
  <option value="chapter-8_10-enforcing-the-pri.html">ExecutionRestart</option>
  <option value="chapter-8_3-privilege-levels-i.html">ExecutionRestriction</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">ExecutionStage</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ExecutionState</option>
  <option value="chapter-8_10-enforcing-the-pri.html">ExecutionTimeCheck</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">ExecutionTrace</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">ExecutionUnit</option>
  <option value="hwpcb-.html">Executive Stack Pointer</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','PS_helpers_inl','ps_helpers_inl.html'">ExecutiveMode</option>
  <option value="ipr-hive.html">executive-stack</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">ExitBarrier</option>
  <option value="chapter-5_5-guestmemory---shar.html">Expansion</option>
  <option value="chapter-1_2---design-goals-and.html">Explicit barrier coordination</option>
  <option value="chapter-1_2---design-goals-and.html">Explicit serialization</option>
  <option value="chapter-9_3-cpu-instantiation-.html">ExplicitIdentity</option>
  <option value="chapter-2_3-responsibilities-o.html">ExplicitOrdering</option>
  <option value="chapter-5_2-design-philosophy.html">ExplicitSerialization</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html'">EXStage</option>
  <option value="alpha_int_byteops_inl.html">EXT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">EXTBL</option>
  <option value="chapter-4_5-ebox---execution-b.html">EXTLH</option>
  <option value="chapter-4_5-ebox---execution-b.html">EXTLL</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">EXTQH</option>
  <option value="chapter-4_5-ebox---execution-b.html">EXTQL</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','pte_core','pte_core.html'">extract</option>
  <option value="pte_core.html">extractField</option>
  <option value="corelib.html">extractFunction</option>
  <option value="corelib.html">extractOpcode</option>
  <option value="corelib.html">extractRA</option>
  <option value="corelib.html">extractRB</option>
  <option value="corelib.html">extractRC</option>
  <option value="chapter-4_5-ebox---execution-b.html">EXTWH</option>
  <option value="chapter-4_5-ebox---execution-b.html">EXTWL</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">Failure</option>
  <option value="alpha_sse_fp_inl.html">Fallback</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">FastPath</option>
  <option value="13_8-flush-semantics.html">Fatal</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Fault</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Fault dispatch</option>
  <option value="irqcontroller-controllers.html">fault sink integration, CPU Integration</option>
  <option value="chapter-8_4-call_pal---enterin.html">FAULT_ACV</option>
  <option value="chapter-8_4-call_pal---enterin.html">FAULT_ARITH</option>
  <option value="chapter-8_4-call_pal---enterin.html">FAULT_DTBM</option>
  <option value="chapter-8_4-call_pal---enterin.html">FAULT_ITB</option>
  <option value="chapter-8_4-call_pal---enterin.html">FAULT_UNALIGNED</option>
  <option value="chapter-5_4-virtual-addressing.html">FaultBit</option>
  <option value="chapter-8_4-call_pal---enterin.html">FaultClassification</option>
  <option value="chapter-7_2-terminology-and-cl.html">FaultContainment</option>
  <option value="chapter-8_6-pal-and-exceptions.html">FaultDeferral</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">FaultDelivery</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','permissions_helper_inl','permissions_helper_inl.html'">FaultDetection</option>
  <option value="chapter-2_5-execution-progress.html">FaultDispatch</option>
  <option value="'13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">faultDispatched</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">FaultDispatcher</option>
  <option value="chapter-8_7-pal-and-interrupts.html">FaultDispatcher_h</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','EXC_SUM_helpers','exc_sum_helpers.html'">FaultHandling</option>
  <option value="chapter-7_7-exception-delivery.html">FaultingInstruction</option>
  <option value="chapter-2_4---execution-phases.html">FaultingPC</option>
  <option value="chapter-8_6-pal-and-exceptions.html">FaultMasking</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','Alpha PTE Traits Usage Guide','trait-examples.html'">FaultOnExecute</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','Alpha PTE Traits Usage Guide','trait-examples.html'">FaultOnRead</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','Alpha PTE Traits Usage Guide','trait-examples.html'">FaultOnWrite</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">faultPC</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">faultPending</option>
  <option value="chapter-8_7-pal-and-interrupts.html">FaultQueue</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">FaultRecording</option>
  <option value="tracehelpers.html">FaultReporting</option>
  <option value="chapter-7_2-terminology-and-cl.html">FaultSemantics</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">FaultState</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">FaultType</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','ExceptionStateUpdate_inl','exceptionstateupdate_inl.html'">faultVA</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">FaultVector</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBEQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBGE</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBGT</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBLE</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBLT</option>
  <option value="chapter-4_5-ebox---execution-b.html">FBNE</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">FBox</option>
  <option value="appendixd-repositorydirectorystructure.html">FBoxLib</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVEQ</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVGE</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVGT</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVLE</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVLT</option>
  <option value="chapter-4_6-fbox---floating-po.html">FCMOVNE</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Exceptions Vector Map','exceptions.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html'">FEN</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Fence</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Fetch</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html'">FETCH_M</option>
  <option value="chapter-4_4-ibox---instruction.html">fetchAndDecode</option>
  <option value="chapter-8_10-enforcing-the-pri.html">FetchBlock</option>
  <option value="chapter-4_4-ibox---instruction.html">fetchNext</option>
  <option value="appendixh-alphapipeline.html">FetchPC</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">FetchRestart</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">FetchResult</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">FetchStage</option>
  <option value="alpha_fp_helpers_inl.html">FFloat</option>
  <option value="chapter-4_2-box-based-executio.html">Fidelity</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Field</option>
  <option value="pctx_helpers.html">FieldSelect</option>
  <option value="pte_core.html">FIFO</option>
  <option value="alpha-va-format-contract.html">Figure</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">find</option>
  <option value="sharding-mechanism---pte---spa.html">fine-grained sharding</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Firmware</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">FirmwareBlob</option>
  <option value="appendixc-physicaladdressmemorymap.html">FirmwareImage</option>
  <option value="irqcontroller-controllers.html">FIXED_CPU routing, Device Interrupt Integration</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Flag</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">FLAG_ARITHMETIC_TRAP</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">FLAG_DTB_MISS</option>
  <option value="chapter-7_4-faultdispatcher.html">FLAG_EXCEPTION</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">FLAG_INTERRUPT</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">FLAG_ITB_MISS</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">FLAG_MACHINE_CHECK</option>
  <option value="chapter-7_4-faultdispatcher.html">FLAG_NONE</option>
  <option value="appendixg-instructiongrainmechanics.html">flags</option>
  <option value="exc_sum_helpers.html">FloatingOverflow</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">FloatingPoint</option>
  <option value="appendixd-repositorydirectorystructure.html">floating-point</option>
  <option value="hwpcb-.html">Floating-Point Enable</option>
  <option value="hwpcb-.html">Floating-Point Exception</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">FloatingPointControlRegister</option>
  <option value="chapter-8_5-pal-execution-mode.html">FloatingPointDisabled</option>
  <option value="pctx_helpers.html">FloatingPointEnable</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">FloatingPointException</option>
  <option value="chapter-2_5-execution-progress.html">FloatingPointExecution</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">FloatingPointOperation</option>
  <option value="axp_attributes_core.html">FloatingPointOps</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">FloatingPointRegister</option>
  <option value="chapter-9_3-cpu-instantiation-.html">FloatingPointRegisterFile</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Flow</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Flush</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">FlushEvent</option>
  <option value="chapter-7_7-exception-delivery.html">Flushing</option>
  <option value="chapter-2_6-speculation-policy.html">FlushMechanism</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.11 Branch Handling','13_11-branch-handling.html'">flushPipeline</option>
  <option value="chapter-2_6-speculation-policy.html">FlushPolicy</option>
  <option value="appendixb-branchpredictionmechanics.html">flushPredictionState</option>
  <option value="chapter-8_4-call_pal---enterin.html">FlushRequest</option>
  <option value="chapter-2_6-speculation-policy.html">FlushTrigger</option>
  <option value="'13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">flushYoungerSlots</option>
  <option value="appendixg-instructiongrainmechanics.html">Flyweight</option>
  <option value="chapter-5_4-virtual-addressing.html">FOE</option>
  <option value="chapter-5_4-virtual-addressing.html">FOR</option>
  <option value="chapter-4_6-fbox---floating-po.html">Format</option>
  <option value="appendixb-branchpredictionmechanics.html">Forward</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Forwarding</option>
  <option value="chapter-2_8-interaction-with-s.html">ForwardingMechanism</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">ForwardingPath</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','13.7 Stall Mechanics','13_7-stall-mechanics.html'">ForwardProgress</option>
  <option value="chapter-5_4-virtual-addressing.html">FOW</option>
  <option value="alpha_fp_helpers_inl.html">FP32</option>
  <option value="alpha_fp_helpers_inl.html">FP64</option>
  <option value="appendix-k----pipeline-retirem.html">fpClearDirty</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','IPR Hive','ipr-hive.html'">FPCR</option>
  <option value="appendix-b---core-types-refere.html">FPCRType</option>
  <option value="'Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html','PCTX_helpers','pctx_helpers.html'">FPE</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">fpReg</option>
  <option value="chapter-4_10-cross-box-interac.html">FPRegisterFile</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">fpValid</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">fpValue</option>
  <option value="chapter-4_6-fbox---floating-po.html">FPVariant</option>
  <option value="appendix-c---glossary-and-acro.html">Frame</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','13.7 Stall Mechanics','13_7-stall-mechanics.html'">Freeze</option>
  <option value="trait-examples.html">fromDtbPteWrite</option>
  <option value="trait-examples.html">fromItbPteWrite</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">Frontend</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html'">FrontendBlock</option>
  <option value="ipr_ic_flush_inl.html">FrontendInvalidation</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">FrontendStall</option>
  <option value="'5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">FullBarrier</option>
  <option value="13_8-flush-semantics.html">FullFlush</option>
  <option value="chapter-5_4-virtual-addressing.html">FullPath</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">FullSerialization</option>
  <option value="chapter-4_2-box-based-executio.html">Function</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html','1.2 Design Goals and Guiding Principles','chapter-1_2---design-goals-and.html'">Functional Boxes</option>
  <option value="chapter-4_2-box-based-executio.html">FunctionalDomain</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">functionCode</option>
  <option value="alpha_operate_opcode_helper.html">FunctionField</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">FunctionRange</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">FunctionSelector</option>
  <option value="appendixc-physicaladdressmemorymap.html">FutureExpansion</option>
  <option value="qtrandomcompat.html">fuzzing</option>
  <option value="1_5-non-goalschapter1.html">GateLevel</option>
  <option value="axp_attributes_core.html">GCC</option>
  <option value="chapter-7_3-exception-detectio.html">General</option>
  <option value="chapter-8_6-pal-and-exceptions.html">GeneralPurposeRegister</option>
  <option value="appendixg-instructiongrainmechanics.html">generate_all_grains</option>
  <option value="appendixd-repositorydirectorystructure.html">generate_all_grains.py</option>
  <option value="'8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Exceptions Vector Map','exceptions.html'">GENTRAP</option>
  <option value="chapter-9_3-cpu-instantiation-.html">getActiveCPUCount</option>
  <option value="ipr_getactivesp_inl.html">getActiveSP</option>
  <option value="trait-examples.html">getAsm</option>
  <option value="appendixb-branchpredictionmechanics.html">getPredictedTarget</option>
  <option value="alpha_fp_helpers_inl.html">GFloat</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">GH</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">ghCoverage</option>
  <option value="license-_-attributions.html">github_com</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Global</option>
  <option value="girqcontroller_qglobalstatics.html">Global IRQ Controller</option>
  <option value="appendix-i---global-singletons.html">global_EmulatorSettings</option>
  <option value="appendix-i---global-singletons.html">global_EmulatR_init</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">global_GuestMemory</option>
  <option value="ghwpcbbank_globalstatics.html">Global_HWPCBBank_Interface.h</option>
  <option value="chapter-9_3-cpu-instantiation-.html">global_IPIManager</option>
  <option value="giprbank-(iprbank)_qglobalstatics.html">Global_IPLBank_Interface.h</option>
  <option value="girqcontroller_qglobalstatics.html">Global_IRQController.h/CPP</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">global_MemoryBarrierCoordinator</option>
  <option value="pal-vector-table-(gpalvectorta.html">Global_PALVectorTable.h</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">GlobalBarrier</option>
  <option value="chapter-6_7-mb---full-memory-b.html">GlobalCoordination</option>
  <option value="appendix-i---global-singletons.html">globalDMACoherencyManager</option>
  <option value="shard-scaffolding-ownership.html">globalDtbManager</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">globalEpoch</option>
  <option value="chapter-7_4-faultdispatcher.html">globalFaultDispatcher</option>
  <option value="alpha-va-format-contract.html">GlobalFlag</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">globalGenAtFill</option>
  <option value="appendixb-branchpredictionmechanics.html">GlobalHistory</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','PCTX_helpers','pctx_helpers.html'">GlobalHWPCBBank</option>
  <option value="global_hwpcbbank_interface.html">GlobalHWPCBController</option>
  <option value="appendix-i---global-singletons.html">globalInstructionGrainFactory</option>
  <option value="appendix-i---global-singletons.html">globalIPICoordinator</option>
  <option value="ipr-hive.html">globalIPR</option>
  <option value="ipr-hive.html">globalIPRCold</option>
  <option value="ipr-hive.html">globalIPRHot</option>
  <option value="ipr-hive.html">globalIPRIbox</option>
  <option value="pctx_helpers.html">GlobalIPRInterface</option>
  <option value="appendix-i---global-singletons.html">globalIprRegistry</option>
  <option value="appendix-i---global-singletons.html">globalIRQController</option>
  <option value="shard-scaffolding-ownership.html">globalItbManager</option>
  <option value="chapter-6_7-mb---full-memory-b.html">GlobalOrdering</option>
  <option value="appendix-i---global-singletons.html">globalPalVectorTable</option>
  <option value="appendix-i---global-singletons.html">globalReservationManager</option>
  <option value="appendix-i---global-singletons.html">GlobalSubsystem</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">GlobalSynchronization</option>
  <option value="'8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">GlobalVisibility</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Grain</option>
  <option value="appendixg-instructiongrainmechanics.html">GrainAutoRegistrar</option>
  <option value="chapter-2_8-interaction-with-s.html">GrainDispatch</option>
  <option value="'Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">GrainFactoryLib</option>
  <option value="appendixg-instructiongrainmechanics.html">GrainMaster</option>
  <option value="appendixd-repositorydirectorystructure.html">GrainMaster.tsv</option>
  <option value="appendixg-instructiongrainmechanics.html">GrainPlatform</option>
  <option value="appendixg-instructiongrainmechanics.html">GrainRegistrationCore</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">GrainResolver</option>
  <option value="chapter-1_4---architectural-in.html">Grains</option>
  <option value="appendixg-instructiongrainmechanics.html">GrainType</option>
  <option value="chapter-5_11-load-locked-_-sto.html">Granularity</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">GranularityHint</option>
  <option value="chapter-1_3---major-architectu.html">GS160</option>
  <option value="chapter-1_3---major-architectu.html">GS320</option>
  <option value="appendixd-repositorydirectorystructure.html">GS320_V62.exe</option>
  <option value="chapter-1_3---major-architectu.html">GS80</option>
  <option value="appendixb-branchpredictionmechanics.html">Gshare</option>
  <option value="chapter-7_7-exception-delivery.html">Guarantee</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.6 Stage Implementations','13_6-stage-implementations.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">GuestMemory</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Exceptions Vector Map','exceptions.html'">HALT</option>
  <option value="chapter-2_4---execution-phases.html">HaltCondition</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">HALTED</option>
  <option value="chapter-9_3-cpu-instantiation-.html">HaltedCPU</option>
  <option value="chapter-9_3-cpu-instantiation-.html">HaltedState</option>
  <option value="chapter-2_4---execution-phases.html">HaltRequest</option>
  <option value="7_4-exception-detection-points.html">handleFPTrap</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','13.8 Flush Semantics','13_8-flush-semantics.html'">handleInterrupt</option>
  <option value="chapter-7_9-interrupt-handling.html">Handler</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">HandlerDispatch</option>
  <option value="chapter-5_7-mmio-regions.html">handleRead</option>
  <option value="chapter-8_7-pal-and-interrupts.html">HandlerEntry</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">HandlerMethod</option>
  <option value="chapter-7_9-interrupt-handling.html">handleTLBShootdownIPI</option>
  <option value="chapter-5_7-mmio-regions.html">handleWrite</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">Hardware</option>
  <option value="girqcontroller_qglobalstatics.html">Hardware Interrupt</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html'">HardwareAbstraction</option>
  <option value="exc_sum_helpers.html">HardwareBehavior</option>
  <option value="chapter-2_2-cycle-base-executi.html">HardwareClock</option>
  <option value="chapter-2_3-responsibilities-o.html">HardwareCycle</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">HardwareInterface</option>
  <option value="chapter-8_7-pal-and-interrupts.html">HardwareInterrupt</option>
  <option value="chapter-7_2-terminology-and-cl.html">HardwareIRQ</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">HardwareMode</option>
  <option value="chapter-8_5-pal-execution-mode.html">HardwareOffset</option>
  <option value="appendix-c---glossary-and-acro.html">HardwarePrivilegedContextBlock</option>
  <option value="appendix-c---glossary-and-acro.html">HardwareRegister</option>
  <option value="appendix-c---glossary-and-acro.html">HardwareRestartParameterBlock</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">HardwareReturnFromException</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">HardwareSoftwareBoundary</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">HardwareSoftwareInterface</option>
  <option value="chapter-2_6-speculation-policy.html">HardwareSpeculation</option>
  <option value="chapter-8_5-pal-execution-mode.html">HardwareVector</option>
  <option value="iprstorage_ibox.html">HardwareWriteEnable</option>
  <option value="'7.4 Exception Detection Points','7_4-exception-detection-points.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">hasDeliverable</option>
  <option value="'Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">Hash</option>
  <option value="sharding-mechanism---pte---spa.html">hash bucket</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">hasPendingArithmeticTraps</option>
  <option value="chapter-7_4-faultdispatcher.html">hasPendingInterrupt</option>
  <option value="chapter-7_4-faultdispatcher.html">hasPendingMachineCheck</option>
  <option value="chapter-7_4-faultdispatcher.html">hasPendingTLBFaults</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.6 Stage Implementations','13_6-stage-implementations.html'">Hazard</option>
  <option value="chapter-2_7-execution-and-comm.html">HazardCheck</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html'">HazardDetection</option>
  <option value="chapter-2_8-interaction-with-s.html">HazardResolution</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">Header</option>
  <option value="13_3-pipeline-structure---ring.html">HeaderFile</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">HeadPointer</option>
  <option value="chapter-6_6-barrier-release-mo.html">Helper</option>
  <option value="appendixd-repositorydirectorystructure.html">helpers</option>
  <option value="chapter-7_2-terminology-and-cl.html">Here is a **vertical noun-only k-keyword list** for your topic (Alpha exceptional event classification model):</option>
  <option value="chapter-11-interaction-with-se.html">Here is your **vertical noun-only k-keyword list** for Exception, Serialization, and Reservation interaction:</option>
  <option value="chapter-8_4-call_pal---enterin.html">Here is your **vertical noun-only k-keyword list** for Section 8.4 (CALL_PAL, serialization, entry mechanics, and PalEntryReason):</option>
  <option value="chapter-8_5-pal-execution-mode.html">Here is your **vertical noun-only k-keyword list** for Section 8.5 (PAL entry vector computation model):</option>
  <option value="chapter-8_6-pal-and-exceptions.html">Here is your **vertical noun-only k-keyword list** for Section 8.6 (PAL execution context and privilege lifting):</option>
  <option value="chapter-2_2-cycle-base-executi.html">Here is your **vertical noun-only k-keyword list** for sections 2.2.1 and 2.2.2:</option>
  <option value="chapter-2_5-execution-progress.html">Here is your **vertical noun-only k-keyword list** for Sections 2.5.1–2.5.3 (Forward Progress and Stalls):</option>
  <option value="chapter-2_7-execution-and-comm.html">Here is your **vertical noun-only k-keyword list** for Sections 2.7.1–2.7.2 (Execute and Writeback semantics):</option>
  <option value="chapter-2_3-responsibilities-o.html">Here is your **vertical noun-only k-keyword list** for the AlphaCPU run loop architecture:</option>
  <option value="chapter-7_10-traps-and-trapb.html">Here is your **vertical noun-only k-keyword list** for the Arithmetic Trap and TRAPB interaction model:</option>
  <option value="chapter-2_4---execution-phases.html">Here is your **vertical noun-only k-keyword list** for the cycle phase architecture (Section 2.4):</option>
  <option value="chapter-2_6-speculation-policy.html">Here is your **vertical noun-only k-keyword list** for the speculation and flush model:</option>
  <option value="chapter-2_5-execution-progress.html">Heuristic</option>
  <option value="1_5-non-goalschapter1.html">Heuristics</option>
  <option value="chapter-1_.html">Hierarchical navigation</option>
  <option value="purpose-and-audiencechapter1.html">Hierarchical structure</option>
  <option value="chapter-7_9-interrupt-handling.html">highestPendingLevel</option>
  <option value="alpha_int_byteops_inl.html">HighPosition</option>
  <option value="chapter-6_4-classes-of-seriali.html">Hint</option>
  <option value="appendixb-branchpredictionmechanics.html">HistoryTable</option>
  <option value="appendix-c---glossary-and-acro.html">Hit</option>
  <option value="appendixb-branchpredictionmechanics.html">HitRate</option>
  <option value="appendix-h---endianness-rules.html">HostNativeFormat</option>
  <option value="1_5-non-goalschapter1.html">HostOptimizations</option>
  <option value="define_helpers.html">HostOrdering</option>
  <option value="currentcputls.html">HostThreadContext</option>
  <option value="irqcontroller-controllers.html">hot path optimization, Performance Tuning</option>
  <option value="global_hwpcbbank_interface.html">HotIPR</option>
  <option value="appendix-i---global-singletons.html">HotPartition</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','alpha_SSE_int_inl','alpha_sse_int_inl.html','Axp_Attributes_core','axp_attributes_core.html','globalIPR_hot_cold','globalipr_hot_cold.html'">HotPath</option>
  <option value="ipr-hive.html">hot-path</option>
  <option value="tracehelpers.html">HotPathLogging</option>
  <option value="chapter-2_4---execution-phases.html">Housekeeping</option>
  <option value="appendix-a---ev6-internal-proc.html">HW_INT_CLR</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">HW_LD</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','PCTX_helpers','pctx_helpers.html'">HW_MFPR</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','PCTX_helpers','pctx_helpers.html'">HW_MTPR</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">HW_REI</option>
  <option value="irqcontroller-controllers.html">HW_REI return path, PAL Integration</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">HW_ST</option>
  <option value="ipr-hive.html">HWE</option>
  <option value="ipr-hive.html">HWINT</option>
  <option value="chapter-7_5-priority-ordering.html">hwIPL</option>
  <option value="'8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','ExceptionStateUpdate_inl','exceptionstateupdate_inl.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">HWPCB</option>
  <option value="appendixd-repositorydirectorystructure.html">HWPCB_core</option>
  <option value="ghwpcbbank_globalstatics.html">HWPCB_core.h</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">HWPCBBank</option>
  <option value="global_hwpcbbank_interface.html">HWPCBSlot</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">HWRPB</option>
  <option value="chapter-7_5-priority-ordering.html">hwVector</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html','IprStorage_IBox','iprstorage_ibox.html'">I_CTL</option>
  <option value="appendix-a---ev6-internal-proc.html">I_STAT</option>
  <option value="exceptions.html">IACV</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','globalIPR_hot_cold','globalipr_hot_cold.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html','Registers','registers-ibox.html'">IBox</option>
  <option value="chapter-4_4-ibox---instruction.html">IBoxBase</option>
  <option value="global_hwpcbbank_interface.html">IBoxIPR</option>
  <option value="appendixd-repositorydirectorystructure.html">IBoxLib</option>
  <option value="appendix-a---ev6-internal-proc.html">IC_FLUSH</option>
  <option value="appendix-a---ev6-internal-proc.html">IC_FLUSH_ASM</option>
  <option value="iprstorage_ibox.html">ICache</option>
  <option value="ipr-hive.html">I-cache</option>
  <option value="ipr_ic_flush_inl.html">ICacheFlush</option>
  <option value="'Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','IPR Hive','ipr-hive.html'">ICCSR</option>
  <option value="iprstorage_ibox.html">ICEnable</option>
  <option value="iprstorage_ibox.html">ICFlush</option>
  <option value="iprstorage_ibox.html">ICtl</option>
  <option value="ipr-hive.html">ICtlRegister</option>
  <option value="appendix-c---glossary-and-acro.html">Identifier</option>
  <option value="chapter-9_3-cpu-instantiation-.html">IdentifierAssignment</option>
  <option value="13_4-pipelineslot-structure.html">Identity</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">IDeviceEmulator</option>
  <option value="alpha_fp_helpers_inl.html">IEEE</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">IEEE754</option>
  <option value="alpha_fp_helpers_inl.html">IEEEIdentity</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','IPR Hive','ipr-hive.html'">IER</option>
  <option value="appendix-a---ev6-internal-proc.html">IER_CM</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">IF</option>
  <option value="exceptions.html">IFAULT</option>
  <option value="chapter-2_6-speculation-policy.html">IFStage</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">ILLEGAL_INSTRUCTION</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">IllegalInstruction</option>
  <option value="chapter-8_10-enforcing-the-pri.html">IllegalJump</option>
  <option value="chapter-8_5-pal-execution-mode.html">IllegalOpcode</option>
  <option value="chapter-8_10-enforcing-the-pri.html">IllegalReturn</option>
  <option value="'8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Exceptions Vector Map','exceptions.html'">IMB</option>
  <option value="arithextender_helpers.html">immediate</option>
  <option value="arithextender_helpers.html">immediateDecode</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Implementation</option>
  <option value="purpose-and-audiencechapter1.html">Implementation chapters (12–22)</option>
  <option value="chapter-1_.html">Implementation separation</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ImplementationStrategy</option>
  <option value="1_5-non-goalschapter1.html">ImplicitOrdering</option>
  <option value="chapter-5_2-design-philosophy.html">ImplicitSequencing</option>
  <option value="'8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">ImplicitSerialization</option>
  <option value="8_12-pal-register-matrix.html">ImplicitState</option>
  <option value="chapter-4_5-ebox---execution-b.html">IMPLVER</option>
  <option value="chapter-2_2-cycle-base-executi.html">IndependentExecution</option>
  <option value="chapter-2_2-cycle-base-executi.html">IndependentRunLoop</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Index</option>
  <option value="girqcontroller_qglobalstatics.html">Indexed IRQ</option>
  <option value="appendixb-branchpredictionmechanics.html">Indirect</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','EXC_SUM_helpers','exc_sum_helpers.html'">Inexact</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">InFlight</option>
  <option value="qtrandomcompat.html">INFRASTRUCTURE</option>
  <option value="appendix-i---global-singletons.html">INIParser</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Initialization</option>
  <option value="appendix-i---global-singletons.html">InitializationCoordinator</option>
  <option value="appendix-i---global-singletons.html">InitializationPattern</option>
  <option value="appendix-i---global-singletons.html">initializeDeviceInterrupts</option>
  <option value="appendix-i---global-singletons.html">initializeSystem</option>
  <option value="chapter-7_5-priority-ordering.html">initiatingCpu</option>
  <option value="appendix-i---global-singletons.html">initLib</option>
  <option value="chapter-4_3-relationship-betwe.html">Injection</option>
  <option value="axp_attributes_core.html">Inlining</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">InOrder</option>
  <option value="alpha-va-format-contract.html">Input</option>
  <option value="alpha_int_byteops_inl.html">INS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">INSBL</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','pte_core','pte_core.html'">insert</option>
  <option value="trait-examples.html">insertDTB</option>
  <option value="pte_core.html">insertField</option>
  <option value="trait-examples.html">insertITB</option>
  <option value="chapter-7_9-interrupt-handling.html">inServiceMask</option>
  <option value="chapter-4_5-ebox---execution-b.html">INSLH</option>
  <option value="chapter-4_5-ebox---execution-b.html">INSLL</option>
  <option value="chapter-1_2---design-goals-and.html">Inspectable state</option>
  <option value="chapter-4_5-ebox---execution-b.html">INSQH</option>
  <option value="chapter-4_5-ebox---execution-b.html">INSQL</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html'">Instance</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','pte_core','pte_core.html'">Instruction</option>
  <option value="chapter-1_2---design-goals-and.html">Instruction decode isolation</option>
  <option value="chapter-2_5-execution-progress.html">InstructionAdvance</option>
  <option value="chapter-2_3-responsibilities-o.html">InstructionAdvancement</option>
  <option value="chapter-7_2-terminology-and-cl.html">InstructionAssociation</option>
  <option value="chapter-2_5-execution-progress.html">InstructionBlock</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">InstructionBoundary</option>
  <option value="iprstorage_ibox.html">InstructionBox</option>
  <option value="'IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html','IprStorage_IBox','iprstorage_ibox.html'">InstructionCache</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">InstructionCommit</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">InstructionCompletion</option>
  <option value="iprstorage_ibox.html">InstructionControl</option>
  <option value="'8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">InstructionDecode</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">InstructionDiscard</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">InstructionEncoding</option>
  <option value="chapter-8_10-enforcing-the-pri.html">InstructionEnforcement</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">InstructionExecution</option>
  <option value="define_helpers.html">InstructionExtensions</option>
  <option value="chapter-8_6-pal-and-exceptions.html">InstructionFault</option>
  <option value="'A.4 – Endianness Rules','appendix-h---endianness-rules.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html'">InstructionFetch</option>
  <option value="appendix-h---endianness-rules.html">InstructionFormat</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">InstructionGrain</option>
  <option value="appendix-i---global-singletons.html">InstructionGrainFactory</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">InstructionGrainRegistry</option>
  <option value="axp_attributes_core.html">InstructionGrains</option>
  <option value="chapter-2_2-cycle-base-executi.html">InstructionIssue</option>
  <option value="chapter-2_2-cycle-base-executi.html">InstructionOrdering</option>
  <option value="appendix-b---core-types-refere.html">InstructionRealm</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">InstructionRetirement</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">InstructionSemantics</option>
  <option value="chapter-8_6-pal-and-exceptions.html">InstructionSet</option>
  <option value="chapter-2_5-execution-progress.html">InstructionSlot</option>
  <option value="ipr_ic_flush_inl.html">InstructionStream</option>
  <option value="trait-examples.html">InstructionTLB</option>
  <option value="appendix-c---glossary-and-acro.html">InstructionTranslationBuffer</option>
  <option value="chapter-4_4-ibox---instruction.html">InstructionWord</option>
  <option value="tracehelpers.html">Instrumentation</option>
  <option value="chapter-4_5-ebox---execution-b.html">INSWH</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">INSWL</option>
  <option value="appendix-k----pipeline-retirem.html">intClearDirty</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','alpha_alu_inl','alpha_alu_inl.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Integer</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">IntegerArithmetic</option>
  <option value="alpha_fp_helpers_inl.html">IntegerConversion</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">IntegerLogic</option>
  <option value="alpha_sse_int_inl.html">IntegerOperate</option>
  <option value="exc_sum_helpers.html">IntegerOverflow</option>
  <option value="'8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">IntegerRegister</option>
  <option value="chapter-9_3-cpu-instantiation-.html">IntegerRegisterFile</option>
  <option value="1_5-non-goalschapter1.html">Intentionality</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html'">Interaction</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Interface</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">InterfaceBoundary</option>
  <option value="chapter-7_5-priority-ordering.html">InternalError</option>
  <option value="chapter-7_3-exception-detectio.html">InternalProcessorError</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">InternalProcessorRegister</option>
  <option value="irqcontroller-controllers.html">inter-processor interrupt (IPI), IPI Integration</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">InterProcessorInterrupt</option>
  <option value="chapter-11-interaction-with-se.html">InterProcessorSignal</option>
  <option value="'5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','13.8 Flush Semantics','13_8-flush-semantics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Exceptions Vector Map','exceptions.html','IPR Hive','ipr-hive.html'">interrupt</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Acknowledge</option>
  <option value="irqcontroller-controllers.html">interrupt acknowledgement, Device Interrupt Integration</option>
  <option value="irqcontroller-controllers.html">interrupt affinity optimization, Advanced Topics</option>
  <option value="irqcontroller-controllers.html">interrupt coalescing, Advanced Topics</option>
  <option value="irqcontroller-controllers.html">interrupt controller, Overview</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Delivery</option>
  <option value="irqcontroller-controllers.html">interrupt delivery, Architecture</option>
  <option value="irqcontroller-controllers.html">interrupt dispatch, Architecture</option>
  <option value="irqcontroller-controllers.html">interrupt eligibility report, Debugging and Diagnostics</option>
  <option value="irqcontroller-controllers.html">interrupt eligibility, Debugging and Diagnostics</option>
  <option value="irqcontroller-controllers.html">interrupt fairness, Performance Tuning</option>
  <option value="irqcontroller-controllers.html">interrupt fast path, Performance Tuning</option>
  <option value="irqcontroller-controllers.html">interrupt latency reduction, Performance Tuning</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Masking</option>
  <option value="irqcontroller-controllers.html">interrupt masking, Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Pending</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Posting</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Priority</option>
  <option value="irqcontroller-controllers.html">interrupt priority level (IPL), Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Queue</option>
  <option value="irqcontroller-controllers.html">interrupt queue sharding, Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Register</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Reset</option>
  <option value="irqcontroller-controllers.html">interrupt routing policy, Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Service Routine (ISR)</option>
  <option value="irqcontroller-controllers.html">interrupt state dump, Debugging and Diagnostics</option>
  <option value="irqcontroller-controllers.html">interrupt statistics counters, Debugging and Diagnostics</option>
  <option value="irqcontroller-controllers.html">interrupt trace logging, Debugging and Diagnostics</option>
  <option value="girqcontroller_qglobalstatics.html">Interrupt Vector</option>
  <option value="irqcontroller-controllers.html">interrupt vector, Architecture</option>
  <option value="chapter-8_7-pal-and-interrupts.html">InterruptAcknowledge</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">InterruptArbitration</option>
  <option value="chapter-2_4---execution-phases.html">InterruptCheck</option>
  <option value="chapter-8_4-call_pal---enterin.html">InterruptClassification</option>
  <option value="chapter-8_6-pal-and-exceptions.html">InterruptControl</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','PS_helpers_inl','ps_helpers_inl.html'">InterruptController</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','A.3 – Global Singletons','appendix-i---global-singletons.html','onIPLChanged_inl','oniplchanged_inl.html'">InterruptDelivery</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">InterruptDispatch</option>
  <option value="oniplchanged_inl.html">InterruptEligibility</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">InterruptEnable</option>
  <option value="chapter-8_7-pal-and-interrupts.html">InterruptHandler</option>
  <option value="appendix-c---glossary-and-acro.html">InterruptHandling</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">InterruptMask</option>
  <option value="'onIPLChanged_inl','oniplchanged_inl.html','PS_helpers_inl','ps_helpers_inl.html'">InterruptMasking</option>
  <option value="ps_helpers_inl.html">InterruptPending</option>
  <option value="ps_helpers_inl.html">InterruptPriority</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','onIPLChanged_inl','oniplchanged_inl.html'">InterruptPriorityLevel</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">InterruptRouter</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">InterruptSampling</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">InterruptSemantics</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">InterruptState</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">InterruptTracking</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">InterruptVector</option>
  <option value="chapter-8_5-pal-execution-mode.html">InterruptVectorOffset</option>
  <option value="13_2-pipeline-role-and-design.html">IntraCycle</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">intReg</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">intValid</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">intValue</option>
  <option value="'13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.8 Flush Semantics','13_8-flush-semantics.html'">Invalidate</option>
  <option value="spam---policies.html">invalidate entry</option>
  <option value="spam---policies.html">invalidate method</option>
  <option value="trait-examples.html">invalidateAllDTB</option>
  <option value="trait-examples.html">invalidateAllITB</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">invalidateAllTLBs</option>
  <option value="trait-examples.html">invalidateASN</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">invalidateNonASM</option>
  <option value="reservationmanager.html">InvalidateRange</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">invalidateTLBsByASN</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Invalidation</option>
  <option value="spam---policies.html">invalidation strategy</option>
  <option value="trait---ctor-usage-examples.html">InvalidationPolicy</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','EXC_SUM_helpers','exc_sum_helpers.html'">InvalidOperation</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Invariant</option>
  <option value="chapter-4_2-box-based-executio.html">Invocation</option>
  <option value="appendix-h---endianness-rules.html">IOBridge</option>
  <option value="appendix-h---endianness-rules.html">IOController</option>
  <option value="ps_helpers_inl.html">IPBit</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">IPI</option>
  <option value="irqcontroller-controllers.html">IPI (Inter-Processor Interrupts)</option>
  <option value="chapter-1_2---design-goals-and.html">IPI delivery</option>
  <option value="irqcontroller-controllers.html">IPI dequeue processing, CPU Integration</option>
  <option value="irqcontroller-controllers.html">IPI queue handling, IPI Integration</option>
  <option value="appendixd-repositorydirectorystructure.html">IPI_core</option>
  <option value="'Sharding Mechanism - PTE - SPAMShardManager','sharding-mechanism---pte---spa.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">IPI-based invalidation</option>
  <option value="appendix-i---global-singletons.html">IPICoordination</option>
  <option value="appendix-i---global-singletons.html">IPICoordinator</option>
  <option value="chapter-8_7-pal-and-interrupts.html">IPIInterrupt</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">IPIManager</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">IPIMessage</option>
  <option value="appendix-i---global-singletons.html">IPIRouting</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">IPIs</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','IPR Hive','ipr-hive.html','onIPLChanged_inl','oniplchanged_inl.html','PS_helpers_inl','ps_helpers_inl.html'">IPL</option>
  <option value="appendix-i---global-singletons.html">IPLArbitration</option>
  <option value="ps_helpers_inl.html">IPLCanonical</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','EXC_SUM_helpers','exc_sum_helpers.html','ExceptionStateUpdate_inl','exceptionstateupdate_inl.html','globalIPR_hot_cold','globalipr_hot_cold.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html','PCTX_helpers','pctx_helpers.html'">IPR</option>
  <option value="trait-examples.html">IPR (Internal Processor Register)</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">IPRAccess</option>
  <option value="ipr-hive.html">IPRBank</option>
  <option value="pctx_helpers.html">IPRIndex</option>
  <option value="global_hwpcbbank_interface.html">IPRInteraction</option>
  <option value="chapter-8_3-privilege-levels-i.html">IPRManipulation</option>
  <option value="chapter-8_6-pal-and-exceptions.html">IPRRead</option>
  <option value="chapter-8_10-enforcing-the-pri.html">IPRRegion</option>
  <option value="appendix-i---global-singletons.html">IPRRegistry</option>
  <option value="chapter-1_4---architectural-in.html">IPRs</option>
  <option value="13_8-flush-semantics.html">IPRStaging</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html','Alpha PTE Traits Usage Guide','trait-examples.html'">IPRStorage</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">IPRStorage_Cold</option>
  <option value="giprbank-(iprbank)_qglobalstatics.html">IPRStorage_core.h</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">IPRStorage_Hot</option>
  <option value="ipr-hive.html">IPRStorage-Cold</option>
  <option value="ipr-hive.html">IPRStorage-Hot</option>
  <option value="ipr-hive.html">IPRStorage-IBox</option>
  <option value="8_12-pal-register-matrix.html">IPRValue</option>
  <option value="chapter-8_6-pal-and-exceptions.html">IPRWrite</option>
  <option value="oniplchanged_inl.html">IRQ</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ (Interrupt Request)</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Bank</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Controller</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Handler</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Mask</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Priority</option>
  <option value="girqcontroller_qglobalstatics.html">IRQ Vector Table</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','onIPLChanged_inl','oniplchanged_inl.html'">IRQController</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">IRQPendingState</option>
  <option value="appendixd-repositorydirectorystructure.html">IrqTemplate</option>
  <option value="appendix-k----pipeline-retirem.html">Irreversible</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">IS</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','alpha_alu_inl','alpha_alu_inl.html'">ISA</option>
  <option value="define_helpers.html">ISAExtensions</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">isAlive</option>
  <option value="corelib.html">isBranchFormat</option>
  <option value="chapter-9_3-cpu-instantiation-.html">isCPUHalted</option>
  <option value="chapter-2_5-execution-progress.html">isFrontendStalled</option>
  <option value="trait-examples.html">isGlobal</option>
  <option value="exceptionmapping_inl.html">isMemoryException</option>
  <option value="corelib.html">isMemoryFormat</option>
  <option value="alpha_alu_inl.html">isNegL</option>
  <option value="alpha_alu_inl.html">isNegQ</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html'">Isolation</option>
  <option value="corelib.html">isOperateFormat</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','13.7 Stall Mechanics','13_7-stall-mechanics.html'">isPipelineStalled</option>
  <option value="chapter-2_6-speculation-policy.html">ISStage</option>
  <option value="13_3-pipeline-structure---ring.html">Issue</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">issueMemoryBarrier</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">IssueStage</option>
  <option value="exceptionmapping_inl.html">isSynchronousException</option>
  <option value="appendix-a---ev6-internal-proc.html">ISUM</option>
  <option value="trait-examples.html">isValid</option>
  <option value="alpha_alu_inl.html">isZeroL</option>
  <option value="alpha_alu_inl.html">isZeroQ</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','IPR Hive','ipr-hive.html','permissions_helper_inl','permissions_helper_inl.html','pte_core','pte_core.html'">ITB</option>
  <option value="appendix-a---ev6-internal-proc.html">ITB_IA</option>
  <option value="appendix-a---ev6-internal-proc.html">ITB_IAP</option>
  <option value="appendix-a---ev6-internal-proc.html">ITB_IS</option>
  <option value="exceptions.html">ITB_MISS</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">ITB_PTE</option>
  <option value="exceptions.html">ITB_PTE_FAULT</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Alpha PTE Traits Usage Guide','trait-examples.html'">ITB_TAG</option>
  <option value="chapter-8_5-pal-execution-mode.html">ITBAccessViolation</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">ItbAcv</option>
  <option value="ipr-hive.html">ITB-ASN</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">ITBInvalidation</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">ITBManagerType</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">ITBMiss</option>
  <option value="ipr-hive.html">ITB-pte</option>
  <option value="ipr-hive.html">ITB-tag</option>
  <option value="shard-scaffolding-ownership.html">ITBVictimPolicy</option>
  <option value="chapter-5_12-memory-faults.html">ITMISS</option>
  <option value="appendix-a---ev6-internal-proc.html">IVA_FORM</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html'">JIT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">JMP</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">JSR</option>
  <option value="chapter-4_5-ebox---execution-b.html">JSR_COROUTINE</option>
  <option value="13_11-branch-handling.html">Jump</option>
  <option value="chapter-7_8-pal-mode-entry.html">Kernel</option>
  <option value="hwpcb-.html">Kernel Stack Pointer</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','permissions_helper_inl','permissions_helper_inl.html','PS_helpers_inl','ps_helpers_inl.html'">KernelMode</option>
  <option value="chapter-8_3-privilege-levels-i.html">KernelPrivilege</option>
  <option value="trait-examples.html">KernelReadEnable</option>
  <option value="ipr-hive.html">kernel-stack</option>
  <option value="trait-examples.html">KernelWriteEnable</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">kind</option>
  <option value="alpha.html">kRealmCount (static)</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html'">KSEG</option>
  <option value="alpha.html">kSizeClassCount (static)</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">KSP</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">L1</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">L2</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">L3</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Latency</option>
  <option value="1_5-non-goalschapter1.html">LatencyModeling</option>
  <option value="chapter-5_3-memory-layers-over.html">Layer</option>
  <option value="chapter-15---memory-system-imp.html">LayeredSeparation</option>
  <option value="chapter-1_4---architectural-in.html">Layers</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Layout</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Lazy</option>
  <option value="appendixg-instructiongrainmechanics.html">LazyDecode</option>
  <option value="appendix-i---global-singletons.html">LazyInitialization</option>
  <option value="chapter-4_5-ebox---execution-b.html">LDA</option>
  <option value="chapter-4_5-ebox---execution-b.html">LDAH</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">LDBU</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">LDF</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">LDG</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">LDL</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">LDL_L</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">LDQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">LDQ_L</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">LDQ_U</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">LDS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">LDT</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">LDWU</option>
  <option value="reservationmanager.html">LDx_L</option>
  <option value="spam---policies.html">Least Recently Used (LRU)</option>
  <option value="alpha_fp_helpers_inl.html">Legacy</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">LessOrEqual</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">LessThan</option>
  <option value="appendixg-instructiongrainmechanics.html">LetterBox</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Level</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">LevelBits</option>
  <option value="irqcontroller-controllers.html">level-triggered interrupt, Device Interrupt Integration</option>
  <option value="pte_core.html">LFU</option>
  <option value="chapter-1_3---major-architectu.html">License</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html'">Lifecycle</option>
  <option value="chapter-9_3-cpu-instantiation-.html">LifecycleManagement</option>
  <option value="axp_attributes_core.html">Likely</option>
  <option value="13_3-pipeline-structure---ring.html">Line</option>
  <option value="chapter-1_3---major-architectu.html">Linux</option>
  <option value="appendix-h---endianness-rules.html">Linux_Alpha</option>
  <option value="tracehelpers.html">LiteralLogging</option>
  <option value="appendix-h---endianness-rules.html">LittleEndian</option>
  <option value="chapter-11-interaction-with-se.html">LL</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">LL_SC</option>
  <option value="chapter-11-interaction-with-se.html">LL_SCInteraction</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">LL_SCReservation</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','ReservationManager','reservationmanager.html'">LLSC</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html'">Load</option>
  <option value="chapter-2_6-speculation-policy.html">LoadCompletion</option>
  <option value="chapter-2_6-speculation-policy.html">LoadExecution</option>
  <option value="appendix-h---endianness-rules.html">LoadInstruction</option>
  <option value="reservationmanager.html">LoadLinked</option>
  <option value="chapter-6_4-classes-of-seriali.html">LOADLOAD</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">LoadLocked</option>
  <option value="chapter-2_8-interaction-with-s.html">LoadOperation</option>
  <option value="chapter-4_7---mbox---memory-bo.html">LoadPattern</option>
  <option value="chapter-6_13-serialization-in-.html">LocalBuffer</option>
  <option value="'6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html'">LocalDrain</option>
  <option value="'6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html'">Lock</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">LockFree</option>
  <option value="irqcontroller-controllers.html">lock-free hot path, Key Design Principles</option>
  <option value="irqcontroller-controllers.html">lock-free polling, Key Design Principles</option>
  <option value="sharding-mechanism---pte---spa.html">lock-free sharding</option>
  <option value="tracehelpers.html">Logging</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Logical</option>
  <option value="alpha_alu_inl.html">logicalAnd</option>
  <option value="13_3-pipeline-structure---ring.html">LogicalIndex</option>
  <option value="alpha_alu_inl.html">logicalNand</option>
  <option value="alpha_alu_inl.html">logicalNor</option>
  <option value="chapter-4_5-ebox---execution-b.html">LogicalOperation</option>
  <option value="alpha_alu_inl.html">logicalOr</option>
  <option value="alpha_alu_inl.html">logicalXor</option>
  <option value="appendixd-repositorydirectorystructure.html">logs</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Longword</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">lookup</option>
  <option value="trait-examples.html">lookupDTB</option>
  <option value="trait-examples.html">lookupITB</option>
  <option value="appendixb-branchpredictionmechanics.html">Loop</option>
  <option value="chapter-8_4-call_pal---enterin.html">LowBitIndicator</option>
  <option value="chapter-8_5-pal-execution-mode.html">LowBits</option>
  <option value="irqcontroller-controllers.html">LOWEST_IPL routing, Advanced Topics</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">LowLevelCoordination</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">LowMemory</option>
  <option value="alpha_int_byteops_inl.html">LowPosition</option>
  <option value="pte_core.html">LRU</option>
  <option value="appendixg-instructiongrainmechanics.html">m_cBox</option>
  <option value="chapter-9_3-cpu-instantiation-.html">m_cboxes</option>
  <option value="chapter-9_3-cpu-instantiation-.html">m_cpuCount</option>
  <option value="chapter-9_3-cpu-instantiation-.html">m_cpuStateManager</option>
  <option value="appendix-a---ev6-internal-proc.html">M_CTL</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">m_cycleCount</option>
  <option value="appendixg-instructiongrainmechanics.html">m_eBox</option>
  <option value="appendixg-instructiongrainmechanics.html">m_fBox</option>
  <option value="'13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">m_head</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">m_instructionsRetired</option>
  <option value="appendixg-instructiongrainmechanics.html">m_mBox</option>
  <option value="13_6-stage-implementations.html">m_nextSequence</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">m_occ</option>
  <option value="appendixg-instructiongrainmechanics.html">m_palBox</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">m_pending</option>
  <option value="13_6-stage-implementations.html">m_pendingFetch</option>
  <option value="chapter-9_3-cpu-instantiation-.html">m_reservationManager</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">m_shards</option>
  <option value="'13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">m_slots</option>
  <option value="appendix-k----pipeline-retirem.html">m_totalCycles</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">m_ver</option>
  <option value="chapter-9_3-cpu-instantiation-.html">m_workers</option>
  <option value="chapter-8_4-call_pal---enterin.html">MACHINE_CHECK</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','IprStorage_IBox','iprstorage_ibox.html'">MachineCheck</option>
  <option value="ipr-hive.html">machine-check</option>
  <option value="chapter-7_5-priority-ordering.html">MachineCheckReason</option>
  <option value="appendix-i---global-singletons.html">main_cpp</option>
  <option value="appendix-i---global-singletons.html">MainEntryPoint</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">MainRAM</option>
  <option value="1_5-non-goalschapter1.html">Maintainability</option>
  <option value="purpose-and-audiencechapter1.html">Maintainer guidance</option>
  <option value="trait-examples.html">maintenanceTick</option>
  <option value="purpose-and-audiencechapter1.html">Major subsystems</option>
  <option value="exceptionfactory_inl.html">makeArithmeticEvent</option>
  <option value="exceptionfactory_inl.html">makeBreakpointEvent</option>
  <option value="exceptionfactory_inl.html">makeBugcheckEvent</option>
  <option value="exceptionfactory_inl.html">makeCallPalEvent</option>
  <option value="exceptionfactory_inl.html">makeDTBAccessViolationEvent</option>
  <option value="exceptionfactory_inl.html">makeDTBFaultEvent</option>
  <option value="exceptionfactory_inl.html">makeDTBMissDouble3Event</option>
  <option value="exceptionfactory_inl.html">makeDTBMissDouble4Event</option>
  <option value="exceptionfactory_inl.html">makeDTBMissSingleEvent</option>
  <option value="exceptionfactory_inl.html">makeFENEvent</option>
  <option value="appendixg-instructiongrainmechanics.html">makeGrainKey</option>
  <option value="exceptionfactory_inl.html">makeIllegalOpcodeEvent</option>
  <option value="exceptionfactory_inl.html">makeInterruptEvent</option>
  <option value="exceptionfactory_inl.html">makeITBAccessViolationEvent</option>
  <option value="exceptionfactory_inl.html">makeITBMissEvent</option>
  <option value="exceptionfactory_inl.html">makeMachineCheckEvent</option>
  <option value="exceptionfactory_inl.html">makeMTFPCREvent</option>
  <option value="exceptionfactory_inl.html">makeResetEvent</option>
  <option value="exceptionfactory_inl.html">makeSoftwareTrapEvent</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">makeTag</option>
  <option value="exceptionfactory_inl.html">makeUnalignedEvent</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Management</option>
  <option value="appendixd-repositorydirectorystructure.html">manager</option>
  <option value="trait---ctor-usage-examples.html">Manager pattern</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">manual</option>
  <option value="chapter-5_5-guestmemory---shar.html">Map</option>
  <option value="exceptionmapping_inl.html">mapClassToPalVector</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Mapping</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">Mask</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">Masking</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html'">MAX_CPUS</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">MaxASN</option>
  <option value="alpha-va-format-contract.html">Maximum</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">MB</option>
  <option value="chapter-1_2---design-goals-and.html">MB barrier</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html'">MB2</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">MBInstruction</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','IPR Hive','ipr-hive.html'">MBox</option>
  <option value="appendixd-repositorydirectorystructure.html">MBoxLib_EV6</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','IPR Hive','ipr-hive.html'">MCES</option>
  <option value="exceptions.html">MCHK</option>
  <option value="chapter-7_5-priority-ordering.html">mchkAddr</option>
  <option value="chapter-7_5-priority-ordering.html">mchkCode</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html'">Meaning</option>
  <option value="'5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Mechanism</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">MEM</option>
  <option value="chapter-5_6-safememory---phsyi.html">MEM_STATUS</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Memory</option>
  <option value="chapter-1_2---design-goals-and.html">Memory isolation</option>
  <option value="chapter-1_.html">Memory ordering</option>
  <option value="purpose-and-audiencechapter1.html">Memory ordering rules</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Memory subsystem</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html'">MemoryAccess</option>
  <option value="chapter-2_6-speculation-policy.html">MemoryAccessStrategy</option>
  <option value="chapter-15---memory-system-imp.html">MemoryArchitecture</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">MemoryBackedCode</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','CoreLib','corelib.html','define_helpers','define_helpers.html'">MemoryBarrier</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">memoryBarrierCompleted</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">MemoryBarrierCoordinator</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">MemoryBarrierKind</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">MemoryBarrierKind_PAL</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">MemoryCommit</option>
  <option value="chapter-5_6-safememory---phsyi.html">MemoryConsumption</option>
  <option value="chapter-9_3-cpu-instantiation-.html">MemoryDrain</option>
  <option value="chapter-4_5-ebox---execution-b.html">MemoryEffect</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html'">MemoryFault</option>
  <option value="chapter-15---memory-system-imp.html">MemoryImplementation</option>
  <option value="chapter-4_10-cross-box-interac.html">MemoryIO</option>
  <option value="appendix-h---endianness-rules.html">MemoryLayout</option>
  <option value="'Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">memoryLib</option>
  <option value="chapter-2_6-speculation-policy.html">MemoryLoad</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">MemoryMap</option>
  <option value="appendix-c---glossary-and-acro.html">MemoryMappedIO</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html'">MemoryModel</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html'">MemoryOperation</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html'">MemoryOrdering</option>
  <option value="appendix-h---endianness-rules.html">MemoryPath</option>
  <option value="permissions_helper_inl.html">MemoryProtection</option>
  <option value="'5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html'">MemoryRegion</option>
  <option value="appendix-c---glossary-and-acro.html">MemorySize</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">MemorySpan</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">MemoryStage</option>
  <option value="chapter-15---memory-system-imp.html">MemorySubsystem</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">MemorySynchronization</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">MemorySystem</option>
  <option value="chapter-2_2-cycle-base-executi.html">MemoryTranslation</option>
  <option value="chapter-6_13-serialization-in-.html">MemoryView</option>
  <option value="reservationmanager.html">MemoryWrite</option>
  <option value="'5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">MEMStage</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">Metadata</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Method</option>
  <option value="appendix-i---global-singletons.html">MeyersSingleton</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">MF_FPCR</option>
  <option value="8_12-pal-register-matrix.html">MFPR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_ASN</option>
  <option value="8_12-pal-register-matrix.html">MFPR_ASTEN</option>
  <option value="8_12-pal-register-matrix.html">MFPR_ASTSR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_CC</option>
  <option value="8_12-pal-register-matrix.html">MFPR_DTB</option>
  <option value="8_12-pal-register-matrix.html">MFPR_ESP</option>
  <option value="8_12-pal-register-matrix.html">MFPR_FEN</option>
  <option value="8_12-pal-register-matrix.html">MFPR_IER</option>
  <option value="8_12-pal-register-matrix.html">MFPR_IPL</option>
  <option value="8_12-pal-register-matrix.html">MFPR_ISR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_KSP</option>
  <option value="8_12-pal-register-matrix.html">MFPR_MCES</option>
  <option value="8_12-pal-register-matrix.html">MFPR_PCBB</option>
  <option value="8_12-pal-register-matrix.html">MFPR_PRBR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_PTBR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_SCBB</option>
  <option value="8_12-pal-register-matrix.html">MFPR_SISR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_SSP</option>
  <option value="8_12-pal-register-matrix.html">MFPR_SYSPTBR</option>
  <option value="8_12-pal-register-matrix.html">MFPR_TBCHK</option>
  <option value="8_12-pal-register-matrix.html">MFPR_USP</option>
  <option value="8_12-pal-register-matrix.html">MFPR_VPTB</option>
  <option value="8_12-pal-register-matrix.html">MFPR_WHAMI</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html'">Microarchitecture</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">Microcode</option>
  <option value="sharding-mechanism---pte---spa.html">mini-cache</option>
  <option value="alpha-va-format-contract.html">Minimum</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">Misprediction</option>
  <option value="appendix-c---glossary-and-acro.html">Miss</option>
  <option value="chapter-5_4-virtual-addressing.html">MissDetection</option>
  <option value="13_8-flush-semantics.html">MissStaging</option>
  <option value="appendix-a---ev6-internal-proc.html">MM_STAT</option>
  <option value="chapter-7_5-priority-ordering.html">mmAccessType</option>
  <option value="chapter-7_5-priority-ordering.html">mmFaultReason</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">MMIO</option>
  <option value="chapter-1_4---architectural-in.html">mmio_DMACoherencyManager</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html'">mmio_Manager</option>
  <option value="chapter-5_9-write-buffers.html">MMIOIndicator</option>
  <option value="appendixd-repositorydirectorystructure.html">mmioLib</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">MMIOManager</option>
  <option value="appendixc-physicaladdressmemorymap.html">MMIORegion</option>
  <option value="chapter-15---memory-system-imp.html">MMIORouting</option>
  <option value="'Axp_Attributes_core','axp_attributes_core.html','CurrentCpuTls','currentcputls.html','IPR Hive','ipr-hive.html','permissions_helper_inl','permissions_helper_inl.html','pte_core','pte_core.html'">MMU</option>
  <option value="trait-examples.html">MMU (Memory Management Unit)</option>
  <option value="reservationmanager.html">MMUInvalidation</option>
  <option value="appendixg-instructiongrainmechanics.html">mnemonic</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">Mode</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">ModeBit</option>
  <option value="chapter-8_3-privilege-levels-i.html">ModeCheck</option>
  <option value="ipr_getactivesp_inl.html">ModeDependentState</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">ModeEncoding</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">Model</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">ModeTransition</option>
  <option value="chapter-4_2-box-based-executio.html">Modularity</option>
  <option value="13_3-pipeline-structure---ring.html">Modulo</option>
  <option value="chapter-4_2-box-based-executio.html">Monolith</option>
  <option value="pte_core.html">MRU</option>
  <option value="alpha_int_byteops_inl.html">MSK</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKBL</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKLH</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKLL</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKQH</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKQL</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKWH</option>
  <option value="chapter-4_5-ebox---execution-b.html">MSKWL</option>
  <option value="axp_attributes_core.html">MSVC</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','Exceptions Vector Map','exceptions.html'">MT_FPCR</option>
  <option value="8_12-pal-register-matrix.html">MTPR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_ASN</option>
  <option value="8_12-pal-register-matrix.html">MTPR_ASTEN</option>
  <option value="8_12-pal-register-matrix.html">MTPR_ASTSR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_CC</option>
  <option value="8_12-pal-register-matrix.html">MTPR_DTB</option>
  <option value="8_12-pal-register-matrix.html">MTPR_ESP</option>
  <option value="8_12-pal-register-matrix.html">MTPR_FEN</option>
  <option value="8_12-pal-register-matrix.html">MTPR_IER</option>
  <option value="8_12-pal-register-matrix.html">MTPR_IPL</option>
  <option value="8_12-pal-register-matrix.html">MTPR_ISR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_KSP</option>
  <option value="8_12-pal-register-matrix.html">MTPR_MCES</option>
  <option value="8_12-pal-register-matrix.html">MTPR_PCBB</option>
  <option value="8_12-pal-register-matrix.html">MTPR_PRBR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_PTBR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_SCBB</option>
  <option value="irqcontroller-controllers.html">MTPR_SIRR, Software Interrupts</option>
  <option value="8_12-pal-register-matrix.html">MTPR_SISR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_SSP</option>
  <option value="8_12-pal-register-matrix.html">MTPR_SYSPTBR</option>
  <option value="8_12-pal-register-matrix.html">MTPR_TBCHK</option>
  <option value="8_12-pal-register-matrix.html">MTPR_USP</option>
  <option value="8_12-pal-register-matrix.html">MTPR_VPTB</option>
  <option value="8_12-pal-register-matrix.html">MTPR_WHAMI</option>
  <option value="alpha_sse_int_inl.html">Mul64</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">MULL</option>
  <option value="chapter-4_5-ebox---execution-b.html">MULLV</option>
  <option value="alpha_sse_int_inl.html">MULL-V</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','CoreLib','corelib.html'">mulQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">MULQV</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">MULS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">MULT</option>
  <option value="sharding-mechanism---pte---spa.html">multicore sharding</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">MultiCPU</option>
  <option value="girqcontroller_qglobalstatics.html">Multi-CPU Interrupts</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">MultiCycle</option>
  <option value="'alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Multiplication</option>
  <option value="chapter-4_5-ebox---execution-b.html">Multiply</option>
  <option value="chapter-1_2---design-goals-and.html">Multiprocessor correctness</option>
  <option value="'6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">mustComplete</option>
  <option value="chapter-5_11-load-locked-_-sto.html">Mutex</option>
  <option value="define_helpers.html">MVI</option>
  <option value="trait---ctor-usage-examples.html">MyDTBTraits</option>
  <option value="trait---ctor-usage-examples.html">MyITBTraits</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">NaN</option>
  <option value="alpha_alu_inl.html">NAND</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">NativeImplementation</option>
  <option value="'5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">needsMemoryBarrier</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">needsWriteback</option>
  <option value="'5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">needsWriteBufferDrain</option>
  <option value="alpha_alu_inl.html">Negative</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">NestedException</option>
  <option value="axp_attributes_core.html">NeverInline</option>
  <option value="appendixb-branchpredictionmechanics.html">NeverTaken</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.11 Branch Handling','13_11-branch-handling.html'">nextPC</option>
  <option value="chapter-1_2---design-goals-and.html">No cross-domain state access</option>
  <option value="chapter-1_2---design-goals-and.html">No implicit ordering</option>
  <option value="axp_attributes_core.html">NoDiscard</option>
  <option value="chapter-2_2-cycle-base-executi.html">NoMasterCPU</option>
  <option value="qtrandomcompat.html">NON_DETERMINISTIC</option>
  <option value="chapter-5_4-virtual-addressing.html">NonCanonical</option>
  <option value="chapter-5_12-memory-faults.html">NonCanonicalAddress</option>
  <option value="alpha_sse_int_inl.html">NonFPCR</option>
  <option value="1_5-non-goalschapter1.html">NonGoals</option>
  <option value="chapter-1_2---design-goals-and.html">Non-goals reference</option>
  <option value="chapter-9_3-cpu-instantiation-.html">NonHaltedCPU</option>
  <option value="appendixc-physicaladdressmemorymap.html">NonOverlappingRegion</option>
  <option value="'8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">NonPalMode</option>
  <option value="alpha_alu_inl.html">NOR</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">NormalPipeline</option>
  <option value="chapter-1_.html">Normative chapter</option>
  <option value="purpose-and-audiencechapter1.html">Normative specification</option>
  <option value="alpha_int_helpers_inl.html">NoSideEffects</option>
  <option value="'6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Notification</option>
  <option value="tracehelpers.html">Observability</option>
  <option value="'5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">Observation</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Occupancy</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">Offset</option>
  <option value="chapter-8_5-pal-execution-mode.html">OffsetAddition</option>
  <option value="chapter-5_5-guestmemory---shar.html">OffsetBase</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">OffsetMask</option>
  <option value="chapter-8_5-pal-execution-mode.html">OffsetShift</option>
  <option value="chapter-2_4---execution-phases.html">OldestInstruction</option>
  <option value="appendixc-physicaladdressmemorymap.html">OnDemandAllocation</option>
  <option value="chapter-1_2---design-goals-and.html">One cycle per iteration</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">OneInOneOut</option>
  <option value="chapter-1_2---design-goals-and.html">One-way dependency flow</option>
  <option value="oniplchanged_inl.html">onIPLChanged</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Exceptions Vector Map','exceptions.html'">OPCDEC</option>
  <option value="chapter-7_3-exception-detectio.html">OpcDecFault</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">Opcode</option>
  <option value="appendix-h---endianness-rules.html">OpcodeExtraction</option>
  <option value="chapter-8_6-pal-and-exceptions.html">OpcodeField</option>
  <option value="define_helpers.html">OpenVMS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">Operand</option>
  <option value="alpha_operate_opcode_helper.html">Operate</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">OperatingSystem</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">OperatingSystemInterface</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html'">Operation</option>
  <option value="appendixd-repositorydirectorystructure.html">operations</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">OptimisticReservation</option>
  <option value="chapter-4_2-box-based-executio.html">Optimization</option>
  <option value="purpose-and-audiencechapter1.html">Optimization constraints</option>
  <option value="chapter-1_.html">Optimization safety</option>
  <option value="axp_attributes_core.html">OptimizationHints</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">Option</option>
  <option value="alpha-va-format-contract.html">OptionA</option>
  <option value="alpha-va-format-contract.html">OptionB</option>
  <option value="alpha-va-format-contract.html">OptionC</option>
  <option value="alpha-va-format-contract.html">OptionD</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">OR</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.5 Non-Goals','1_5-non-goalschapter1.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Ordering</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">OrderingBoundary</option>
  <option value="chapter-15---memory-system-imp.html">OrderingEnforcement</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">OrderingGuarantee</option>
  <option value="chapter-6_4-classes-of-seriali.html">OrderingStrength</option>
  <option value="chapter-5_4-virtual-addressing.html">OrderOfOperations</option>
  <option value="chapter-4_5-ebox---execution-b.html">ORNOR</option>
  <option value="chapter-4_5-ebox---execution-b.html">ORNOT</option>
  <option value="appendix-h---endianness-rules.html">OSF_1</option>
  <option value="chapter-8_7-pal-and-interrupts.html">OSReflection</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">Outcome</option>
  <option value="1_5-non-goalschapter1.html">OutOfOrder</option>
  <option value="appendixd-repositorydirectorystructure.html">output</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Overflow</option>
  <option value="alpha_sse_int_inl.html">OverflowDetection</option>
  <option value="chapter-5_5-guestmemory---shar.html">Overhead</option>
  <option value="chapter-4_7---mbox---memory-bo.html">Ownership</option>
  <option value="shard-scaffolding-ownership.html">ownership hierarchy</option>
  <option value="chapter-4_7---mbox---memory-bo.html">PA</option>
  <option value="appendixg-instructiongrainmechanics.html">PACache</option>
  <option value="chapter-4_4-ibox---instruction.html">PaDecodeCache</option>
  <option value="chapter-5_6-safememory---phsyi.html">Page</option>
  <option value="hwpcb-.html">Page Table Base Register</option>
  <option value="appendix-b---core-types-refere.html">PAGE_SHIFT</option>
  <option value="appendix-b---core-types-refere.html">PAGE_SIZE</option>
  <option value="permissions_helper_inl.html">PageAlignment</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">PageAllocation</option>
  <option value="chapter-15---memory-system-imp.html">PageAllocator</option>
  <option value="chapter-5_5-guestmemory---shar.html">PageBoundary</option>
  <option value="appendix-c---glossary-and-acro.html">PageDirectoryEntry</option>
  <option value="appendix-c---glossary-and-acro.html">PageDuplication</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">PageFrameNumber</option>
  <option value="permissions_helper_inl.html">PageGeometry</option>
  <option value="chapter-5_6-safememory---phsyi.html">PageIndex</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">PageMask</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html'">PageNotPresent</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','permissions_helper_inl','permissions_helper_inl.html'">PageShift</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','permissions_helper_inl','permissions_helper_inl.html'">PageSize</option>
  <option value="alpha.html">PageSizeCode (enum)</option>
  <option value="alpha.html">PageSizeHelpers (class)</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','pte_core','pte_core.html'">PageTable</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Alpha PTE Traits Usage Guide','trait-examples.html'">PageTableEntry</option>
  <option value="appendix-c---glossary-and-acro.html">PageTableWalker</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','pte_core','pte_core.html'">PageWalk</option>
  <option value="appendixg-instructiongrainmechanics.html">PaKey</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','CurrentCpuTls','currentcputls.html','IPR Hive','ipr-hive.html'">PAL</option>
  <option value="irqcontroller-controllers.html">PAL entry on interrupt, PAL Integration</option>
  <option value="chapter-1_2---design-goals-and.html">PAL entry serialization</option>
  <option value="irqcontroller-controllers.html">PAL interrupt blocking, PAL Integration</option>
  <option value="irqcontroller-controllers.html">PAL interrupt entry, PAL Integration</option>
  <option value="irqcontroller-controllers.html">PAL mode awareness, Architecture</option>
  <option value="hwpcb-.html">PAL Scratch Area</option>
  <option value="irqcontroller-controllers.html">PAL Semantics</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html'">PAL_BASE</option>
  <option value="'13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">PAL_CALL</option>
  <option value="appendixd-repositorydirectorystructure.html">PAL_core</option>
  <option value="pal-vector-table-(gpalvectorta.html">PAL_core.h</option>
  <option value="hwpcb-.html">PAL_SCRATCH[8]</option>
  <option value="chapter-8_4-call_pal---enterin.html">PALBarrier</option>
  <option value="ipr-hive.html">PAL-base</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">PalBoundary</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">PalBox</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">PalBoxBase</option>
  <option value="8_12-pal-register-matrix.html">PalBoxBase_h</option>
  <option value="appendixd-repositorydirectorystructure.html">PalBoxLib</option>
  <option value="chapter-7_2-terminology-and-cl.html">PalCall</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">PalCallInstruction</option>
  <option value="8_12-pal-register-matrix.html">PALCallsChapter</option>
  <option value="'8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','EXC_SUM_helpers','exc_sum_helpers.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html','permissions_helper_inl','permissions_helper_inl.html'">PALcode</option>
  <option value="ipr_getactivesp_inl.html">PALContext</option>
  <option value="chapter-8_4-call_pal---enterin.html">PalDispatch</option>
  <option value="ipr-hive.html">PAL-end</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">PalEntry</option>
  <option value="chapter-8_4-call_pal---enterin.html">PalEntryPoint</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">PalEntryReason</option>
  <option value="chapter-8_4-call_pal---enterin.html">PalEntryReasonEnum</option>
  <option value="chapter-8_5-pal-execution-mode.html">PalEntryVector</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">PalExecution</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">PalExit</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">palFunction</option>
  <option value="chapter-8_5-pal-execution-mode.html">PalFunctionSelector</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">PalHandler</option>
  <option value="appendixd-repositorydirectorystructure.html">palLib_EV6</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','IPR Hive','ipr-hive.html'">PALmode</option>
  <option value="'9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">PalModeFlag</option>
  <option value="chapter-8_4-call_pal---enterin.html">PalModeIndicator</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">PalOperation</option>
  <option value="reservationmanager.html">PALReservationClear</option>
  <option value="chapter-8_4-call_pal---enterin.html">PalSelector</option>
  <option value="chapter-2_4---execution-phases.html">PalSerialization</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">PalService</option>
  <option value="define_helpers.html">PALStyle</option>
  <option value="ipr-hive.html">PALtemp</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','PS_helpers_inl','ps_helpers_inl.html'">PALTransition</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">palVector</option>
  <option value="chapter-8_5-pal-execution-mode.html">PalVectorComputation</option>
  <option value="'7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','ExceptionMapping_inl','exceptionmapping_inl.html'">PalVectorId</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">PalVectorId_EV6</option>
  <option value="chapter-8_7-pal-and-interrupts.html">PalVectorId_EV6_h</option>
  <option value="chapter-8_7-pal-and-interrupts.html">PalVectorSelection</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">PalVectorTable</option>
  <option value="chapter-7_3-exception-detectio.html">Panic</option>
  <option value="sharding-mechanism---pte---spa.html">parallel cache</option>
  <option value="chapter-2_2-cycle-base-executi.html">ParallelExecution</option>
  <option value="appendixc-physicaladdressmemorymap.html">PARange</option>
  <option value="chapter-5_5-guestmemory---shar.html">PARouteEntry</option>
  <option value="appendixc-physicaladdressmemorymap.html">PARouting</option>
  <option value="appendixd-repositorydirectorystructure.html">parser</option>
  <option value="13_8-flush-semantics.html">PartialFlush</option>
  <option value="chapter-7_5-priority-ordering.html">participatingCpus</option>
  <option value="sharding-mechanism---pte---spa.html">partitioned cache</option>
  <option value="sharding-mechanism---pte---spa.html">partitioned data structure</option>
  <option value="chapter-4_2-box-based-executio.html">Partitioning</option>
  <option value="appendixc-physicaladdressmemorymap.html">paToSafeMemoryOffset</option>
  <option value="appendix-b---core-types-refere.html">PAType</option>
  <option value="chapter-9_3-cpu-instantiation-.html">pauseCPU</option>
  <option value="chapter-9_3-cpu-instantiation-.html">PauseOperation</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">payLoad</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">PC</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','IPR Hive','ipr-hive.html'">PCBB</option>
  <option value="chapter-8_4-call_pal---enterin.html">PCBit0</option>
  <option value="appendixg-instructiongrainmechanics.html">PCCache</option>
  <option value="chapter-4_4-ibox---instruction.html">PcDecodeCache</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">PCI</option>
  <option value="appendixc-physicaladdressmemorymap.html">PCIConfigurationSpace</option>
  <option value="appendixg-instructiongrainmechanics.html">PcKey</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.11 Branch Handling','13_11-branch-handling.html'">pcReason</option>
  <option value="appendix-a---ev6-internal-proc.html">PCTR_CTL</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','PCTX_helpers','pctx_helpers.html'">PCTX</option>
  <option value="pctx_helpers.html">pctx_hw_mtpr_write</option>
  <option value="chapter-2_7-execution-and-comm.html">PCUpdate</option>
  <option value="appendix-c---glossary-and-acro.html">PDE</option>
  <option value="chapter-2_2-cycle-base-executi.html">PeerArchitecture</option>
  <option value="chapter-2_2-cycle-base-executi.html">PeerCPU</option>
  <option value="appendixb-branchpredictionmechanics.html">Penalty</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">PendingCommit</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','CoreLib','corelib.html','ExceptionFactory_inl','exceptionfactory_inl.html'">PendingEvent</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html'">PendingEventKind</option>
  <option value="chapter-2_4---execution-phases.html">PendingException</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">PendingInterrupt</option>
  <option value="oniplchanged_inl.html">PendingInterrupts</option>
  <option value="chapter-7_9-interrupt-handling.html">pendingLevelsMask</option>
  <option value="chapter-7_5-priority-ordering.html">PendingPropertyInfo</option>
  <option value="chapter-7_9-interrupt-handling.html">pendingSourcesByLevel</option>
  <option value="chapter-7_10-traps-and-trapb.html">PendingTrap</option>
  <option value="spam---policies.html">per-bucket state</option>
  <option value="globalipr_hot_cold.html">PerCPU</option>
  <option value="ipr-hive.html">per-CPU</option>
  <option value="irqcontroller-controllers.html">per-CPU interrupt queue, Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">Per-CPU Interrupt State</option>
  <option value="irqcontroller-controllers.html">per-CPU interrupt state, Architecture</option>
  <option value="sharding-mechanism---pte---spa.html">per-CPU invalidation</option>
  <option value="irqcontroller-controllers.html">per-CPU IPL tracking, CPU Integration</option>
  <option value="sharding-mechanism---pte---spa.html">per-CPU shard</option>
  <option value="irqcontroller-controllers.html">per-CPU shard, Architecture</option>
  <option value="sharding-mechanism---pte---spa.html">per-CPU TLB</option>
  <option value="irqcontroller-controllers.html">per-CPU TLB invalidation, IPI Integration</option>
  <option value="shard-scaffolding-ownership.html">per-CPU TLB slice</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">PerCPUEpochTable</option>
  <option value="'8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">PerCPUIsolation</option>
  <option value="'A.3 – Global Singletons','appendix-i---global-singletons.html','ReservationManager','reservationmanager.html'">PerCPUReservation</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','IprStorage_IBox','iprstorage_ibox.html'">PerCPUState</option>
  <option value="appendix-h---endianness-rules.html">PerDeviceConfiguration</option>
  <option value="spam---policies.html">per-entry state</option>
  <option value="appendix-a---ev6-internal-proc.html">PERFMON</option>
  <option value="irqcontroller-controllers.html">Performance &amp; Hot Path</option>
  <option value="chapter-1_2---design-goals-and.html">Performance secondary</option>
  <option value="chapter-2_6-speculation-policy.html">PerformanceBalance</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','IprStorage_IBox','iprstorage_ibox.html'">PerformanceCounter</option>
  <option value="ipr-hive.html">performance-counter</option>
  <option value="pctx_helpers.html">PerformanceCounterEnable</option>
  <option value="axp_attributes_core.html">PerformanceHints</option>
  <option value="chapter-7_3-exception-detectio.html">PerformanceMonitor</option>
  <option value="chapter-6_4-classes-of-seriali.html">PerformanceOptimization</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Permission</option>
  <option value="appendix-c---glossary-and-acro.html">PermissionBit</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','permissions_helper_inl','permissions_helper_inl.html'">PermissionMask</option>
  <option value="trait-examples.html">Permissions</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">permMask</option>
  <option value="alpha.html">PermMask (static)</option>
  <option value="sharding-mechanism---pte---spa.html">per-realm shard</option>
  <option value="sharding-mechanism---pte---spa.html">per-size-class shard</option>
  <option value="currentcputls.html">PerThreadState</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Alpha PTE Traits Usage Guide','trait-examples.html'">pfn</option>
  <option value="trait-examples.html">PFN (Page Frame Number)</option>
  <option value="appendix-b---core-types-refere.html">PFN_SHIFT</option>
  <option value="appendix-b---core-types-refere.html">PFN_WIDTH</option>
  <option value="appendix-b---core-types-refere.html">PFNType</option>
  <option value="chapter-2_3-responsibilities-o.html">PhaseOrdering</option>
  <option value="chapter-2_4---execution-phases.html">PhaseOverlap</option>
  <option value="chapter-2_3-responsibilities-o.html">PhaseSequence</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">PhysicalAddress</option>
  <option value="chapter-15---memory-system-imp.html">PhysicalAddressRouter</option>
  <option value="chapter-5_5-guestmemory---shar.html">PhysicalAddressSpace</option>
  <option value="appendix-c---glossary-and-acro.html">PhysicalFrame</option>
  <option value="'9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">PhysicalMemory</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">PhysicalMemoryAccess</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">PhysicalRAM</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Pipeline</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Pipeline contract</option>
  <option value="irqcontroller-controllers.html">pipeline flush on interrupt, CPU Integration</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Pipeline mechanics</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">PipelineAction</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html'">PipelineAdvance</option>
  <option value="chapter-2_4---execution-phases.html">PipelineAdvancement</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">PipelineBookkeeping</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">PipelineBoundary</option>
  <option value="trait-examples.html">pipelineDelay</option>
  <option value="chapter-8_10-enforcing-the-pri.html">PipelineEnforcement</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">PipelineExecution</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">PipelineFlush</option>
  <option value="chapter-2_2-cycle-base-executi.html">PipelineIsolation</option>
  <option value="chapter-2_5-execution-progress.html">PipelineOccupancy</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">PipelineOrdering</option>
  <option value="chapter-2_2-cycle-base-executi.html">PipelineOwnership</option>
  <option value="chapter-2_4---execution-phases.html">PipelinePhase</option>
  <option value="chapter-2_5-execution-progress.html">PipelineQuery</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">PipelineRedirect</option>
  <option value="ipr_ic_flush_inl.html">PipelineReset</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">PipelineSerialization</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">PipelineSlot</option>
  <option value="13_4-pipelineslot-structure.html">PipeLineSlot.h</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">PipelineStage</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">PipelineStall</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','pte_core','pte_core.html'">PipelineState</option>
  <option value="appendix-k----pipeline-retirem.html">PipelineStepResult</option>
  <option value="chapter-2_4---execution-phases.html">PipelineSummary</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html'">PipelineTick</option>
  <option value="chapter-2_5-execution-progress.html">PipelineWideBlock</option>
  <option value="chapter-2_5-execution-progress.html">PipelineWideSerialization</option>
  <option value="appendixg-instructiongrainmechanics.html">platform</option>
  <option value="pagetable(pte)subsystem.html">Platform arthitecture</option>
  <option value="define_helpers.html">PlatformCapabilities</option>
  <option value="define_helpers.html">PlatformConfig</option>
  <option value="define_helpers.html">PlatformDetection</option>
  <option value="define_helpers.html">PlatformPolicy</option>
  <option value="chapter-1_3---major-architectu.html">Platforms</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Pointer</option>
  <option value="spam---policies.html">policy code sample</option>
  <option value="spam---policies.html">policy design decision</option>
  <option value="spam---policies.html">policy extensibility</option>
  <option value="spam---policies.html">policy implementation</option>
  <option value="spam---policies.html">policy interface</option>
  <option value="spam---policies.html">policy limitations</option>
  <option value="spam---policies.html">policy state</option>
  <option value="spam---policies.html">policy template parameter</option>
  <option value="spam---policies.html">policy usage</option>
  <option value="permissions_helper_inl.html">PolicyEvaluation</option>
  <option value="appendixg-instructiongrainmechanics.html">Polymorphic</option>
  <option value="chapter-1_3---major-architectu.html">Portability</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Position</option>
  <option value="girqcontroller_qglobalstatics.html">Post Interrupt</option>
  <option value="pctx_helpers.html">PPCE</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html'">PRBR</option>
  <option value="'13.8 Flush Semantics','13_8-flush-semantics.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Precise</option>
  <option value="chapter-1_2---design-goals-and.html">Precise exceptions</option>
  <option value="irqcontroller-controllers.html">precise interrupt delivery, PAL Integration</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">PreciseDelivery</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html'">PreciseException</option>
  <option value="chapter-7_10-traps-and-trapb.html">PreciseExceptionModel</option>
  <option value="chapter-7_10-traps-and-trapb.html">PreciseOrdering</option>
  <option value="chapter-2_4---execution-phases.html">PreciseSemantics</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">PreciseState</option>
  <option value="chapter-7_10-traps-and-trapb.html">PreciseTrap</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','13.10 Exception Precision','13_10-exception-precision.html'">Precision</option>
  <option value="chapter-2_4---execution-phases.html">PreCycleCheck</option>
  <option value="13_6-stage-implementations.html">predictedTarget</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">prediction</option>
  <option value="13_11-branch-handling.html">predictionTarget</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">PredictionUpdate</option>
  <option value="13_11-branch-handling.html">predictionValid</option>
  <option value="appendixb-branchpredictionmechanics.html">predictTaken</option>
  <option value="13_11-branch-handling.html">predTaken</option>
  <option value="13_11-branch-handling.html">predTarget</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">Preemption</option>
  <option value="chapter-8_7-pal-and-interrupts.html">PreExceptionState</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html'">Prefetch</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html'">Preparation</option>
  <option value="exceptionpreparation_inl.html">prepareAndDeliverException</option>
  <option value="exceptionpreparation_inl.html">preparePendingEventForDelivery</option>
  <option value="chapter-1_2---design-goals-and.html">Primary design goals</option>
  <option value="appendix-c---glossary-and-acro.html">Primitive</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html'">Priority</option>
  <option value="chapter-2_5-execution-progress.html">PriorityCondition</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">PriorityLevel</option>
  <option value="chapter-2_2-cycle-base-executi.html">PrivateState</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','PS_helpers_inl','ps_helpers_inl.html'">Privilege</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Privilege boundaries</option>
  <option value="chapter-1_2---design-goals-and.html">Privilege isolation</option>
  <option value="chapter-8_10-enforcing-the-pri.html">PrivilegeArbitration</option>
  <option value="chapter-8_10-enforcing-the-pri.html">PrivilegeBit</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">PrivilegeBoundary</option>
  <option value="chapter-8_3-privilege-levels-i.html">PrivilegeCheck</option>
  <option value="appendix-a---ev6-internal-proc.html">PrivilegedAccess</option>
  <option value="appendix-c---glossary-and-acro.html">PrivilegedArchitectureLibrary</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">PrivilegedBoundary</option>
  <option value="chapter-8_5-pal-execution-mode.html">PrivilegedCallPal</option>
  <option value="'8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">PrivilegedContext</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">PrivilegedExecution</option>
  <option value="chapter-8_3-privilege-levels-i.html">PrivilegedFunction</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">PrivilegedInstruction</option>
  <option value="'6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">PrivilegedMode</option>
  <option value="chapter-8_10-enforcing-the-pri.html">PrivilegeDomain</option>
  <option value="chapter-8_5-pal-execution-mode.html">PrivilegedOpcode</option>
  <option value="chapter-8_6-pal-and-exceptions.html">PrivilegedOpcodeFault</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">PrivilegedOperation</option>
  <option value="chapter-8_5-pal-execution-mode.html">PrivilegedRange</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">PrivilegedRegister</option>
  <option value="chapter-6_4-classes-of-seriali.html">PrivilegedSerialization</option>
  <option value="chapter-8_6-pal-and-exceptions.html">PrivilegeElevation</option>
  <option value="1_5-non-goalschapter1.html">PrivilegeEnforcement</option>
  <option value="chapter-8_4-call_pal---enterin.html">PrivilegeEscalation</option>
  <option value="chapter-8_3-privilege-levels-i.html">PrivilegeHierarchy</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">PrivilegeIsolation</option>
  <option value="chapter-8_4-call_pal---enterin.html">PrivilegeLeak</option>
  <option value="chapter-2_3-responsibilities-o.html">PrivilegeLeakage</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','permissions_helper_inl','permissions_helper_inl.html'">PrivilegeLevel</option>
  <option value="chapter-8_3-privilege-levels-i.html">PrivilegeMode</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">PrivilegeSeparation</option>
  <option value="chapter-2_3-responsibilities-o.html">PrivilegeSerialization</option>
  <option value="chapter-8_10-enforcing-the-pri.html">PrivilegeState</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">PrivilegeTransition</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">PrivilegeViolation</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">probe</option>
  <option value="appendix-c---glossary-and-acro.html">Process</option>
  <option value="hwpcb-.html">Process Region Base Register</option>
  <option value="pctx_helpers.html">ProcessContextRegister</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">Processor</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">ProcessorMode</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html'">ProcessorState</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','PS_helpers_inl','ps_helpers_inl.html'">ProcessorStatus</option>
  <option value="ipr-hive.html">processor-status</option>
  <option value="appendix-c---glossary-and-acro.html">ProcessorType</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ProgramCounter</option>
  <option value="chapter-2_8-interaction-with-s.html">ProgramCounterUpdate</option>
  <option value="chapter-5_7-mmio-regions.html">ProgramOrder</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Progress</option>
  <option value="chapter-2_5-execution-progress.html">ProgressGuarantee</option>
  <option value="appendixd-repositorydirectorystructure.html">project</option>
  <option value="appendix-c---glossary-and-acro.html">Prompt</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','13.7 Stall Mechanics','13_7-stall-mechanics.html'">Propagation</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html'">Property</option>
  <option value="alpha.html">ProtectionHelpers (class)</option>
  <option value="'5.7 MMIO Regions','chapter-5_7-mmio-regions.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html'">Protocol</option>
  <option value="'7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','IPR Hive','ipr-hive.html','PS_helpers_inl','ps_helpers_inl.html'">PS</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">PSRegister</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html'">PTBR</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','pte_core','pte_core.html'">PTE</option>
  <option value="pagetable(pte)subsystem.html">PTE Subsystem</option>
  <option value="'Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Alpha PTE Traits Usage Guide','trait-examples.html'">PTECache</option>
  <option value="appendixd-repositorydirectorystructure.html">pteLib</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Alpha PTE Traits Usage Guide','trait-examples.html'">PTETraits</option>
  <option value="trait-examples.html">PTETraits&lt;CPUFamily&gt;</option>
  <option value="appendix-b---core-types-refere.html">PTEType</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Alpha PTE Traits Usage Guide','trait-examples.html'">PTEView</option>
  <option value="appendix-c---glossary-and-acro.html">PTW</option>
  <option value="chapter-6_8-wmb---write-memory.html">Publish</option>
  <option value="alpha_int_helpers_inl.html">PureFunction</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','5.9 Write Buffers','chapter-5_9-write-buffers.html'">Purpose</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Python</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','QtRandomCompat','qtrandomcompat.html'">Q_EMULATR_RANDOM_INT</option>
  <option value="girqcontroller_qglobalstatics.html">Q_GLOBAL_STATIC</option>
  <option value="qtrandomcompat.html">qrand</option>
  <option value="qtrandomcompat.html">QRandomGenerator</option>
  <option value="appendix-i---global-singletons.html">QScopedPointer</option>
  <option value="tracehelpers.html">QStringLogging</option>
  <option value="chapter-1_3---major-architectu.html">Qt</option>
  <option value="qtrandomcompat.html">QT_COMPAT</option>
  <option value="arithextender_helpers.html">QtBitUtilities</option>
  <option value="appendix-i---global-singletons.html">QtEventLoop</option>
  <option value="chapter-9_3-cpu-instantiation-.html">QThread</option>
  <option value="arithextender_helpers.html">QtRandom</option>
  <option value="chapter-9_3-cpu-instantiation-.html">QtSignal</option>
  <option value="chapter-5_4-virtual-addressing.html">Quadrant</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">Quadword</option>
  <option value="reservationmanager.html">QuadwordReservation</option>
  <option value="chapter-6_9-excb---exception-b.html">Qualifier</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Query</option>
  <option value="'13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">queryPrediction</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">Queue</option>
  <option value="chapter-9_3-cpu-instantiation-.html">QuiescedState</option>
  <option value="13_3-pipeline-structure---ring.html">QVarLengthArray</option>
  <option value="8_12-pal-register-matrix.html">R0</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">R1</option>
  <option value="8_12-pal-register-matrix.html">R10</option>
  <option value="8_12-pal-register-matrix.html">R11</option>
  <option value="8_12-pal-register-matrix.html">R12</option>
  <option value="8_12-pal-register-matrix.html">R13</option>
  <option value="8_12-pal-register-matrix.html">R14</option>
  <option value="8_12-pal-register-matrix.html">R15</option>
  <option value="8_12-pal-register-matrix.html">R16</option>
  <option value="8_12-pal-register-matrix.html">R17</option>
  <option value="8_12-pal-register-matrix.html">R18</option>
  <option value="8_12-pal-register-matrix.html">R19</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">R2</option>
  <option value="8_12-pal-register-matrix.html">R20</option>
  <option value="8_12-pal-register-matrix.html">R21</option>
  <option value="8_12-pal-register-matrix.html">R22</option>
  <option value="8_12-pal-register-matrix.html">R23</option>
  <option value="8_12-pal-register-matrix.html">R24</option>
  <option value="8_12-pal-register-matrix.html">R25</option>
  <option value="8_12-pal-register-matrix.html">R26</option>
  <option value="8_12-pal-register-matrix.html">R27</option>
  <option value="8_12-pal-register-matrix.html">R28</option>
  <option value="8_12-pal-register-matrix.html">R29</option>
  <option value="8_12-pal-register-matrix.html">R3</option>
  <option value="8_12-pal-register-matrix.html">R30</option>
  <option value="8_12-pal-register-matrix.html">R31</option>
  <option value="8_12-pal-register-matrix.html">R4</option>
  <option value="8_12-pal-register-matrix.html">R5</option>
  <option value="8_12-pal-register-matrix.html">R6</option>
  <option value="8_12-pal-register-matrix.html">R7</option>
  <option value="8_12-pal-register-matrix.html">R8</option>
  <option value="8_12-pal-register-matrix.html">R9</option>
  <option value="1_5-non-goalschapter1.html">RaceFreedom</option>
  <option value="corelib.html">raiseOpcodeFault</option>
  <option value="corelib.html">raiseTrap</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">RAM</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','pte_core','pte_core.html'">RANDOM</option>
  <option value="spam---policies.html">random victim policy</option>
  <option value="qtrandomcompat.html">RANDOMNESS</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Cache Replacement and Invalidation Policies','spam---policies.html','Alpha PTE Traits Usage Guide','trait-examples.html'">RandomPolicy</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">Range</option>
  <option value="appendixb-branchpredictionmechanics.html">RAS</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">RAW</option>
  <option value="appendixg-instructiongrainmechanics.html">rawBits</option>
  <option value="chapter-4_5-ebox---execution-b.html">RC</option>
  <option value="8_12-pal-register-matrix.html">RD_PS</option>
  <option value="exceptions.html">RDMCES</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">Read</option>
  <option value="8_12-pal-register-matrix.html">READ_UNQ</option>
  <option value="chapter-4_3-relationship-betwe.html">read64</option>
  <option value="chapter-5_5-guestmemory---shar.html">ReadAPI</option>
  <option value="define_helpers.html">ReadBarrier</option>
  <option value="chapter-5_7-mmio-regions.html">ReadCompletion</option>
  <option value="ipr_ic_flush_inl.html">ReadOnlyMasking</option>
  <option value="appendixc-physicaladdressmemorymap.html">ReadOnlyRegion</option>
  <option value="permissions_helper_inl.html">ReadPermission</option>
  <option value="chapter-6_7-mb---full-memory-b.html">ReadQueue</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','pte_core','pte_core.html','Alpha PTE Traits Usage Guide','trait-examples.html'">Realm</option>
  <option value="alpha.html">Realm (enum)</option>
  <option value="alpha-va-format-contract.html">Recommendation</option>
  <option value="spam---policies.html">recordAccess</option>
  <option value="'13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">recordBranchResolution</option>
  <option value="appendixb-branchpredictionmechanics.html">recordPrediction</option>
  <option value="chapter-2_5-execution-progress.html">Recovery</option>
  <option value="chapter-2_4---execution-phases.html">Redirect</option>
  <option value="purpose-and-audiencechapter1.html">Refactor constraints</option>
  <option value="chapter-1_.html">Refactor safety</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">Reference</option>
  <option value="spam---policies.html">reference bit</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Refill</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">Region</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Register</option>
  <option value="girqcontroller_qglobalstatics.html">Register IRQ Vector</option>
  <option value="appendixg-instructiongrainmechanics.html">REGISTER_GRAIN</option>
  <option value="8_12-pal-register-matrix.html">RegisterAccessPattern</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">RegisterContext</option>
  <option value="8_12-pal-register-matrix.html">RegisterDependency</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">RegisterFile</option>
  <option value="chapter-2_2-cycle-base-executi.html">RegisterIsolation</option>
  <option value="8_12-pal-register-matrix.html">RegisterMatrix</option>
  <option value="8_12-pal-register-matrix.html">RegisterRead</option>
  <option value="chapter-4_5-ebox---execution-b.html">RegisterScoreboard</option>
  <option value="chapter-8_7-pal-and-interrupts.html">RegisterSnapshot</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">RegisterUpdate</option>
  <option value="8_12-pal-register-matrix.html">RegisterUsage</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">RegisterVisibility</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">RegisterWrite</option>
  <option value="chapter-5_7-mmio-regions.html">Registration</option>
  <option value="appendixg-instructiongrainmechanics.html">Registry</option>
  <option value="chapter-4_5-ebox---execution-b.html">REI</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">Release</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">ReleaseCondition</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">ReleaseLogic</option>
  <option value="chapter-6_8-wmb---write-memory.html">ReleasePattern</option>
  <option value="chapter-7_5-priority-ordering.html">RendezvousFailure</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">Reordering</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Replacement</option>
  <option value="spam---policies.html">replacement policy</option>
  <option value="'A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','pte_core','pte_core.html'">ReplacementPolicy</option>
  <option value="qtrandomcompat.html">replacement-policy</option>
  <option value="spam---policies.html">ReplacementPolicyBase</option>
  <option value="trait-examples.html">ReplacementPolicyEnum</option>
  <option value="qtrandomcompat.html">REPLAY_SENSITIVE</option>
  <option value="chapter-2_2-cycle-base-executi.html">Reproducibility</option>
  <option value="chapter-1_2---design-goals-and.html">Reproducible behavior</option>
  <option value="'6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">RequestMemoryBarrier</option>
  <option value="exceptionmapping_inl.html">requiresCallPalCalculation</option>
  <option value="spam---policies.html">re-reference prediction value</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','ReservationManager','reservationmanager.html'">Reservation</option>
  <option value="chapter-1_2---design-goals-and.html">Reservation tracking</option>
  <option value="reservationmanager.html">ReservationAlignment</option>
  <option value="reservationmanager.html">ReservationCallback</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">ReservationClearing</option>
  <option value="reservationmanager.html">ReservationGranularity</option>
  <option value="chapter-11-interaction-with-se.html">ReservationInteraction</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','ReservationManager','reservationmanager.html'">ReservationInvalidation</option>
  <option value="chapter-2_3-responsibilities-o.html">ReservationManagement</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.6 Stage Implementations','13_6-stage-implementations.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','ReservationManager','reservationmanager.html'">ReservationManager</option>
  <option value="chapter-5_11-load-locked-_-sto.html">ReservationModel</option>
  <option value="chapter-1_4---architectural-in.html">Reservations</option>
  <option value="'5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">ReservationSlot</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">ReservationState</option>
  <option value="reservationmanager.html">ReservationStats</option>
  <option value="reservationmanager.html">ReservationTimestamp</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">ReservationTracking</option>
  <option value="chapter-7_3-exception-detectio.html">ReservedOperand</option>
  <option value="appendixc-physicaladdressmemorymap.html">ReservedRegion</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','Exceptions Vector Map','exceptions.html'">RESET</option>
  <option value="chapter-9_3-cpu-instantiation-.html">ResetOperation</option>
  <option value="chapter-9_3-cpu-instantiation-.html">ResetState</option>
  <option value="'6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Resolution</option>
  <option value="appendixg-instructiongrainmechanics.html">resolveGrain</option>
  <option value="chapter-2_2-cycle-base-executi.html">ResourceIsolation</option>
  <option value="chapter-2_5-execution-progress.html">ResourceOccupation</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html'">Responsibility</option>
  <option value="'8.12 PAL Register Matrix','8_12-pal-register-matrix.html','13.8 Flush Semantics','13_8-flush-semantics.html'">Restart</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">restoreContext</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html'">Result</option>
  <option value="alpha_alu_inl.html">resultL</option>
  <option value="alpha_alu_inl.html">ResultNormalization</option>
  <option value="alpha_alu_inl.html">resultQ</option>
  <option value="chapter-9_3-cpu-instantiation-.html">resumeCPU</option>
  <option value="chapter-6_6-barrier-release-mo.html">Resumption</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">RET</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Retire</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Retirement</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">RetirementBoundary</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">RetirementFault</option>
  <option value="appendixh-alphapipeline.html">RetirementMechanics</option>
  <option value="chapter-7_2-terminology-and-cl.html">RetirementOrdering</option>
  <option value="chapter-2_7-execution-and-comm.html">RetirementPoint</option>
  <option value="chapter-2_4---execution-phases.html">RetirementUpdate</option>
  <option value="13_7-stall-mechanics.html">Retry</option>
  <option value="appendixb-branchpredictionmechanics.html">ReturnAddressStack</option>
  <option value="chapter-8_3-privilege-levels-i.html">ReturnInstruction</option>
  <option value="chapter-8_7-pal-and-interrupts.html">ReturnPath</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">ReturnPC</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">ReverseOrder</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Reviewer guidance</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">RingBuffer</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html'">RingRotation</option>
  <option value="chapter-1_3---major-architectu.html">RISC</option>
  <option value="13_2-pipeline-role-and-design.html">Rollback</option>
  <option value="chapter-1_3---major-architectu.html">ROM</option>
  <option value="'13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Rotation</option>
  <option value="irqcontroller-controllers.html">ROUND_ROBIN routing, Device Interrupt Integration</option>
  <option value="chapter-4_6-fbox---floating-po.html">Rounding</option>
  <option value="alpha_fp_helpers_inl.html">Rounding-Legacy</option>
  <option value="'Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html'">RoundingMode</option>
  <option value="chapter-5_3-memory-layers-over.html">Router</option>
  <option value="chapter-5_5-guestmemory---shar.html">RouteTarget</option>
  <option value="'4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Routing</option>
  <option value="irqcontroller-controllers.html">routing affinity hints, Advanced Topics</option>
  <option value="irqcontroller-controllers.html">Routing Policies</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html'">RoutingTable</option>
  <option value="chapter-4_5-ebox---execution-b.html">RPCC</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Cache Replacement and Invalidation Policies','spam---policies.html'">RRPV</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html'">RS</option>
  <option value="'4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">Rule</option>
  <option value="r31-usage.html">Rule R31-DST-1</option>
  <option value="r31-usage.html">Rule WB-R31-5</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">RunLoop</option>
  <option value="chapter-2_3-responsibilities-o.html">RunLoopInvariant</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">RUNNING</option>
  <option value="'8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">RunningState</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.8 Flush Semantics','13_8-flush-semantics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">runOneInstruction</option>
  <option value="tracehelpers.html">RuntimeLogging</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">S_Store</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.10 Exception Precision','13_10-exception-precision.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">SafeMemory</option>
  <option value="appendix-h---endianness-rules.html">SafeMemoryBoundary</option>
  <option value="reservationmanager.html">SafeMemoryIntegration</option>
  <option value="appendixc-physicaladdressmemorymap.html">SafeMemoryOffset</option>
  <option value="chapter-7_9-interrupt-handling.html">Safety</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','7.4 Exception Detection Points','7_4-exception-detection-points.html'">Sampling</option>
  <option value="license-_-attributions.html">SanJose</option>
  <option value="appendixb-branchpredictionmechanics.html">Saturating</option>
  <option value="chapter-7_8-pal-mode-entry.html">saveContext</option>
  <option value="hwpcb-.html">Saved PC</option>
  <option value="hwpcb-.html">Saved Processor Status</option>
  <option value="hwpcb-.html">SAVED_PC</option>
  <option value="hwpcb-.html">SAVED_PS</option>
  <option value="exceptionstateupdate_inl.html">saveExceptionAddress</option>
  <option value="exceptionstateupdate_inl.html">saveFaultVirtualAddress</option>
  <option value="exceptionstateupdate_inl.html">saveProcessorState</option>
  <option value="chapter-11-interaction-with-se.html">SC</option>
  <option value="appendix-b---core-types-refere.html">SC_Type</option>
  <option value="chapter-1_3---major-architectu.html">Scalability</option>
  <option value="alpha_sse_fp_inl.html">Scalar</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">ScalarFallback</option>
  <option value="appendix-c---glossary-and-acro.html">SCB</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html'">SCBB</option>
  <option value="'PS_helpers_inl','ps_helpers_inl.html','QtRandomCompat','qtrandomcompat.html'">scheduler</option>
  <option value="currentcputls.html">SchedulerSupport</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">Scheduling</option>
  <option value="chapter-6_4-classes-of-seriali.html">Scope</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Scoreboard</option>
  <option value="chapter-5_5-guestmemory---shar.html">Scratch</option>
  <option value="appendixc-physicaladdressmemorymap.html">ScratchRegion</option>
  <option value="chapter-1_4---architectural-in.html">SCSI</option>
  <option value="ipr-hive.html">SDE</option>
  <option value="chapter-8_7-pal-and-interrupts.html">SecondLevelDispatch</option>
  <option value="permissions_helper_inl.html">SecurityBoundary</option>
  <option value="chapter-8_3-privilege-levels-i.html">SecurityModel</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','QtRandomCompat','qtrandomcompat.html'">seedEmulatrRandom</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">Segment</option>
  <option value="alpha-va-format-contract.html">Selection</option>
  <option value="chapter-7_10-traps-and-trapb.html">SelectiveClear</option>
  <option value="chapter-8_5-pal-execution-mode.html">SelectorBits</option>
  <option value="chapter-8_5-pal-execution-mode.html">SelectorComputation</option>
  <option value="spam---policies.html">selectVictim</option>
  <option value="chapter-4_7---mbox---memory-bo.html">Semantic</option>
  <option value="chapter-15---memory-system-imp.html">SemanticAuthority</option>
  <option value="chapter-4_2-box-based-executio.html">SemanticDomain</option>
  <option value="chapter-2_7-execution-and-comm.html">SemanticExecution</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html'">Semantics</option>
  <option value="chapter-4_2-box-based-executio.html">Separation</option>
  <option value="chapter-1_2---design-goals-and.html">Separation of concerns</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">Seqlock</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">sequence</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html'">Sequencing</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','IPR Hive','ipr-hive.html'">serialization</option>
  <option value="'7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">SerializationBarrier</option>
  <option value="chapter-2_4---execution-phases.html">SerializationCondition</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">SerializationEvent</option>
  <option value="chapter-11-interaction-with-se.html">SerializationInteraction</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">SerializationModel</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">SerializationPoint</option>
  <option value="chapter-6_4-classes-of-seriali.html">SerializationPrimitive</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">SerializationRequest</option>
  <option value="chapter-2_5-execution-progress.html">SerializationScope</option>
  <option value="'6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">SerializationType</option>
  <option value="chapter-8_7-pal-and-interrupts.html">SerializedContext</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">SERIALIZING</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">SerializingState</option>
  <option value="iprstorage_ibox.html">SerialLine</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">ServiceHandler</option>
  <option value="trait-examples.html">Set Prediction and Access Memory</option>
  <option value="appendixb-branchpredictionmechanics.html">SetAssociative</option>
  <option value="corelib.html">setPC</option>
  <option value="appendix-c---glossary-and-acro.html">SetPredictionAndAccessMemory</option>
  <option value="chapter-5_11-load-locked-_-sto.html">setReservation</option>
  <option value="alpha_alu_inl.html">sext32</option>
  <option value="alpha_fp_helpers_inl.html">SFloat</option>
  <option value="chapter-8_4-call_pal---enterin.html">ShadowActivation</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html'">ShadowRegister</option>
  <option value="'8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.12 PAL Register Matrix','8_12-pal-register-matrix.html'">ShadowRegisterFile</option>
  <option value="chapter-7_8-pal-mode-entry.html">ShadowRegisters</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Sharding Mechanism - PTE - SPAMShardManager','sharding-mechanism---pte---spa.html'">shard</option>
  <option value="sharding-mechanism---pte---spa.html">shard dimensioning</option>
  <option value="sharding-mechanism---pte---spa.html">shard index</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">ShardBySize</option>
  <option value="appendixg-instructiongrainmechanics.html">Sharded</option>
  <option value="sharding-mechanism---pte---spa.html">sharded cache benefits</option>
  <option value="sharding-mechanism---pte---spa.html">sharded cache requirements</option>
  <option value="sharding-mechanism---pte---spa.html">sharding</option>
  <option value="irqcontroller-controllers.html">Sharding &amp; Lock-Free Design</option>
  <option value="sharding-mechanism---pte---spa.html">sharding concurrency</option>
  <option value="sharding-mechanism---pte---spa.html">sharding consistency</option>
  <option value="sharding-mechanism---pte---spa.html">sharding implementation</option>
  <option value="sharding-mechanism---pte---spa.html">sharding isolation</option>
  <option value="sharding-mechanism---pte---spa.html">sharding locality</option>
  <option value="sharding-mechanism---pte---spa.html">sharding mechanism</option>
  <option value="sharding-mechanism---pte---spa.html">sharding parallelism</option>
  <option value="sharding-mechanism---pte---spa.html">sharding scalability</option>
  <option value="sharding-mechanism---pte---spa.html">shards</option>
  <option value="irqcontroller-controllers.html">shareable interrupt, Device Interrupt Integration</option>
  <option value="appendixg-instructiongrainmechanics.html">SharedGlobal</option>
  <option value="chapter-2_2-cycle-base-executi.html">SharedMechanism</option>
  <option value="chapter-2_2-cycle-base-executi.html">SharedMemory</option>
  <option value="chapter-8_6-pal-and-exceptions.html">SharedPipeline</option>
  <option value="chapter-9_4-per-cpu-vs-shared-.html">SharedState</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','alpha_alu_inl','alpha_alu_inl.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Shift</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">ShiftLeft</option>
  <option value="chapter-8_5-pal-execution-mode.html">ShiftOperation</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">ShiftRight</option>
  <option value="chapter-5_14-smp-consideration.html">Shootdown</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">Shutdown</option>
  <option value="chapter-2_4---execution-phases.html">ShutdownRequest</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">SideEffect</option>
  <option value="chapter-2_7-execution-and-comm.html">SideEffectElimination</option>
  <option value="chapter-2_8-interaction-with-s.html">SideEffectIsolation</option>
  <option value="chapter-4_2-box-based-executio.html">SideEffects</option>
  <option value="chapter-7_9-interrupt-handling.html">Signal</option>
  <option value="'5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html'">Signaling</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','arithExtender_helpers','arithextender_helpers.html'">signBit</option>
  <option value="alpha_alu_inl.html">signBitL</option>
  <option value="alpha_alu_inl.html">signBitQ</option>
  <option value="alpha_int_helpers_inl.html">Signed</option>
  <option value="alpha_sse_int_inl.html">SignedArithmetic</option>
  <option value="arithextender_helpers.html">signExtend</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">signExtend16</option>
  <option value="arithextender_helpers.html">signExtend21</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">signExtend32</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">signExtend8</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','alpha_alu_inl','alpha_alu_inl.html'">SignExtension</option>
  <option value="chapter-2_6-speculation-policy.html">SiliconSpeculation</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">SIMD</option>
  <option value="chapter-4_2-box-based-executio.html">Simulation</option>
  <option value="chapter-8_10-enforcing-the-pri.html">SingleEntry</option>
  <option value="chapter-8_10-enforcing-the-pri.html">SingleExit</option>
  <option value="'13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','IprStorage_IBox','iprstorage_ibox.html'">SingleIssue</option>
  <option value="chapter-2_4---execution-phases.html">SingleStep</option>
  <option value="appendixg-instructiongrainmechanics.html">Singleton</option>
  <option value="appendix-i---global-singletons.html">SingletonPattern</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','IPR Hive','ipr-hive.html'">SIRR</option>
  <option value="'7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html'">SISR</option>
  <option value="'5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.9 Write Buffers','chapter-5_9-write-buffers.html'">Size</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">SizeClass</option>
  <option value="alpha.html">SizeClassId (enum)</option>
  <option value="appendix-a---ev6-internal-proc.html">SLEEP</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">sll</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.8 Flush Semantics','13_8-flush-semantics.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Slot</option>
  <option value="chapter-2_7-execution-and-comm.html">SlotFault</option>
  <option value="appendix-i---global-singletons.html">SlotIndex</option>
  <option value="chapter-2_6-speculation-policy.html">SlotInvalidation</option>
  <option value="chapter-2_5-execution-progress.html">SlotLevelStall</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">slotSequence</option>
  <option value="chapter-2_8-interaction-with-s.html">SlotState</option>
  <option value="chapter-2_6-speculation-policy.html">SlotValidity</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Chapter 9 - SMP Architecture','chapter9-smparchitecture.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','A.3 – Global Singletons','appendix-i---global-singletons.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html','CurrentCpuTls','currentcputls.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html'">SMP</option>
  <option value="irqcontroller-controllers.html">SMP &amp; Per-CPU Design</option>
  <option value="chapter-1_2---design-goals-and.html">SMP first-class design</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">SMP guarantees</option>
  <option value="irqcontroller-controllers.html">SMP interrupt delivery, Architecture</option>
  <option value="girqcontroller_qglobalstatics.html">SMP Interrupt Handling</option>
  <option value="sharding-mechanism---pte---spa.html">SMP sharding</option>
  <option value="chapter-2_2-cycle-base-executi.html">SMPArchitecture</option>
  <option value="chapter-1_2---design-goals-and.html">SMP-aware subsystems</option>
  <option value="chapter-1_.html">SMP-capable</option>
  <option value="purpose-and-audiencechapter1.html">SMP-capable design</option>
  <option value="'8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">SMPCoordination</option>
  <option value="chapter-15---memory-system-imp.html">SMPCorrectness</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">SMPEvent</option>
  <option value="chapter-2_2-cycle-base-executi.html">SMPInteraction</option>
  <option value="oniplchanged_inl.html">SMPInterrupts</option>
  <option value="chapter-9_3-cpu-instantiation-.html">SMPManagement</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html'">SMPManager</option>
  <option value="reservationmanager.html">SMPReservation</option>
  <option value="chapter-8_7-pal-and-interrupts.html">SMPState</option>
  <option value="chapter-6_7-mb---full-memory-b.html">SMPSynchronization</option>
  <option value="chapter-2_3-responsibilities-o.html">SMPVisibility</option>
  <option value="global_hwpcbbank_interface.html">SnapshotSlot</option>
  <option value="chapter-5_2-design-philosophy.html">Software</option>
  <option value="girqcontroller_qglobalstatics.html">Software Interrupt</option>
  <option value="irqcontroller-controllers.html">software interrupt IPL, Software Interrupts</option>
  <option value="irqcontroller-controllers.html">software interrupt request, Software Interrupts</option>
  <option value="irqcontroller-controllers.html">software interrupt routing, Software Interrupts</option>
  <option value="irqcontroller-controllers.html">software interrupt vector, Software Interrupts</option>
  <option value="irqcontroller-controllers.html">Software Interrupts</option>
  <option value="exceptions.html">SOFTWARE_IRQ</option>
  <option value="exc_sum_helpers.html">SoftwareCompletion</option>
  <option value="appendix-h---endianness-rules.html">SoftwareConversion</option>
  <option value="chapter-8_7-pal-and-interrupts.html">SoftwareInterrupt</option>
  <option value="chapter-15---memory-system-imp.html">SoftwarePolicy</option>
  <option value="appendix-c---glossary-and-acro.html">SoftwareTLB</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','8.2 What PAL Is (and Is Not)','chapter-8_2-what-pal-is-(and-i.html'">SoftwareTrap</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html'">Source</option>
  <option value="appendixc-physicaladdressmemorymap.html">SourceOfTruth</option>
  <option value="ipr_getactivesp_inl.html">SP</option>
  <option value="alpha-va-format-contract.html">Space</option>
  <option value="pagetable(pte)subsystem.html">Space Management Pages, PTE</option>
  <option value="ps_helpers_inl.html">SPAlign</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Axp_Attributes_core','axp_attributes_core.html','CurrentCpuTls','currentcputls.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html'">SPAM</option>
  <option value="sharding-mechanism---pte---spa.html">SPAM manager shards</option>
  <option value="sharding-mechanism---pte---spa.html">SPAM sharding</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Cache Replacement and Invalidation Policies','spam---policies.html','Alpha PTE Traits Usage Guide','trait-examples.html'">SPAMBucket</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">SPAMEntry</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">SPAMEpoch</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardIPRManager</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Cache Replacement and Invalidation Policies','spam---policies.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html','Alpha PTE Traits Usage Guide','trait-examples.html'">SPAMShardManager</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager AlphaCPU</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager best practice</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager code sample</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager concrete type</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager configuration</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager constructor</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager constructor injection</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager cpuCount</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager CPUStateIPRInterface</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager CTOR</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager dependent class</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager direct pass</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager DTB</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager dynamic allocation</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager example</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager fast lookup</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager global instance</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager global manager</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager idiom</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager index</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager initialization</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager instantiation</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager interface</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager invalidation policy</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager ITB</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager lifetime</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager manager vector</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager member variable</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager ownership</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager per-CPU</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager per-realm</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager per-size-class</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager per-system</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager pointer</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager pointer passing</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager reference</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager reference passing</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager retrieval</option>
  <option value="sharding-mechanism---pte---spa.html">SPAMShardManager sharding</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager shared_ptr</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager SMP</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager SMP support</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager SMPManager</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager storage</option>
  <option value="shard-scaffolding-ownership.html">SPAMShardManager system manager</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager system-level storage</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager template alias</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager template parameters</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager TLB manager</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager traits</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager traits specialization</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager type alias</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager unique_ptr</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager usage</option>
  <option value="trait---ctor-usage-examples.html">SPAMShardManager victim policy</option>
  <option value="'Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">SPAMShardManager wiring</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">SPAMTag</option>
  <option value="'5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html'">Span</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix C – Physical Address Memory Map','appendixc-physicaladdressmemorymap.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">SparseMemoryBacking</option>
  <option value="ipr-hive.html">SPE</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">Specification</option>
  <option value="purpose-and-audiencechapter1.html">Specification vs implementation</option>
  <option value="'1.5 Non-Goals','1_5-non-goalschapter1.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','IPR_IC_FLUSH_inl','ipr_ic_flush_inl.html'">Speculation</option>
  <option value="chapter-1_2---design-goals-and.html">Speculation restraint</option>
  <option value="chapter-2_4---execution-phases.html">SpeculationBlock</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">SpeculationBoundary</option>
  <option value="chapter-8_4-call_pal---enterin.html">SpeculationDiscard</option>
  <option value="chapter-2_6-speculation-policy.html">SpeculationModel</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">SpeculationRecovery</option>
  <option value="13_11-branch-handling.html">Speculative</option>
  <option value="chapter-2_6-speculation-policy.html">SpeculativeDiscard</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','IprStorage_IBox','iprstorage_ibox.html'">SpeculativeExecution</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">SpeculativeInstruction</option>
  <option value="chapter-2_6-speculation-policy.html">SpeculativePolicy</option>
  <option value="chapter-2_6-speculation-policy.html">SpeculativeSlot</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">SpeculativeState</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Splitmix</option>
  <option value="irqcontroller-controllers.html">spurious interrupt detection, Debugging and Diagnostics</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">SQRTS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">SQRTT</option>
  <option value="alpha_fp_helpers_inl.html">SquareRoot</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Squash</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">sra</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">srl</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','define_helpers','define_helpers.html'">SRM</option>
  <option value="purpose-and-audiencechapter1.html">SRM console firmware</option>
  <option value="chapter-1_.html">SRM firmware</option>
  <option value="appendixc-physicaladdressmemorymap.html">SRMFirmware</option>
  <option value="appendix-b---core-types-refere.html">SRRIP</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Shard Scaffolding Ownership','shard-scaffolding-ownership.html','Cache Replacement and Invalidation Policies','spam---policies.html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html','Alpha PTE Traits Usage Guide','trait-examples.html'">SRRIPPolicy</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html'">SSE</option>
  <option value="'alpha_SSE_fp_inl','alpha_sse_fp_inl.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">SSE2</option>
  <option value="alpha_sse_fp_inl.html">SSE3</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">SSP</option>
  <option value="alpha_int_byteops_inl.html">SSSE3</option>
  <option value="chapter-8_8-pal-and-memory-ord.html">StableMemory</option>
  <option value="ps_helpers_inl.html">StackAlignment</option>
  <option value="define_helpers.html">StackLimits</option>
  <option value="'Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">StackPointer</option>
  <option value="ipr-hive.html">stack-pointer</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Stage</option>
  <option value="'13.8 Flush Semantics','13_8-flush-semantics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">STAGE_COUNT</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html'">stage_DE</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">stage_EX</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html'">stage_IF</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html'">stage_IS</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">stage_MEM</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">stage_WB</option>
  <option value="chapter-2_6-speculation-policy.html">StageArray</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html'">StageClear</option>
  <option value="chapter-2_2-cycle-base-executi.html">StageCompletion</option>
  <option value="trait-examples.html">stageDTB0PTE</option>
  <option value="trait-examples.html">stageDTB1PTE</option>
  <option value="trait-examples.html">stageDTBCommon</option>
  <option value="chapter-2_4---execution-phases.html">StageExecution</option>
  <option value="chapter-2_7-execution-and-comm.html">StageExecutionOrder</option>
  <option value="chapter-2_6-speculation-policy.html">StageIndex</option>
  <option value="chapter-2_6-speculation-policy.html">StageInvalidation</option>
  <option value="trait-examples.html">stageITBPTE</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">StageOrdering</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">StageSequence</option>
  <option value="chapter-2_6-speculation-policy.html">StageValidity</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">StaleData</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Stall</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html'">StallCondition</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html'">stalled</option>
  <option value="chapter-2_5-execution-progress.html">StallGranularity</option>
  <option value="chapter-2_6-speculation-policy.html">StallModel</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','13.7 Stall Mechanics','13_7-stall-mechanics.html'">stallPipeline</option>
  <option value="chapter-2_5-execution-progress.html">StallReporting</option>
  <option value="chapter-2_5-execution-progress.html">StallScope</option>
  <option value="chapter-2_5-execution-progress.html">StallSource</option>
  <option value="chapter-9_3-cpu-instantiation-.html">StartOperation</option>
  <option value="chapter-5_5-guestmemory---shar.html">StartPA</option>
  <option value="appendix-i---global-singletons.html">StartupInitialization</option>
  <option value="appendix-i---global-singletons.html">StartupSequence</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">State</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">StateAuthority</option>
  <option value="chapter-2_6-speculation-policy.html">StateCommit</option>
  <option value="chapter-11-interaction-with-se.html">StateConsistency</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html'">StateIsolation</option>
  <option value="spam---policies.html">stateless policy</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html'">StateMachine</option>
  <option value="chapter-2_3-responsibilities-o.html">StateMaintenance</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">StatePreservation</option>
  <option value="global_hwpcbbank_interface.html">StateRestore</option>
  <option value="chapter-8_7-pal-and-interrupts.html">StateSnapshot</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html'">StateTransition</option>
  <option value="1_5-non-goalschapter1.html">StateTransitions</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">StateUpdate</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html'">StateVisibility</option>
  <option value="spam---policies.html">Static Re-Reference Interval Prediction</option>
  <option value="appendix-i---global-singletons.html">StaticLocalInstance</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">Statistics</option>
  <option value="alpha_int_helpers_inl.html">Status</option>
  <option value="appendix-c---glossary-and-acro.html">StatusBit</option>
  <option value="exc_sum_helpers.html">StatusRegister</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">STB</option>
  <option value="tracehelpers.html">StdStringLogging</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">SteadyState</option>
  <option value="chapter-5_4-virtual-addressing.html">Step</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">STF</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">STG</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">STL</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html'">STL_C</option>
  <option value="chapter-6_4-classes-of-seriali.html">STOLOAD</option>
  <option value="chapter-9_3-cpu-instantiation-.html">stopCPU</option>
  <option value="chapter-9_3-cpu-instantiation-.html">StopOperation</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Storage</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Store</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html'">StoreCommit</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.11 PAL and LL/SC Reservations','chapter-8_11-pal-and-ll_sc.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','ReservationManager','reservationmanager.html'">StoreConditional</option>
  <option value="chapter-8_11-pal-and-ll_sc.html">StoreConditionalFailure</option>
  <option value="chapter-5_13-interaction-with-.html">StoreData</option>
  <option value="appendix-h---endianness-rules.html">StoreInstruction</option>
  <option value="chapter-2_8-interaction-with-s.html">StoreOperation</option>
  <option value="'6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">StoreOrdering</option>
  <option value="chapter-6_4-classes-of-seriali.html">STOSTO</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">STQ</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">STQ_C</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">STQ_U</option>
  <option value="appendixb-branchpredictionmechanics.html">Strategy</option>
  <option value="chapter-1_2---design-goals-and.html">Strict priority ordering</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">StrongBarrier</option>
  <option value="appendixb-branchpredictionmechanics.html">StronglyNotTaken</option>
  <option value="appendixb-branchpredictionmechanics.html">StronglyTaken</option>
  <option value="'7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html'">Structure</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">STS</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">STT</option>
  <option value="chapter-8_5-pal-execution-mode.html">StubSpacing</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','A.4 – Endianness Rules','appendix-h---endianness-rules.html'">STW</option>
  <option value="reservationmanager.html">STx_C</option>
  <option value="chapter-4_5-ebox---execution-b.html">SUB</option>
  <option value="alpha_sse_int_inl.html">Sub64</option>
  <option value="alpha_alu_inl.html">subBorrow</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_SSE_int_inl','alpha_sse_int_inl.html'">SUBL</option>
  <option value="chapter-4_5-ebox---execution-b.html">SUBLV</option>
  <option value="alpha_sse_int_inl.html">SUBL-V</option>
  <option value="alpha_alu_inl.html">subOverflow</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','CoreLib','corelib.html'">subQ</option>
  <option value="chapter-4_5-ebox---execution-b.html">SUBQV</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">SUBS</option>
  <option value="alpha-va-format-contract.html">Subset</option>
  <option value="chapter-7_3-exception-detectio.html">SubsettedInstruction</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html'">Subsystem</option>
  <option value="'Chapter 1 - System Overview','chapter-1_.html','1.1 Purpose and Audience','purpose-and-audiencechapter1.html'">Subsystem responsibilities</option>
  <option value="appendix-i---global-singletons.html">SubsystemAccess</option>
  <option value="appendix-i---global-singletons.html">SubsystemOrchestration</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html'">SUBT</option>
  <option value="'alpha_alu_inl','alpha_alu_inl.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html'">Subtraction</option>
  <option value="chapter-5_4-virtual-addressing.html">Success</option>
  <option value="alpha-va-format-contract.html">Summary</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','IPR Hive','ipr-hive.html'">superpage</option>
  <option value="appendix-b---core-types-refere.html">SuperpageEncoding</option>
  <option value="hwpcb-.html">Supervisor Stack Pointer</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','PS_helpers_inl','ps_helpers_inl.html'">SupervisorMode</option>
  <option value="13_6-stage-implementations.html">supplyFetchResult</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Sweep</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">sweepDeadForASN</option>
  <option value="chapter-7_5-priority-ordering.html">swiLevel</option>
  <option value="8_12-pal-register-matrix.html">SWPCTX</option>
  <option value="chapter-2_2-cycle-base-executi.html">SymmetricMultiprocessing</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Synchronization</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">SynchronizationIssue</option>
  <option value="13_10-exception-precision.html">Synchronous</option>
  <option value="'7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">SynchronousEvent</option>
  <option value="chapter-8_10-enforcing-the-pri.html">SynchronousFault</option>
  <option value="chapter-2_6-speculation-policy.html">SynchronousLoad</option>
  <option value="corelib.html">syncMemoryBarrier</option>
  <option value="define_helpers.html">SyntheticStack</option>
  <option value="define_helpers.html">Syscalls</option>
  <option value="appendix-a---ev6-internal-proc.html">SYSPTBR</option>
  <option value="shard-scaffolding-ownership.html">system architecture</option>
  <option value="purpose-and-audiencechapter1.html">System contracts</option>
  <option value="hwpcb-.html">System Control Block Base</option>
  <option value="purpose-and-audiencechapter1.html">System execution</option>
  <option value="girqcontroller_qglobalstatics.html">System Interrupt</option>
  <option value="chapter-1_.html">System shape</option>
  <option value="license-_-attributions.html">SystemArchitecture</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">SystemAuthority</option>
  <option value="iprstorage_ibox.html">SystemBusError</option>
  <option value="appendix-c---glossary-and-acro.html">SystemConfiguration</option>
  <option value="appendix-c---glossary-and-acro.html">SystemControlBlock</option>
  <option value="iprstorage_ibox.html">SystemDataError</option>
  <option value="chapter-7_5-priority-ordering.html">SystemEvent</option>
  <option value="appendix-i---global-singletons.html">SystemInitialization</option>
  <option value="chapter-8_3-privilege-levels-i.html">SystemIntegrity</option>
  <option value="shard-scaffolding-ownership.html">SystemManager</option>
  <option value="8_12-pal-register-matrix.html">SystemOperation</option>
  <option value="iprstorage_ibox.html">SystemParityError</option>
  <option value="chapter-9_3-cpu-instantiation-.html">systemPaused</option>
  <option value="license-_-attributions.html">SystemReferenceGuide</option>
  <option value="appendix-c---glossary-and-acro.html">SystemReferenceManual</option>
  <option value="chapter-5_11-load-locked-_-sto.html">SystemReset</option>
  <option value="chapter-7_3-exception-detectio.html">SystemService</option>
  <option value="chapter-9_3-cpu-instantiation-.html">systemStarted</option>
  <option value="chapter-9_3-cpu-instantiation-.html">systemStopped</option>
  <option value="chapter-7_2-terminology-and-cl.html">SystemTrap</option>
  <option value="sharding-mechanism---pte---spa.html">system-wide sharding</option>
  <option value="shard-scaffolding-ownership.html">system-wide TLB manager</option>
  <option value="alpha-va-format-contract.html">Table</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">Tag</option>
  <option value="appendix-b---core-types-refere.html">TagKey</option>
  <option value="appendix-b---core-types-refere.html">TAGType</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Target</option>
  <option value="chapter-8_7-pal-and-interrupts.html">TargetCPU</option>
  <option value="chapter-8_9-hw_rei---exiting-p.html">TargetPC</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">TBCHK</option>
  <option value="chapter-8_6-pal-and-exceptions.html">TBI</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','ReservationManager','reservationmanager.html','Alpha PTE Traits Usage Guide','trait-examples.html'">TBIA</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">TBIAP</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">TBIS</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">TBISD</option>
  <option value="appendixf-spam(ptetranslationbuffer).html">TBISI</option>
  <option value="iprstorage_ibox.html">TBMissBuffer</option>
  <option value="chapter-1_3---major-architectu.html">Technology</option>
  <option value="tracehelpers.html">Telemetry</option>
  <option value="shard-scaffolding-ownership.html">template instantiation</option>
  <option value="spam---policies.html">template policy</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Alpha PTE Traits Usage Guide','trait-examples.html'">TemplatePolicyBase</option>
  <option value="'SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','Cache Replacement and Invalidation Policies','spam---policies.html'">TemplatePolicyBase.h</option>
  <option value="spam---policies.html">temporal locality</option>
  <option value="chapter-2_2-cycle-base-executi.html">TemporalIsolation</option>
  <option value="chapter-2_2-cycle-base-executi.html">TemporalModel</option>
  <option value="define_helpers.html">TerminalControl</option>
  <option value="chapter-8_7-pal-and-interrupts.html">Termination</option>
  <option value="chapter-4_2-box-based-executio.html">Testability</option>
  <option value="qtrandomcompat.html">testing</option>
  <option value="alpha_fp_helpers_inl.html">TFloat</option>
  <option value="'7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html'">Thread</option>
  <option value="spam---policies.html">thread safety</option>
  <option value="sharding-mechanism---pte---spa.html">thread sharding</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html'">ThreadContext</option>
  <option value="chapter-9_3-cpu-instantiation-.html">ThreadingModel</option>
  <option value="currentcputls.html">ThreadLocalStorage</option>
  <option value="girqcontroller_qglobalstatics.html">Thread-safe Interrupt</option>
  <option value="'5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','A.3 – Global Singletons','appendix-i---global-singletons.html'">ThreadSafety</option>
  <option value="'5.9 Write Buffers','chapter-5_9-write-buffers.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Throughput</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">tick</option>
  <option value="chapter-2_2-cycle-base-executi.html">TickInvocation</option>
  <option value="chapter-2_4---execution-phases.html">TickMethod</option>
  <option value="chapter-2_7-execution-and-comm.html">TickOrder</option>
  <option value="chapter-6_2-weak-ordering-as-t.html">Time</option>
  <option value="chapter-5_7-mmio-regions.html">Timer</option>
  <option value="chapter-7_2-terminology-and-cl.html">TimerInterrupt</option>
  <option value="chapter-5_9-write-buffers.html">Timestamp</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html'">Timing</option>
  <option value="chapter-2_2-cycle-base-executi.html">TimingModel</option>
  <option value="license-_-attributions.html">TimothyPeer</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','Axp_Attributes_core','axp_attributes_core.html','IPR Hive','ipr-hive.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html','permissions_helper_inl','permissions_helper_inl.html','pte_core','pte_core.html'">TLB</option>
  <option value="irqcontroller-controllers.html">TLB &amp; Coherency</option>
  <option value="trait-examples.html">TLB (Translation Lookaside Buffer)</option>
  <option value="shard-scaffolding-ownership.html">TLB cache</option>
  <option value="trait---ctor-usage-examples.html">TLB interface wiring</option>
  <option value="sharding-mechanism---pte---spa.html">TLB isolation</option>
  <option value="trait---ctor-usage-examples.html">TLB manager instantiation</option>
  <option value="trait---ctor-usage-examples.html">TLB manager pattern</option>
  <option value="sharding-mechanism---pte---spa.html">TLB parallelism</option>
  <option value="sharding-mechanism---pte---spa.html">TLB sharding</option>
  <option value="irqcontroller-controllers.html">TLB shootdown IPI, IPI Integration</option>
  <option value="irqcontroller-controllers.html">TLB shootdown, IPI Integration</option>
  <option value="chapter-8_10-enforcing-the-pri.html">TLBControl</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">TLBEntry</option>
  <option value="qtrandomcompat.html">tlb-eviction</option>
  <option value="13_8-flush-semantics.html">TLBFill</option>
  <option value="ipr-hive.html">TLB-fill</option>
  <option value="trait-examples.html">TLBFlush</option>
  <option value="permissions_helper_inl.html">TLBIndexing</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">tlbInsert</option>
  <option value="trait-examples.html">TLBInvalidate</option>
  <option value="ipr-hive.html">TLB-invalidate</option>
  <option value="'8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">TLBInvalidation</option>
  <option value="chapter-2_2-cycle-base-executi.html">TLBIsolation</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Alpha PTE Traits Usage Guide','trait-examples.html'">tlbLookup</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">TLBManipulation</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">TLBMiss</option>
  <option value="appendix-b---core-types-refere.html">TLBReplacementPolicy</option>
  <option value="'7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">TLBShootdown</option>
  <option value="ipr-hive.html">TLB-shootdown</option>
  <option value="appendix-b---core-types-refere.html">TLBTag</option>
  <option value="trait-examples.html">tlbTBIS</option>
  <option value="chapter-15---memory-system-imp.html">TLBTranslation</option>
  <option value="currentcputls.html">TLS</option>
  <option value="trait-examples.html">toDtbPteRead</option>
  <option value="trait-examples.html">toItbPteRead</option>
  <option value="purpose-and-audiencechapter1.html">Top-level architecture</option>
  <option value="chapter-5_6-safememory---phsyi.html">TotalSize</option>
  <option value="appendixb-branchpredictionmechanics.html">Tournament</option>
  <option value="tracehelpers.html">Trace</option>
  <option value="tracehelpers.html">TraceCore</option>
  <option value="'2.3 Responsibilities of the AlphaCPU Run Loop','chapter-2_3-responsibilities-o.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html'">TraceLogging</option>
  <option value="chapter-2_2-cycle-base-executi.html">TraceReplay</option>
  <option value="tracehelpers.html">Tracing</option>
  <option value="chapter-5_11-load-locked-_-sto.html">Tracking</option>
  <option value="appendixb-branchpredictionmechanics.html">Training</option>
  <option value="'Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html','SPAM - (Set Prediction and Access Memory) Subsystem','pagetable(pte)subsystem.html'">Traits</option>
  <option value="trait---ctor-usage-examples.html">Traits template</option>
  <option value="trait---ctor-usage-examples.html">Traits type alias</option>
  <option value="trait---ctor-usage-examples.html">Traits-based manager</option>
  <option value="chapter-8_10-enforcing-the-pri.html">TransitionVisibility</option>
  <option value="'1.4 Major Architectural Layers','chapter-1_4---architectural-in.html','4.3 Execution Flow: Grains, Pipeline, and Boxes','chapter-4_3-relationship-betwe.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Translation</option>
  <option value="pagetable(pte)subsystem.html">Translation Buffer</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','Alpha PTE Traits Usage Guide','trait-examples.html'">TranslationBuffer</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">TranslationBypass</option>
  <option value="'8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html'">TranslationControl</option>
  <option value="chapter-5_4-virtual-addressing.html">TranslationEngine</option>
  <option value="'2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html'">TranslationFault</option>
  <option value="appendix-c---glossary-and-acro.html">TranslationLookasideBuffer</option>
  <option value="appendix-b---core-types-refere.html">TranslationRealm</option>
  <option value="chapter-5_4-virtual-addressing.html">TranslationResult</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">Trap</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapAmbiguity</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">TRAPB</option>
  <option value="chapter-1_2---design-goals-and.html">TRAPB barrier</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html','define_helpers','define_helpers.html'">TrapBarrier</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapBit</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapClearing</option>
  <option value="'5.12 Memory Faults','chapter-5_12-memory-faults.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','7.5 FaultDispatcher','chapter-7_4-faultdispatcher.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.10 Exception Precision','13_10-exception-precision.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">trapCode</option>
  <option value="13_4-pipelineslot-structure.html">TrapCode_Class</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapCompletion</option>
  <option value="global_hwpcbbank_interface.html">TrapContext</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapDeferral</option>
  <option value="'7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','EXC_SUM_helpers','exc_sum_helpers.html'">TrapDelivery</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapDispatch</option>
  <option value="'6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html','7.2 Terminology and Classification','chapter-7_2-terminology-and-cl.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">TrapEnable</option>
  <option value="'PS_helpers_inl','ps_helpers_inl.html','ReservationManager','reservationmanager.html'">TrapEntry</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapEvent</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">TrapHandler</option>
  <option value="axp_attributes_core.html">TrapHandling</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapLifecycle</option>
  <option value="exc_sum_helpers.html">TrapMask</option>
  <option value="chapter-11-interaction-with-se.html">TrapOrdering</option>
  <option value="'alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">Trapping</option>
  <option value="alpha_sse_int_inl.html">TrappingVariantSupport</option>
  <option value="exc_sum_helpers.html">TrapRecording</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapReleaseCondition</option>
  <option value="'6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','7.11 Traps and TRAPB','chapter-7_10-traps-and-trapb.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html'">TrapResolution</option>
  <option value="currentcputls.html">Traps</option>
  <option value="chapter-7_2-terminology-and-cl.html">TrapSemantics</option>
  <option value="chapter-7_10-traps-and-trapb.html">TrapSerialization</option>
  <option value="exc_sum_helpers.html">TrapSummary</option>
  <option value="chapter-7_9-interrupt-handling.html">Trigger</option>
  <option value="'1.3 Target Architecture','chapter-1_3---major-architectu.html','define_helpers','define_helpers.html'">Tru64</option>
  <option value="chapter-1_.html">Tru64 UNIX</option>
  <option value="purpose-and-audiencechapter1.html">Tru64 UNIX compatibility</option>
  <option value="appendix-h---endianness-rules.html">Tru64UNIX</option>
  <option value="chapter-1_3---major-architectu.html">Tsunami</option>
  <option value="appendixg-instructiongrainmechanics.html">TSV</option>
  <option value="'alpha_SSE_int_inl','alpha_sse_int_inl.html','arithExtender_helpers','arithextender_helpers.html'">twoComplement</option>
  <option value="chapter-5_8-loads-and-stores.html">TwoPhaseModel</option>
  <option value="shard-scaffolding-ownership.html">type alias</option>
  <option value="alpha_fp_helpers_inl.html">TypeConversion</option>
  <option value="shard-scaffolding-ownership.html">typedef</option>
  <option value="appendix-b---core-types-refere.html">TypeDefinition</option>
  <option value="appendixd-repositorydirectorystructure.html">types</option>
  <option value="appendix-b---core-types-refere.html">types_core_h</option>
  <option value="chapter-4_5-ebox---execution-b.html">UMULH</option>
  <option value="'7.3 ExceptionClass Classification','chapter-7_3-exception-detectio.html','7.6 PendingEvent Structure','chapter-7_5-priority-ordering.html','7.7 Priority Ordering','chapter-7_6-precise-exception-.html'">Unalign</option>
  <option value="chapter-4_7---mbox---memory-bo.html">Unaligned</option>
  <option value="exceptions.html">UNALIGNED_</option>
  <option value="chapter-8_5-pal-execution-mode.html">UnalignedAccess</option>
  <option value="'13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html'">Unconditional</option>
  <option value="'4.6 FBox - Floating-Point Box','chapter-4_6-fbox---floating-po.html','7.4 Exception Detection Points','7_4-exception-detection-points.html','alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_SSE_fp_inl','alpha_sse_fp_inl.html','EXC_SUM_helpers','exc_sum_helpers.html'">Underflow</option>
  <option value="chapter-2_8-interaction-with-s.html">Understood — here is a **refined, normalized vertical noun-only k-keyword list** for Sections 2.7.1–2.7.2, cleaned for architectural consistency and keyword indexing (PascalCase, noun-form, no verbs, no function-style tokens):</option>
  <option value="appendixg-instructiongrainmechanics.html">Uniform</option>
  <option value="hwpcb-.html">Unique Value</option>
  <option value="appendixd-repositorydirectorystructure.html">unit</option>
  <option value="axp_attributes_core.html">Unlikely</option>
  <option value="appendixc-physicaladdressmemorymap.html">UnmappedRegion</option>
  <option value="alpha_fp_helpers_inl.html">Unordered</option>
  <option value="chapter-8_5-pal-execution-mode.html">UnprivilegedCallPal</option>
  <option value="chapter-8_3-privilege-levels-i.html">UnprivilegedFunction</option>
  <option value="chapter-8_3-privilege-levels-i.html">UnprivilegedMode</option>
  <option value="chapter-8_5-pal-execution-mode.html">UnprivilegedRange</option>
  <option value="hwpcb-.html">UNQ</option>
  <option value="axp_attributes_core.html">Unreachable</option>
  <option value="alpha_int_helpers_inl.html">Unsigned</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html'">Update</option>
  <option value="exceptionstateupdate_inl.html">updateExceptionIPRs</option>
  <option value="exceptionstateupdate_inl.html">updateExceptionSummary</option>
  <option value="exceptionstateupdate_inl.html">updateMemoryManagementStatus</option>
  <option value="'13.6 Stage Implementations','13_6-stage-implementations.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix B – Branch Prediction Mechanics','appendixb-branchpredictionmechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">updatePrediction</option>
  <option value="exceptions.html">URTI</option>
  <option value="chapter-6_9-excb---exception-b.html">Usage</option>
  <option value="pagetable(pte)subsystem.html">Usage Guide</option>
  <option value="hwpcb-.html">User Stack Pointer</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','8.3 Privilege Levels','chapter-8_3-privilege-levels-i.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','Global_HWPCBBank_Interface','global_hwpcbbank_interface.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html','permissions_helper_inl','permissions_helper_inl.html','PS_helpers_inl','ps_helpers_inl.html'">UserMode</option>
  <option value="trait-examples.html">UserReadEnable</option>
  <option value="ipr-hive.html">user-stack</option>
  <option value="trait-examples.html">UserWriteEnable</option>
  <option value="shard-scaffolding-ownership.html">using</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','Ipr_getActiveSP_inl','ipr_getactivesp_inl.html'">USP</option>
  <option value="tracehelpers.html">Utf8Logging</option>
  <option value="qtrandomcompat.html">UTILITY</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','IPR Hive','ipr-hive.html'">VA</option>
  <option value="trait-examples.html">VA (Virtual Address)</option>
  <option value="iprstorage_ibox.html">VA32</option>
  <option value="ipr-hive.html">VA-32</option>
  <option value="iprstorage_ibox.html">VA48</option>
  <option value="ipr-hive.html">VA-48</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html'">VABits</option>
  <option value="ipr-hive.html">VA-form</option>
  <option value="chapter-5_4-virtual-addressing.html">VAFormat</option>
  <option value="'13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.8 Flush Semantics','13_8-flush-semantics.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">valid</option>
  <option value="spam---policies.html">valid flag</option>
  <option value="chapter-5_4-virtual-addressing.html">ValidBit</option>
  <option value="'6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.9 EXCB - Exception Barrier','chapter-6_9-excb---exception-b.html'">Validity</option>
  <option value="chapter-5_9-write-buffers.html">ValidityFlag</option>
  <option value="'2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html'">ValuePropagation</option>
  <option value="'alpha_fp_helpers_inl','alpha_fp_helpers_inl.html','alpha_int_helpers_inl','alpha_int_helpers_inl.html','alpha_operate_opcode_helper','alpha_operate_opcode_helper.html'">Variant</option>
  <option value="alpha-va-format-contract.html">vaTop</option>
  <option value="appendix-b---core-types-refere.html">VAType</option>
  <option value="chapter-4_6-fbox---floating-po.html">VAX</option>
  <option value="alpha_fp_helpers_inl.html">VAXCompatibility</option>
  <option value="'7.4 Exception Detection Points','7_4-exception-detection-points.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','7.10 Interrupt Handling','chapter-7_9-interrupt-handling.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">Vector</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorBase</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorCalculation</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorClassification</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">VectorDispatch</option>
  <option value="chapter-8_2-what-pal-is-(and-i.html">VectorEntry</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorEnumeration</option>
  <option value="chapter-4_2-box-based-executio.html">Vectorization</option>
  <option value="alpha_sse_fp_inl.html">Vectorized</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorMapping</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.5 PAL Vector Dispatch','chapter-8_5-pal-execution-mode.html'">VectorOffset</option>
  <option value="chapter-8_3-privilege-levels-i.html">VectorRange</option>
  <option value="chapter-7_3-exception-detectio.html">VectorResolution</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorStride</option>
  <option value="chapter-8_5-pal-execution-mode.html">VectorTable</option>
  <option value="1_5-non-goalschapter1.html">VendorBehavior</option>
  <option value="1_5-non-goalschapter1.html">Verifiability</option>
  <option value="chapter-4_2-box-based-executio.html">Verification</option>
  <option value="license-_-attributions.html">Version_0_9</option>
  <option value="spam---policies.html">victim policy selection</option>
  <option value="spam---policies.html">victim selection policy</option>
  <option value="'Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html','Trait - CTOR Usage Examples','trait---ctor-usage-examples.html'">VictimPolicy</option>
  <option value="chapter-4_10-cross-box-interac.html">Violation</option>
  <option value="appendixg-instructiongrainmechanics.html">Virtual</option>
  <option value="girqcontroller_qglobalstatics.html">Virtual Interrupt</option>
  <option value="hwpcb-.html">Virtual Page Table Base</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','8.6 PAL Execution Model','chapter-8_6-pal-and-exceptions.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','A.1 – Core Types Reference','appendix-b---core-types-refere.html'">VirtualAddress</option>
  <option value="chapter-5_4-virtual-addressing.html">VirtualAddressSpace</option>
  <option value="permissions_helper_inl.html">VirtualMemory</option>
  <option value="appendix-c---glossary-and-acro.html">VirtualPage</option>
  <option value="appendix-b---core-types-refere.html">VirtualPageNumber</option>
  <option value="iprstorage_ibox.html">VirtualPageTableBase</option>
  <option value="'4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html'">Visibility</option>
  <option value="'7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html'">VisibilityGuarantee</option>
  <option value="ps_helpers_inl.html">VMM</option>
  <option value="girqcontroller_qglobalstatics.html">VMS Interrupt Model</option>
  <option value="'5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','Appendix M – SPAM TLB/PTE Management Mechanics','appendixf-spam(ptetranslationbuffer).html'">VPN</option>
  <option value="appendix-b---core-types-refere.html">VPNType</option>
  <option value="'A.2 – EV6 Internal Processor Register (IPR) Reference','appendix-a---ev6-internal-proc.html','Hardware Privileged Context Block (HWPCB)','hwpcb-.html','IPR Hive','ipr-hive.html','IprStorage_IBox','iprstorage_ibox.html'">VPTB</option>
  <option value="define_helpers.html">VT100</option>
  <option value="appendixg-instructiongrainmechanics.html">Vtable</option>
  <option value="chapter-9_3-cpu-instantiation-.html">WaitingState</option>
  <option value="chapter-2_2-cycle-base-executi.html">WallClock</option>
  <option value="'Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html'">Warmup</option>
  <option value="tracehelpers.html">Warning</option>
  <option value="'4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','7.9 Exception Delivery and PAL Mode Entry','chapter-7_8-pal-mode-entry.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','13.10 Exception Precision','13_10-exception-precision.html','13.11 Branch Handling','13_11-branch-handling.html','Appendix H – Alpha Pipeline','appendixh-alphapipeline.html','Appendix L – Pipeline Cycle Mechanics','b_1---pipeline-cycle-mechanics.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">WB</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html','5.12 Memory Faults','chapter-5_12-memory-faults.html','5.13 Interaction with Pipeline','chapter-5_13-interaction-with-.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html'">WBStage</option>
  <option value="appendixb-branchpredictionmechanics.html">WeaklyNotTaken</option>
  <option value="appendixb-branchpredictionmechanics.html">WeaklyTaken</option>
  <option value="'5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html'">WeakOrdering</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html'">WH64</option>
  <option value="chapter-4_5-ebox---execution-b.html">WH64EN</option>
  <option value="appendix-a---ev6-internal-proc.html">WHAMI</option>
  <option value="'5.4.4 Alpha VA Field Boundary Reference','alpha-va-format-contract.html','5.5 GuestMemory - Shared Physical Address Space','chapter-5_5-guestmemory---shar.html','5.6 SafeMemory - Physical RAM Backend','chapter-5_6-safememory---phsyi.html'">Width</option>
  <option value="appendixg-instructiongrainmechanics.html">Wildcard</option>
  <option value="chapter-1_3---major-architectu.html">Wildfire</option>
  <option value="chapter-1_3---major-architectu.html">Windows</option>
  <option value="define_helpers.html">WindowsNT</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','6.4 Classes of Serialization Instructions','chapter-6_4-classes-of-seriali.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Appendix G – Instruction Grain Mechanics','appendixg-instructiongrainmechanics.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">WMB</option>
  <option value="chapter-1_2---design-goals-and.html">WMB barrier</option>
  <option value="alpha_int_byteops_inl.html">Word</option>
  <option value="'4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','5.3 Memory Layers Overview','chapter-5_3-memory-layers-over.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html'">Work</option>
  <option value="chapter-5_4-virtual-addressing.html">Workload</option>
  <option value="8_12-pal-register-matrix.html">WR_PS</option>
  <option value="appendixc-physicaladdressmemorymap.html">WritableRAM</option>
  <option value="'4.7 MBox - Memory Box','chapter-4_7---mbox---memory-bo.html','5.7 MMIO Regions','chapter-5_7-mmio-regions.html','5.11 Load-Locked / Store-Conditional (LL/SC)','chapter-5_11-load-locked-_-sto.html'">Write</option>
  <option value="8_12-pal-register-matrix.html">WRITE_UNQ</option>
  <option value="chapter-5_5-guestmemory---shar.html">WriteAPI</option>
  <option value="'2.6 Speculation Policy','chapter-2_6-speculation-policy.html','4.2 Box-Based Execution Model','chapter-4_2-box-based-executio.html','4.4 IBox - Instruction Box','chapter-4_4-ibox---instruction.html','4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','5.4 Virtual Addressing and Translation','chapter-5_4-virtual-addressing.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','13.2 Pipeline Role and Design','13_2-pipeline-role-and-design.html','13.3 Pipeline Structure - Ring Buffer','13_3-pipeline-structure---ring.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.5 Pipeline Execution - tick() and execute()','13_5-pipeline-execution---tick.html','13.6 Stage Implementations','13_6-stage-implementations.html','Appendix K – Pipeline Retirement Mechanics','appendix-k----pipeline-retirem.html'">Writeback</option>
  <option value="chapter-1_2---design-goals-and.html">Writeback commit point</option>
  <option value="'2.2 Cycle-Based Execution Model','chapter-2_2-cycle-base-executi.html','2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','2.7 Execution and Commit Semantics','chapter-2_7-execution-and-comm.html','2.8 Interaction with SMP Systems','chapter-2_8-interaction-with-s.html','8.7 PAL and Exceptions/Interrupts','chapter-8_7-pal-and-interrupts.html'">WritebackStage</option>
  <option value="define_helpers.html">WriteBarrier</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','5.2 Design Philosophy','chapter-5_2-design-philosophy.html','5.8 Loads and Stores','chapter-5_8-loads-and-stores.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.10 Memory Barriers (Preview)','5_10-memory-barriers-(preview).html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','6.2 Weak Ordering as the Default','chapter-6_2-weak-ordering-as-t.html','6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','6.6 Barrier Release Model','chapter-6_6-barrier-release-mo.html','6.7 MB - Full Memory Barrier','chapter-6_7-mb---full-memory-b.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','6.10 TRAPB - Trap Barrier','chapter-6_10---trapb---trap-ba.html','6.11 CALL_PAL as a Serialization Point','chapter-6_11-call_pal-as-a-ser.html','6.12 Interaction with LL/SC','chapter-6_12-interaction-with-.html','6.13 Serialization in SMP Systems','chapter-6_13-serialization-in-.html','7.8 Precise Exception Model','chapter-7_7-exception-delivery.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html','8.8 PAL and Memory Ordering','chapter-8_8-pal-and-memory-ord.html','8.9 HW_REI - Exiting PAL Mode','chapter-8_9-hw_rei---exiting-p.html','8.10 Enforcing the Privileged Boundary','chapter-8_10-enforcing-the-pri.html','9.3 CPU Instantiation and Identity','chapter-9_3-cpu-instantiation-.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">WriteBuffer</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','8.4 CALL_PAL - Entering the Privileged Boundary','chapter-8_4-call_pal---enterin.html'">WriteBufferDrain</option>
  <option value="'6.5 Pipeline-Level Behavior','chapter-6_5-pipeline-level-beh.html','13.4 PipelineSlot Structure','13_4-pipelineslot-structure.html','13.6 Stage Implementations','13_6-stage-implementations.html','13.7 Stall Mechanics','13_7-stall-mechanics.html','13.9 Serialization and Barriers in Pipeline','13_9-serialization-and-barrier.html'">writeBufferDrained</option>
  <option value="chapter-5_9-write-buffers.html">WriteBufferEntry</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','4.8 CBox - Cache / Coherency / Coordination Box','chapter-4_8---cbox---cache-_-c.html','4.9 PalBox - Privileged Architecture Library Box','chapter-4_9-palbox---privilege.html','4.10 Cross-Box Interaction Rules','chapter-4_10-cross-box-interac.html','5.9 Write Buffers','chapter-5_9-write-buffers.html','5.14 SMP Considerations','chapter-5_14-smp-consideration.html','9.4 Per-CPU vs Shared State','chapter-9_4-per-cpu-vs-shared-.html','Chapter 15 – Memory System Implementation Details','chapter-15---memory-system-imp.html','Appendix D – Repository Directory Structure','appendixd-repositorydirectorystructure.html'">WriteBufferManager</option>
  <option value="chapter-5_7-mmio-regions.html">WriteCompletion</option>
  <option value="appendix-c---glossary-and-acro.html">WriteFault</option>
  <option value="13_6-stage-implementations.html">writeFpReg</option>
  <option value="13_6-stage-implementations.html">writeIntReg</option>
  <option value="'2.4 Execution Phases per Cycle','chapter-2_4---execution-phases.html','2.5 Execution Progress and Stalls','chapter-2_5-execution-progress.html','2.6 Speculation Policy','chapter-2_6-speculation-policy.html','6.8 WMB - Write Memory Barrier','chapter-6_8-wmb---write-memory.html','7.12 Interaction with Serialization and LL/SC','chapter-11-interaction-with-se.html','Appendix I – Glossary and Acronyms','appendix-c---glossary-and-acro.html'">WriteMemoryBarrier</option>
  <option value="5_10-memory-barriers-(preview).html">WriteOnlyBarrier</option>
  <option value="permissions_helper_inl.html">WritePermission</option>
  <option value="exc_sum_helpers.html">WriteSemantics</option>
  <option value="8_12-pal-register-matrix.html">WRVPTPTR</option>
  <option value="appendix-h---endianness-rules.html">x86_64</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_alu_inl','alpha_alu_inl.html'">XOR</option>
  <option value="chapter-2_5-execution-progress.html">YoungerSlot</option>
  <option value="chapter-2_4---execution-phases.html">YoungestInstruction</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">ZAP</option>
  <option value="'4.5 EBox - Execution Box (Integer Core)','chapter-4_5-ebox---execution-b.html','alpha_int_byteops_inl','alpha_int_byteops_inl.html'">ZAPNOT</option>
  <option value="alpha_alu_inl.html">Zero</option>
  <option value="'alpha_int_byteops_inl','alpha_int_byteops_inl.html','arithExtender_helpers','arithextender_helpers.html'">zeroExtend</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">zeroExtend16</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">zeroExtend32</option>
  <option value="'arithExtender_helpers','arithextender_helpers.html','CoreLib','corelib.html'">zeroExtend8</option>
</select>

  <select id="keyword_list_dummy" size="5" style="display:none"></select>
</div>

   <script type="text/javascript">
     /* Script for keyword listbox */
     var idxMenu = null;
     var idxEntries = new Array(); 
     var idxEntryHeight = 0;

     function keywordHideMenu() {	
        if (idxMenu!=null) {
          idxMenu.stop();
          idxMenu.hide();
          idxMenu = null;
        }
     }     	

     function keywordEntryKey(value) {
        var aKeyword = $('#keyword_entry').val().toLowerCase();
     	var list = document.getElementById('keyword_list');
    	var idx1 = 0;
    	var idx2 = idxEntries.length-1;
    	while (idx2>idx1+1) {
    	  var delta = parseInt((idx2-idx1)/2) + idx1;
    	  if (aKeyword.localeCompare(idxEntries[delta]) > 0) idx1 = delta;
    	  else idx2 = delta;  
        }
    	$('#keyword_entry').unbind('onkeyup');
        if (aKeyword.localeCompare(idxEntries[idx1]) < 0) idx2 = idx1;
        list.selectedIndex = idx2;
        if ((idxEntryHeight>0) && (idx2<idxEntries.length-1)) {
          $(list).stop();	
          idx1 = idx2 * idxEntryHeight;
          if (idx1 > ((idxEntryHeight*idxEntries.length)-$(list).innerHeight())) idx1 = (idxEntryHeight*idxEntries.length)-$(list).innerHeight(); 
          $(list).scrollTop(idx1);
        } 
    	$('#keyword_entry').bind('keywordEntryKey');
        keywordHideMenu();
     }
    
     function keywordListClick(event) {
     	var list = document.getElementById('keyword_list');
        var aKeyword = list.options[list.selectedIndex].text;
        var aTarget = list.options[list.selectedIndex].value; 

        if (aKeyword.substr(0,1)==String.fromCharCode(160)) {
          var i = list.selectedIndex-1;
          var aKw = '';
          while (i>0) {
          	aKw = list.options[i].text;
          	if (aKw.substr(0,1)!=String.fromCharCode(160)) { 
          	  aKeyword = aKw + ', ' + $.trim(aKeyword);
          	  break;
          	}
          	i--;
          }
        }

        $('#keyword_entry').attr('value', aKeyword);        
        keywordHideMenu();

        //if option.value starts with an "'", it's a list of entries => display menu 
     	if (aTarget.substring(0,1)==String.fromCharCode(39)) {
     	  var links = aTarget.substring(1,aTarget.length-1).split("','");
          var i = 0;
          var aCode = '';
          while (i<links.length-1) {
          	aCode = aCode + '<p><a href="javascript:keywordListJump(' + "'" + links[i+1] + "'" + ')">' + links[i] + '</a></p>';
          	i = i+2;
          }
          
          idxMenu = $('#keyword_menu');
          idxMenu.html(aCode);
          idxMenu.css({'z-index':99, 'position':'absolute', 'right':'4px'});
          var ypos = event.clientY;
          if ((ypos + idxMenu.outerHeight()) > $(window).height()) ypos = event.clientY - idxMenu.outerHeight();
          idxMenu.css('top', ypos + 'px');
          if (hmAnimate) idxMenu.show('fast');
          else idxMenu.show();
     	}
     	else if ((aTarget=='undefined')||(aTarget=='')) {
          idxMenu = $('#keyword_menu_no_entry');
          idxMenu.css({'z-index':99, 'position':'absolute', 'right':'4px', 'opacity':1});
          var ypos = event.clientY;
          if ((ypos + idxMenu.outerHeight()) > $(window).height()) ypos = event.clientY - idxMenu.outerHeight();
          idxMenu.css('top', ypos + 'px');
          if (hmAnimate) idxMenu.show('fast');
          else idxMenu.show();
          idxMenu.fadeOut(5000);
     	}
     	else {
     	  keywordListJump(aTarget);
     	}	
     }
     
     function keywordListJump(aTarget) {
	
	
	parent.document.getElementById("hmcontent").src = aTarget;

        //Google adwords tracking, if enabled:
        if (parent.frames.length>0) {
          if (parent.gaaccount) { 
            var list = document.getElementById('keyword_list');
            parent.track("index", idxEntries[list.selectedIndex]); 
          }
        }          
     }
     
     $(document).ready( function() {
       idxEntryHeight = parseInt(($('#keyword_list_dummy').innerHeight()/5)+0.5);
       if (isIE) idxEntryHeight = 0; //autoscrolling in keyword list works well in IE
       var kwmain = '';
       var kw = '';
       var list = document.getElementById('keyword_list');
       $(list).click(function(event) { keywordListClick(event) });
       	
       for (var i=0; i < list.options.length; i++) {
         kw = list.options[i].text;
         
         if ( (kw.substring(0,3)==String.fromCharCode(160,160,160)) || (kw.substring(0,3)==String.fromCharCode(32,32,32)) ) {
           kw = kw.substr(3);	
           idxEntries.push( kwmain+', '+kw.toLowerCase() );
         }            
         else {  
           kwmain = kw.toLowerCase();
           idxEntries.push(kwmain); 
         }            
       }

       $(list).scroll(keywordHideMenu);
       	
       $(window).resize(function() { 
         $('#keyword_entry').css('width', $('#keyword_list').width()+'px');
	     $('#keyword_list_div').css('top', $('#keyword_entry_div').offset().top + $('#keyword_entry_div').outerHeight() + 5 + 'px');
       });
	 
	   $(window).resize();
	   
     });
   </script>
 
</body>
</html>
