// Seed: 2110666257
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    output uwire id_2,
    output wand  id_3,
    input  tri1  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    output wand  id_9,
    output wand  id_10
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output logic id_12,
    output tri id_13,
    input tri1 id_14,
    output uwire id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18
);
  tri1 id_20;
  wand id_21;
  assign id_20 = id_17;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_2,
      id_9,
      id_2,
      id_4,
      id_11,
      id_17,
      id_13,
      id_0
  );
  assign modCall_1.id_9 = 0;
  always id_12 <= -1'd0 & -1;
  wire id_23;
  assign id_20 = id_3;
  wire id_24;
  integer id_25 = 1'b0;
  genvar id_26;
  assign id_21 = id_11;
  id_27(
      id_21, id_3
  );
endmodule
