-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_run_Pipeline_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    gmem_load : IN STD_LOGIC_VECTOR (255 downto 0);
    zext_ln587 : IN STD_LOGIC_VECTOR (6 downto 0) );
end;


architecture behav of run_run_Pipeline_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal exitcond544_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_0_ce0 : STD_LOGIC;
    signal data_0_we0 : STD_LOGIC;
    signal data_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_1_ce0 : STD_LOGIC;
    signal data_1_we0 : STD_LOGIC;
    signal data_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_2_ce0 : STD_LOGIC;
    signal data_2_we0 : STD_LOGIC;
    signal data_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_3_ce0 : STD_LOGIC;
    signal data_3_we0 : STD_LOGIC;
    signal data_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_4_ce0 : STD_LOGIC;
    signal data_4_we0 : STD_LOGIC;
    signal data_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_5_ce0 : STD_LOGIC;
    signal data_5_we0 : STD_LOGIC;
    signal data_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_6_ce0 : STD_LOGIC;
    signal data_6_we0 : STD_LOGIC;
    signal data_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_7_ce0 : STD_LOGIC;
    signal data_7_we0 : STD_LOGIC;
    signal zext_ln354_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln354_reg_286 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal shiftreg_fu_72 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_3_cast_fu_254_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal loop_index_fu_76 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_38_fu_219_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_41_fu_258_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_40_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_39_fu_228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_244_p4 : STD_LOGIC_VECTOR (223 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    data_0_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_0_address0,
        ce0 => data_0_ce0,
        we0 => data_0_we0,
        d0 => empty_40_fu_232_p1);

    data_1_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_1_address0,
        ce0 => data_1_ce0,
        we0 => data_1_we0,
        d0 => empty_40_fu_232_p1);

    data_2_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_2_address0,
        ce0 => data_2_ce0,
        we0 => data_2_we0,
        d0 => empty_40_fu_232_p1);

    data_3_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_3_address0,
        ce0 => data_3_ce0,
        we0 => data_3_we0,
        d0 => empty_40_fu_232_p1);

    data_4_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_4_address0,
        ce0 => data_4_ce0,
        we0 => data_4_we0,
        d0 => empty_40_fu_232_p1);

    data_5_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_5_address0,
        ce0 => data_5_ce0,
        we0 => data_5_we0,
        d0 => empty_40_fu_232_p1);

    data_6_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_6_address0,
        ce0 => data_6_ce0,
        we0 => data_6_we0,
        d0 => empty_40_fu_232_p1);

    data_7_U : component run_run_Pipeline_2_data_0_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_7_address0,
        ce0 => data_7_ce0,
        we0 => data_7_we0,
        d0 => empty_40_fu_232_p1);

    flow_control_loop_pipe_sequential_init_U : component run_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    loop_index_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    loop_index_fu_76 <= ap_const_lv4_0;
                elsif (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    loop_index_fu_76 <= empty_38_fu_219_p2;
                end if;
            end if; 
        end if;
    end process;

    shiftreg_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    shiftreg_fu_72 <= gmem_load;
                elsif (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    shiftreg_fu_72 <= tmp_3_cast_fu_254_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln354_reg_286(6 downto 0) <= zext_ln354_fu_196_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln354_reg_286(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, exitcond544_fu_213_p2)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    data_0_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_0_ce0 <= ap_const_logic_1;
        else 
            data_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_0))) then 
            data_0_we0 <= ap_const_logic_1;
        else 
            data_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_1_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_1_ce0 <= ap_const_logic_1;
        else 
            data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_1))) then 
            data_1_we0 <= ap_const_logic_1;
        else 
            data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_2_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_2_ce0 <= ap_const_logic_1;
        else 
            data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_2))) then 
            data_2_we0 <= ap_const_logic_1;
        else 
            data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_3_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_3_ce0 <= ap_const_logic_1;
        else 
            data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_3))) then 
            data_3_we0 <= ap_const_logic_1;
        else 
            data_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_4_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_4_ce0 <= ap_const_logic_1;
        else 
            data_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_4))) then 
            data_4_we0 <= ap_const_logic_1;
        else 
            data_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_5_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_5_ce0 <= ap_const_logic_1;
        else 
            data_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_5))) then 
            data_5_we0 <= ap_const_logic_1;
        else 
            data_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_6_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_6_ce0 <= ap_const_logic_1;
        else 
            data_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_6))) then 
            data_6_we0 <= ap_const_logic_1;
        else 
            data_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_7_address0 <= zext_ln354_reg_286(7 - 1 downto 0);

    data_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_7_ce0 <= ap_const_logic_1;
        else 
            data_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond544_fu_213_p2, ap_block_pp0_stage0_11001, empty_41_fu_258_p1)
    begin
        if (((exitcond544_fu_213_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_41_fu_258_p1 = ap_const_lv3_7))) then 
            data_7_we0 <= ap_const_logic_1;
        else 
            data_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_38_fu_219_p2 <= std_logic_vector(unsigned(loop_index_fu_76) + unsigned(ap_const_lv4_1));
    empty_39_fu_228_p1 <= shiftreg_fu_72(32 - 1 downto 0);
    empty_40_fu_232_p1 <= empty_39_fu_228_p1;
    empty_41_fu_258_p1 <= loop_index_fu_76(3 - 1 downto 0);
    exitcond544_fu_213_p2 <= "1" when (loop_index_fu_76 = ap_const_lv4_8) else "0";
    tmp_3_cast_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_244_p4),256));
    tmp_3_fu_244_p4 <= shiftreg_fu_72(255 downto 32);
    zext_ln354_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln587),64));
end behav;
