vendor_name = ModelSim
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/bloque_a.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/bloque_b.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/I2C.smf
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg1.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg0.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter1.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter0.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_constant0.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_compare0.cmp
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/I2C.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/I2C_Bloques.bdf
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter0.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter0.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter1.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_counter1.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg0.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg0.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg1.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_shiftreg1.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_compare0.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_compare0.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_constant0.qip
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/lpm_constant0.vhd
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/simulacion.vwf
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/I2C_FINAL.bdf
source_file = 1, C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-F/db/Parte-F.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = I2C
instance = comp, \Hab_Dir~output , Hab_Dir~output, I2C, 1
instance = comp, \Hab_Dato~output , Hab_Dato~output, I2C, 1
instance = comp, \ack_out~output , ack_out~output, I2C, 1
instance = comp, \fin_dir~input , fin_dir~input, I2C, 1
instance = comp, \soy~input , soy~input, I2C, 1
instance = comp, \fin_dato~input , fin_dato~input, I2C, 1
instance = comp, \SDA~input , SDA~input, I2C, 1
instance = comp, \reset~input , reset~input, I2C, 1
instance = comp, \clock~input , clock~input, I2C, 1
