$date
	Sat Nov 19 19:15:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_capa1v2 $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 5 " pls_data_request [4:0] $end
$var wire 1 # reset $end
$var reg 2 $ count [1:0] $end
$var reg 1 % gtx_clk $end
$var reg 3 & h [2:0] $end
$var reg 1 ' tx_en $end
$var reg 1 ( tx_er $end
$var reg 8 ) txd [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
x'
b10 &
0%
b1 $
1#
bx "
1!
$end
#5
0!
#10
1%
1!
0#
#15
0!
#20
0%
1!
#25
0!
#30
b1001111 )
0(
1'
1%
1!
b1 "
#35
0!
#40
0%
1!
#45
0!
#50
b111111 )
1%
1!
b10 "
#55
0!
#60
0%
1!
#65
0!
#70
b11111 )
1(
0'
1%
1!
b100 "
#75
0!
#80
0%
1!
#85
0!
#90
b1111 )
1%
1!
b1000 "
#95
0!
#100
0%
1!
#105
0!
#110
1%
1!
#115
0!
#120
0%
1!
#125
0!
#130
1%
1!
#135
0!
#140
0%
1!
#145
0!
#150
1%
1!
#155
0!
#160
0%
1!
#165
0!
#170
1%
1!
#175
0!
#180
0%
1!
#185
0!
#190
1%
1!
#195
0!
#200
0%
1!
