{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:32:40 2017 " "Info: Processing started: Sun Dec 10 16:32:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off donedone -c donedone --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off donedone -c donedone --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lcdclk " "Info: Assuming node \"lcdclk\" is an undefined clock" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g register next_char\[1\] 243.07 MHz 4.114 ns Internal " "Info: Clock \"clk\" has Internal fmax of 243.07 MHz between source register \"g\" and destination register \"next_char\[1\]\" (period= 4.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.907 ns + Longest register register " "Info: + Longest register to register delay is 3.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g 1 REG LCFF_X45_Y18_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 4; REG Node = 'g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.150 ns) 0.886 ns process_0~0 2 COMB LCCOMB_X43_Y18_N18 18 " "Info: 2: + IC(0.736 ns) + CELL(0.150 ns) = 0.886 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 18; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { g process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.150 ns) 1.800 ns next_char~21 3 COMB LCCOMB_X43_Y19_N18 2 " "Info: 3: + IC(0.764 ns) + CELL(0.150 ns) = 1.800 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 2; COMB Node = 'next_char~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { process_0~0 next_char~21 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.416 ns) 2.478 ns next_char~22 4 COMB LCCOMB_X43_Y19_N12 2 " "Info: 4: + IC(0.262 ns) + CELL(0.416 ns) = 2.478 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'next_char~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { next_char~21 next_char~22 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 2.882 ns next_char~24 5 COMB LCCOMB_X43_Y19_N26 1 " "Info: 5: + IC(0.255 ns) + CELL(0.149 ns) = 2.882 ns; Loc. = LCCOMB_X43_Y19_N26; Fanout = 1; COMB Node = 'next_char~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { next_char~22 next_char~24 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 3.290 ns Mux77~5 6 COMB LCCOMB_X43_Y19_N4 1 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 3.290 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 1; COMB Node = 'Mux77~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { next_char~24 Mux77~5 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.366 ns) 3.907 ns next_char\[1\] 7 REG LCFF_X43_Y19_N9 3 " "Info: 7: + IC(0.251 ns) + CELL(0.366 ns) = 3.907 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 3; REG Node = 'next_char\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Mux77~5 next_char[1] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.381 ns ( 35.35 % ) " "Info: Total cell delay = 1.381 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.526 ns ( 64.65 % ) " "Info: Total interconnect delay = 2.526 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.907 ns" { g process_0~0 next_char~21 next_char~22 next_char~24 Mux77~5 next_char[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.907 ns" { g {} process_0~0 {} next_char~21 {} next_char~22 {} next_char~24 {} Mux77~5 {} next_char[1] {} } { 0.000ns 0.736ns 0.764ns 0.262ns 0.255ns 0.258ns 0.251ns } { 0.000ns 0.150ns 0.150ns 0.416ns 0.149ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clk~clkctrl 2 COMB CLKCTRL_G10 19 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.859 ns next_char\[1\] 3 REG LCFF_X43_Y19_N9 3 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.859 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 3; REG Node = 'next_char\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { clk~clkctrl next_char[1] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.03 % ) " "Info: Total cell delay = 1.516 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl next_char[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} next_char[1] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clk~clkctrl 2 COMB CLKCTRL_G10 19 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 2.852 ns g 3 REG LCFF_X45_Y18_N17 4 " "Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 2.852 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 4; REG Node = 'g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk~clkctrl g } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.16 % ) " "Info: Total cell delay = 1.516 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.336 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl next_char[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} next_char[1] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.907 ns" { g process_0~0 next_char~21 next_char~22 next_char~24 Mux77~5 next_char[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.907 ns" { g {} process_0~0 {} next_char~21 {} next_char~22 {} next_char~24 {} Mux77~5 {} next_char[1] {} } { 0.000ns 0.736ns 0.764ns 0.262ns 0.255ns 0.258ns 0.251ns } { 0.000ns 0.150ns 0.150ns 0.416ns 0.149ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl next_char[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} next_char[1] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lcdclk register clk_count_400hz\[13\] register clk_count_400hz\[11\] 242.72 MHz 4.12 ns Internal " "Info: Clock \"lcdclk\" has Internal fmax of 242.72 MHz between source register \"clk_count_400hz\[13\]\" and destination register \"clk_count_400hz\[11\]\" (period= 4.12 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.909 ns + Longest register register " "Info: + Longest register to register delay is 3.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_count_400hz\[13\] 1 REG LCFF_X34_Y23_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y23_N3; Fanout = 3; REG Node = 'clk_count_400hz\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_count_400hz[13] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.410 ns) 0.932 ns LessThan0~2 2 COMB LCCOMB_X34_Y23_N24 2 " "Info: 2: + IC(0.522 ns) + CELL(0.410 ns) = 0.932 ns; Loc. = LCCOMB_X34_Y23_N24; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { clk_count_400hz[13] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 1.800 ns LessThan0~7 3 COMB LCCOMB_X34_Y24_N6 2 " "Info: 3: + IC(0.718 ns) + CELL(0.150 ns) = 1.800 ns; Loc. = LCCOMB_X34_Y24_N6; Fanout = 2; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { LessThan0~2 LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 2.688 ns clk_count_400hz\[11\]~58 4 COMB LCCOMB_X34_Y23_N30 24 " "Info: 4: + IC(0.738 ns) + CELL(0.150 ns) = 2.688 ns; Loc. = LCCOMB_X34_Y23_N30; Fanout = 24; COMB Node = 'clk_count_400hz\[11\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { LessThan0~7 clk_count_400hz[11]~58 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.510 ns) 3.909 ns clk_count_400hz\[11\] 5 REG LCFF_X34_Y24_N31 3 " "Info: 5: + IC(0.711 ns) + CELL(0.510 ns) = 3.909 ns; Loc. = LCFF_X34_Y24_N31; Fanout = 3; REG Node = 'clk_count_400hz\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { clk_count_400hz[11]~58 clk_count_400hz[11] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 31.21 % ) " "Info: Total cell delay = 1.220 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.689 ns ( 68.79 % ) " "Info: Total interconnect delay = 2.689 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.909 ns" { clk_count_400hz[13] LessThan0~2 LessThan0~7 clk_count_400hz[11]~58 clk_count_400hz[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.909 ns" { clk_count_400hz[13] {} LessThan0~2 {} LessThan0~7 {} clk_count_400hz[11]~58 {} clk_count_400hz[11] {} } { 0.000ns 0.522ns 0.718ns 0.738ns 0.711ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 2.825 ns + Shortest register " "Info: + Shortest clock path from clock \"lcdclk\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.825 ns clk_count_400hz\[11\] 3 REG LCFF_X34_Y24_N31 3 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X34_Y24_N31; Fanout = 3; REG Node = 'clk_count_400hz\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { lcdclk~clkctrl clk_count_400hz[11] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.96 % ) " "Info: Total cell delay = 1.496 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.329 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[11] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 2.822 ns - Longest register " "Info: - Longest clock path from clock \"lcdclk\" to source register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.537 ns) 2.822 ns clk_count_400hz\[13\] 3 REG LCFF_X34_Y23_N3 3 " "Info: 3: + IC(1.214 ns) + CELL(0.537 ns) = 2.822 ns; Loc. = LCFF_X34_Y23_N3; Fanout = 3; REG Node = 'clk_count_400hz\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lcdclk~clkctrl clk_count_400hz[13] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.01 % ) " "Info: Total cell delay = 1.496 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 46.99 % ) " "Info: Total interconnect delay = 1.326 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[13] {} } { 0.000ns 0.000ns 0.112ns 1.214ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[11] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[13] {} } { 0.000ns 0.000ns 0.112ns 1.214ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 346 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.909 ns" { clk_count_400hz[13] LessThan0~2 LessThan0~7 clk_count_400hz[11]~58 clk_count_400hz[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.909 ns" { clk_count_400hz[13] {} LessThan0~2 {} LessThan0~7 {} clk_count_400hz[11]~58 {} clk_count_400hz[11] {} } { 0.000ns 0.522ns 0.718ns 0.738ns 0.711ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[11] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { lcdclk lcdclk~clkctrl clk_count_400hz[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_count_400hz[13] {} } { 0.000ns 0.000ns 0.112ns 1.214ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "h key\[0\] clk 9.281 ns register " "Info: tsu for register \"h\" (data pin = \"key\[0\]\", clock pin = \"clk\") is 9.281 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.168 ns + Longest pin register " "Info: + Longest pin to register delay is 12.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[0\] 1 PIN PIN_T29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 11; PIN Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.181 ns) + CELL(0.420 ns) 8.443 ns Mux12~0 2 COMB LCCOMB_X44_Y19_N20 4 " "Info: 2: + IC(7.181 ns) + CELL(0.420 ns) = 8.443 ns; Loc. = LCCOMB_X44_Y19_N20; Fanout = 4; COMB Node = 'Mux12~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { key[0] Mux12~0 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.275 ns) 10.237 ns Mux79~7 3 COMB LCCOMB_X44_Y17_N28 3 " "Info: 3: + IC(1.519 ns) + CELL(0.275 ns) = 10.237 ns; Loc. = LCCOMB_X44_Y17_N28; Fanout = 3; COMB Node = 'Mux79~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { Mux12~0 Mux79~7 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 10.921 ns Mux90~2 4 COMB LCCOMB_X44_Y17_N14 1 " "Info: 4: + IC(0.264 ns) + CELL(0.420 ns) = 10.921 ns; Loc. = LCCOMB_X44_Y17_N14; Fanout = 1; COMB Node = 'Mux90~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Mux79~7 Mux90~2 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.416 ns) 12.084 ns Mux90~3 5 COMB LCCOMB_X43_Y18_N14 1 " "Info: 5: + IC(0.747 ns) + CELL(0.416 ns) = 12.084 ns; Loc. = LCCOMB_X43_Y18_N14; Fanout = 1; COMB Node = 'Mux90~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { Mux90~2 Mux90~3 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.168 ns h 6 REG LCFF_X43_Y18_N15 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 12.168 ns; Loc. = LCFF_X43_Y18_N15; Fanout = 3; REG Node = 'h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux90~3 h } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 20.19 % ) " "Info: Total cell delay = 2.457 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 79.81 % ) " "Info: Total interconnect delay = 9.711 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.168 ns" { key[0] Mux12~0 Mux79~7 Mux90~2 Mux90~3 h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.168 ns" { key[0] {} key[0]~combout {} Mux12~0 {} Mux79~7 {} Mux90~2 {} Mux90~3 {} h {} } { 0.000ns 0.000ns 7.181ns 1.519ns 0.264ns 0.747ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.275ns 0.420ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clk~clkctrl 2 COMB CLKCTRL_G10 19 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 2.851 ns h 3 REG LCFF_X43_Y18_N15 3 " "Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X43_Y18_N15; Fanout = 3; REG Node = 'h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { clk~clkctrl h } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.17 % ) " "Info: Total cell delay = 1.516 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.335 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} h {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.168 ns" { key[0] Mux12~0 Mux79~7 Mux90~2 Mux90~3 h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.168 ns" { key[0] {} key[0]~combout {} Mux12~0 {} Mux79~7 {} Mux90~2 {} Mux90~3 {} h {} } { 0.000ns 0.000ns 7.181ns 1.519ns 0.264ns 0.747ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.275ns 0.420ns 0.416ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} h {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "lcdclk Databus\[7\] input_data_bus\[7\] 11.669 ns register " "Info: tco from clock \"lcdclk\" to destination pin \"Databus\[7\]\" through register \"input_data_bus\[7\]\" is 11.669 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 2.828 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 2.828 ns input_data_bus\[7\] 3 REG LCFF_X41_Y21_N25 2 " "Info: 3: + IC(1.220 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 2; REG Node = 'input_data_bus\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { lcdclk~clkctrl input_data_bus[7] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.90 % ) " "Info: Total cell delay = 1.496 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 47.10 % ) " "Info: Total interconnect delay = 1.332 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { lcdclk lcdclk~clkctrl input_data_bus[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[7] {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 366 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.591 ns + Longest register pin " "Info: + Longest register to pin delay is 8.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_data_bus\[7\] 1 REG LCFF_X41_Y21_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 2; REG Node = 'input_data_bus\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data_bus[7] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.909 ns) + CELL(2.682 ns) 8.591 ns Databus\[7\] 2 PIN PIN_B2 0 " "Info: 2: + IC(5.909 ns) + CELL(2.682 ns) = 8.591 ns; Loc. = PIN_B2; Fanout = 0; PIN Node = 'Databus\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.591 ns" { input_data_bus[7] Databus[7] } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.682 ns ( 31.22 % ) " "Info: Total cell delay = 2.682 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.909 ns ( 68.78 % ) " "Info: Total interconnect delay = 5.909 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.591 ns" { input_data_bus[7] Databus[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.591 ns" { input_data_bus[7] {} Databus[7] {} } { 0.000ns 5.909ns } { 0.000ns 2.682ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { lcdclk lcdclk~clkctrl input_data_bus[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[7] {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.591 ns" { input_data_bus[7] Databus[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.591 ns" { input_data_bus[7] {} Databus[7] {} } { 0.000ns 5.909ns } { 0.000ns 2.682ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clk_400hz_enable rst lcdclk 0.154 ns register " "Info: th for register \"clk_400hz_enable\" (data pin = \"rst\", clock pin = \"lcdclk\") is 0.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 2.825 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.825 ns clk_400hz_enable 3 REG LCFF_X34_Y24_N1 32 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 32; REG Node = 'clk_400hz_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { lcdclk~clkctrl clk_400hz_enable } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.96 % ) " "Info: Total cell delay = 1.496 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.329 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { lcdclk lcdclk~clkctrl clk_400hz_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_400hz_enable {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.937 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rst 1 PIN PIN_R2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 4; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.419 ns) 2.853 ns clk_400hz_enable~0 2 COMB LCCOMB_X34_Y24_N0 1 " "Info: 2: + IC(1.445 ns) + CELL(0.419 ns) = 2.853 ns; Loc. = LCCOMB_X34_Y24_N0; Fanout = 1; COMB Node = 'clk_400hz_enable~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { rst clk_400hz_enable~0 } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.937 ns clk_400hz_enable 3 REG LCFF_X34_Y24_N1 32 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.937 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 32; REG Node = 'clk_400hz_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_400hz_enable~0 clk_400hz_enable } "NODE_NAME" } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 50.80 % ) " "Info: Total cell delay = 1.492 ns ( 50.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 49.20 % ) " "Info: Total interconnect delay = 1.445 ns ( 49.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { rst clk_400hz_enable~0 clk_400hz_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { rst {} rst~combout {} clk_400hz_enable~0 {} clk_400hz_enable {} } { 0.000ns 0.000ns 1.445ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { lcdclk lcdclk~clkctrl clk_400hz_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} clk_400hz_enable {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { rst clk_400hz_enable~0 clk_400hz_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { rst {} rst~combout {} clk_400hz_enable~0 {} clk_400hz_enable {} } { 0.000ns 0.000ns 1.445ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 16:32:40 2017 " "Info: Processing ended: Sun Dec 10 16:32:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
