
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 15.80

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.47 source latency regs[344]$_DFF_P_/CK ^
  -0.51 target latency regs[856]$_DFF_P_/CK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   81.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.03    0.03 ^ wire2/A (BUF_X16)
     1   75.08    0.01    0.03    0.06 ^ wire2/Z (BUF_X16)
                                         net2612 (net)
                  0.04    0.03    0.09 ^ wire1/A (BUF_X16)
     1   68.00    0.01    0.03    0.12 ^ wire1/Z (BUF_X16)
                                         net2611 (net)
                  0.03    0.02    0.15 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   42.48    0.03    0.07    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.22 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     4   26.98    0.02    0.06    0.28 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.28 ^ clkbuf_3_4_0_clk/A (CLKBUF_X3)
     4   28.83    0.02    0.06    0.34 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk (net)
                  0.02    0.00    0.34 ^ clkbuf_5_18_0_clk/A (CLKBUF_X3)
     2    9.14    0.01    0.04    0.38 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
                                         clknet_5_18_0_clk (net)
                  0.01    0.00    0.38 ^ clkbuf_6_37__f_clk/A (CLKBUF_X3)
     6   16.31    0.02    0.04    0.42 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
                                         clknet_6_37__leaf_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_leaf_544_clk/A (CLKBUF_X3)
     5    7.84    0.01    0.04    0.46 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
                                         clknet_leaf_544_clk (net)
                  0.01    0.00    0.46 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
     5    5.70    0.01    0.09    0.55 v regs[3895]$_DFF_P_/Q (DFF_X1)
                                         regs[3895] (net)
                  0.01    0.00    0.55 v _47632_/A1 (NAND2_X1)
     1    1.79    0.01    0.02    0.56 ^ _47632_/ZN (NAND2_X1)
                                         _16942_ (net)
                  0.01    0.00    0.56 ^ _47634_/A (OAI21_X1)
     1    1.24    0.01    0.01    0.57 v _47634_/ZN (OAI21_X1)
                                         regs_nxt[3895] (net)
                  0.01    0.00    0.57 v regs[3895]$_DFF_P_/D (DFF_X1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   81.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.03    0.03 ^ wire2/A (BUF_X16)
     1   75.08    0.01    0.03    0.06 ^ wire2/Z (BUF_X16)
                                         net2612 (net)
                  0.04    0.03    0.09 ^ wire1/A (BUF_X16)
     1   68.00    0.01    0.03    0.12 ^ wire1/Z (BUF_X16)
                                         net2611 (net)
                  0.03    0.02    0.15 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   42.48    0.03    0.07    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.22 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     4   26.98    0.02    0.06    0.28 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.28 ^ clkbuf_3_4_0_clk/A (CLKBUF_X3)
     4   28.83    0.02    0.06    0.34 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk (net)
                  0.02    0.00    0.34 ^ clkbuf_5_18_0_clk/A (CLKBUF_X3)
     2    9.14    0.01    0.04    0.38 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
                                         clknet_5_18_0_clk (net)
                  0.01    0.00    0.38 ^ clkbuf_6_37__f_clk/A (CLKBUF_X3)
     6   16.31    0.02    0.04    0.42 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
                                         clknet_6_37__leaf_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_leaf_544_clk/A (CLKBUF_X3)
     5    7.84    0.01    0.04    0.46 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
                                         clknet_leaf_544_clk (net)
                  0.01    0.00    0.46 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
                          0.00    0.46   clock reconvergence pessimism
                          0.00    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
     1   24.35    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   58.52    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   67.00    0.01    0.04    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  256.53    0.01    0.05    6.21 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.37 v max_length2372/A (BUF_X32)
   108  305.02    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.07    6.51 v max_length2366/A (BUF_X32)
    57  216.78    0.01    0.05    6.57 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.09    0.07    6.64 v wire2365/A (BUF_X32)
    46  207.51    0.01    0.05    6.70 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.20    0.16    6.86 v max_length2363/A (BUF_X32)
   156  473.49    0.02    0.08    6.94 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.15    0.12    7.06 v max_length2360/A (BUF_X32)
   170  395.71    0.01    0.07    7.13 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.18 v max_length2359/A (BUF_X32)
   113  248.43    0.01    0.05    7.22 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.24 v _35811_/A1 (NOR3_X4)
    16   52.92    0.11    0.13    7.37 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.11    0.01    7.38 ^ max_cap1894/A (BUF_X8)
    12   64.12    0.02    0.04    7.42 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.44 ^ wire1893/A (BUF_X8)
     4   62.77    0.01    0.03    7.47 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.52 ^ max_cap1892/A (BUF_X8)
    16   64.15    0.01    0.04    7.56 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.58 ^ max_cap1891/A (BUF_X8)
    10   41.48    0.01    0.03    7.61 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.61 ^ max_cap1890/A (BUF_X8)
    12   43.21    0.01    0.03    7.64 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.00    7.64 ^ max_cap1889/A (BUF_X8)
     8   40.73    0.01    0.03    7.67 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.68 ^ _35815_/A2 (NAND2_X4)
     5   59.11    0.04    0.03    7.72 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.75 v wire1767/A (BUF_X16)
    12   69.77    0.01    0.04    7.80 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.85 v _35818_/S (MUX2_X2)
     1   56.59    0.05    0.13    7.97 ^ _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.08    0.05    8.03 ^ wire1536/A (BUF_X16)
     1   53.00    0.01    0.03    8.06 ^ wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.10 ^ wire1535/A (BUF_X16)
     1   54.89    0.01    0.03    8.13 ^ wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.17 ^ output428/A (BUF_X1)
     1    0.46    0.01    0.03    8.20 ^ output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.20 ^ mask[11] (out)
                                  8.20   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (propagated)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                 15.80   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
     1   24.35    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   58.52    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   67.00    0.01    0.04    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  256.53    0.01    0.05    6.21 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.37 v max_length2372/A (BUF_X32)
   108  305.02    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.07    6.51 v max_length2366/A (BUF_X32)
    57  216.78    0.01    0.05    6.57 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.09    0.07    6.64 v wire2365/A (BUF_X32)
    46  207.51    0.01    0.05    6.70 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.20    0.16    6.86 v max_length2363/A (BUF_X32)
   156  473.49    0.02    0.08    6.94 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.15    0.12    7.06 v max_length2360/A (BUF_X32)
   170  395.71    0.01    0.07    7.13 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.18 v max_length2359/A (BUF_X32)
   113  248.43    0.01    0.05    7.22 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.24 v _35811_/A1 (NOR3_X4)
    16   52.92    0.11    0.13    7.37 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.11    0.01    7.38 ^ max_cap1894/A (BUF_X8)
    12   64.12    0.02    0.04    7.42 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.44 ^ wire1893/A (BUF_X8)
     4   62.77    0.01    0.03    7.47 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.52 ^ max_cap1892/A (BUF_X8)
    16   64.15    0.01    0.04    7.56 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.58 ^ max_cap1891/A (BUF_X8)
    10   41.48    0.01    0.03    7.61 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.61 ^ max_cap1890/A (BUF_X8)
    12   43.21    0.01    0.03    7.64 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.00    7.64 ^ max_cap1889/A (BUF_X8)
     8   40.73    0.01    0.03    7.67 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.68 ^ _35815_/A2 (NAND2_X4)
     5   59.11    0.04    0.03    7.72 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.75 v wire1767/A (BUF_X16)
    12   69.77    0.01    0.04    7.80 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.85 v _35818_/S (MUX2_X2)
     1   56.59    0.05    0.13    7.97 ^ _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.08    0.05    8.03 ^ wire1536/A (BUF_X16)
     1   53.00    0.01    0.03    8.06 ^ wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.10 ^ wire1535/A (BUF_X16)
     1   54.89    0.01    0.03    8.13 ^ wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.17 ^ output428/A (BUF_X1)
     1    0.46    0.01    0.03    8.20 ^ output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.20 ^ mask[11] (out)
                                  8.20   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (propagated)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                 15.80   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_41650_/ZN                            106.81  118.39  -11.58 (VIOLATED)
_47287_/ZN                             63.32   70.64   -7.31 (VIOLATED)
_41674_/ZN                             63.32   68.91   -5.58 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05978202819824219

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3011

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-11.578879356384277

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1084

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3157]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1877]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ wire2/Z (BUF_X16)
   0.06    0.12 ^ wire1/Z (BUF_X16)
   0.09    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.04    0.38 ^ clkbuf_5_6_0_clk/Z (CLKBUF_X3)
   0.05    0.44 ^ clkbuf_6_12__f_clk/Z (CLKBUF_X3)
   0.04    0.48 ^ clkbuf_leaf_125_clk/Z (CLKBUF_X3)
   0.00    0.48 ^ regs[3157]$_DFF_P_/CK (DFF_X1)
   0.09    0.57 v regs[3157]$_DFF_P_/Q (DFF_X1)
   0.06    0.63 v _40864_/Z (MUX2_X1)
   0.06    0.69 v _40865_/Z (MUX2_X1)
   0.06    0.75 v _40869_/Z (MUX2_X1)
   0.15    0.90 ^ _40881_/ZN (AOI222_X2)
   0.09    0.98 v _40897_/ZN (OAI221_X2)
   0.07    1.05 v _43129_/Z (MUX2_X1)
   0.00    1.05 v regs[1877]$_DFF_P_/D (DFF_X1)
           1.05   data arrival time

  30.00   30.00   clock clk (rise edge)
   0.00   30.00   clock source latency
   0.00   30.00 ^ clk (in)
   0.06   30.06 ^ wire2/Z (BUF_X16)
   0.06   30.12 ^ wire1/Z (BUF_X16)
   0.09   30.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   30.28 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06   30.34 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.04   30.38 ^ clkbuf_5_5_0_clk/Z (CLKBUF_X3)
   0.04   30.42 ^ clkbuf_6_11__f_clk/Z (CLKBUF_X3)
   0.04   30.46 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
   0.00   30.46 ^ regs[1877]$_DFF_P_/CK (DFF_X1)
   0.00   30.46   clock reconvergence pessimism
  -0.04   30.42   library setup time
          30.42   data required time
---------------------------------------------------------
          30.42   data required time
          -1.05   data arrival time
---------------------------------------------------------
          29.37   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ wire2/Z (BUF_X16)
   0.06    0.12 ^ wire1/Z (BUF_X16)
   0.09    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.04    0.38 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
   0.04    0.42 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
   0.04    0.46 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
   0.00    0.46 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
   0.09    0.55 v regs[3895]$_DFF_P_/Q (DFF_X1)
   0.02    0.56 ^ _47632_/ZN (NAND2_X1)
   0.01    0.57 v _47634_/ZN (OAI21_X1)
   0.00    0.57 v regs[3895]$_DFF_P_/D (DFF_X1)
           0.57   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ wire2/Z (BUF_X16)
   0.06    0.12 ^ wire1/Z (BUF_X16)
   0.09    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.04    0.38 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
   0.04    0.42 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
   0.04    0.46 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
   0.00    0.46 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
   0.00    0.46   clock reconvergence pessimism
   0.00    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4721

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5067

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.2019

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
15.7981

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
192.615126

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   3.62e-04   3.24e-04   2.06e-03  24.7%
Combinational          2.31e-03   1.72e-03   1.58e-03   5.61e-03  67.4%
Clock                  2.82e-04   3.45e-04   2.88e-05   6.56e-04   7.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.97e-03   2.43e-03   1.93e-03   8.33e-03 100.0%
                          47.7%      29.2%      23.2%
