// Seed: 2595866142
module module_0 ();
  parameter id_1 = 1;
  assign module_3.type_37 = 0;
  assign module_2.id_1 = 0;
endmodule
module module_1 ();
  parameter id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  assign id_5 = (-1'b0);
  assign id_5 = id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    input supply0 id_7,
    output wand id_8,
    output wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wand id_15,
    output logic id_16,
    input supply1 id_17,
    input wire id_18,
    output tri1 id_19,
    output tri id_20,
    input tri id_21,
    output wor id_22,
    output supply1 id_23,
    input tri0 id_24,
    output tri1 id_25,
    output wand id_26,
    output tri0 id_27,
    output wire id_28,
    input wand id_29,
    output wire id_30,
    input wire id_31
);
  always_latch id_16 <= -1;
  assign id_30 = id_21;
  module_0 modCall_1 ();
endmodule
