# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" \
"../../../../DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" \
"../../../../DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" \
"../../../../DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" \
"../../../../DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" \
"../../../../DG_granule_model.srcs/sources_1/new/DG_granule_model.v" \
"../../../../DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" \
"../../../../DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
