Analysis & Synthesis report for lab4
Fri Oct 30 00:42:39 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab4|fsm:test|state_counter
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated
 16. Parameter Settings for User Entity Instance: alu:logicBox
 17. Parameter Settings for User Entity Instance: bram:memory
 18. Parameter Settings for User Entity Instance: fsm:test
 19. Parameter Settings for Inferred Entity Instance: bram:memory|altsyncram:ram_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "bram:memory"
 22. Port Connectivity Checks: "mux_2_to_1:immMux"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 30 00:42:39 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab4                                        ;
; Top-level Entity Name           ; lab4                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab4               ; lab4               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; ../lab3/bram.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v                           ;         ;
; ../lab2/regfile_2D_memory.v      ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v              ;         ;
; ../lab2/mux_2_to_1.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v                     ;         ;
; ../lab2/mux.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v                            ;         ;
; ../lab1/alu.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v                            ;         ;
; lab4.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v                           ;         ;
; program_counter.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v                ;         ;
; fsm.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v                            ;         ;
; IRreg.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v                          ;         ;
; initbram.list.txt                ; yes             ; Auto-Found File                                       ; C:/Users/bblea/source/repos/ECE3710Project/lab4/initbram.list.txt                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_dpm1.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf           ;         ;
; db/lab4.ram0_bram_337df6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf                ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_61a.tdf                ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf                   ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |lab4                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |lab4               ; lab4        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4|fsm:test|state_counter                                                                                                                                               ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; state_counter.0111 ; state_counter.0110 ; state_counter.0101 ; state_counter.0100 ; state_counter.0011 ; state_counter.0010 ; state_counter.0001 ; state_counter.0000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; state_counter.0000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; state_counter.0001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; state_counter.0010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; state_counter.0011 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; state_counter.0100 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_counter.0101 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_counter.0110 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_counter.0111 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+-------------------------------------------------------------------------------------+---------------------------------------+
; Register name                                                                       ; Reason for Removal                    ;
+-------------------------------------------------------------------------------------+---------------------------------------+
; IRreg:Instr_Reg|bDisp[0..7]                                                         ; Lost fanout                           ;
; IRreg:Instr_Reg|RsrcOut[3]                                                          ; Merged with IRreg:Instr_Reg|ImmOut[3] ;
; IRreg:Instr_Reg|RsrcOut[2]                                                          ; Merged with IRreg:Instr_Reg|ImmOut[2] ;
; IRreg:Instr_Reg|RsrcOut[1]                                                          ; Merged with IRreg:Instr_Reg|ImmOut[1] ;
; IRreg:Instr_Reg|RsrcOut[0]                                                          ; Merged with IRreg:Instr_Reg|ImmOut[0] ;
; IRreg:Instr_Reg|Opcode[3]                                                           ; Merged with IRreg:Instr_Reg|ImmOut[7] ;
; IRreg:Instr_Reg|Opcode[2]                                                           ; Merged with IRreg:Instr_Reg|ImmOut[6] ;
; IRreg:Instr_Reg|Opcode[1]                                                           ; Merged with IRreg:Instr_Reg|ImmOut[5] ;
; IRreg:Instr_Reg|Opcode[0]                                                           ; Merged with IRreg:Instr_Reg|ImmOut[4] ;
; fsm:test|state_counter.0110                                                         ; Lost fanout                           ;
; fsm:test|state_counter.0111                                                         ; Lost fanout                           ;
; fsm:test|state_counter~2                                                            ; Lost fanout                           ;
; fsm:test|state_counter~3                                                            ; Lost fanout                           ;
; fsm:test|state_counter~4                                                            ; Lost fanout                           ;
; fsm:test|state_counter~5                                                            ; Lost fanout                           ;
; fsm:test|state_counter.0011                                                         ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][0]                                                 ; Lost fanout                           ;
; IRreg:Instr_Reg|ImmOut[0,1]                                                         ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][0]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][0]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][0]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][0]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][0]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][0]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][0]                                                ; Lost fanout                           ;
; IRreg:Instr_Reg|ImmOut[2,3]                                                         ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][1]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][1]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][2]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][2]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][3]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][3]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][4]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][4]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][5]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][5]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][6]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][6]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][7]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][7]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][8]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][8]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][9]                                                 ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][9]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][10]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][10]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][11]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][11]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][12]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][12]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][13]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][13]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][14]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][14]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[0][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[4][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[8][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[12][15]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[1][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[5][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[9][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[13][15]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[2][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[6][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[10][15]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[14][15]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[3][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[7][15]                                                ; Lost fanout                           ;
; regfile_2D_memory:registers|r[11][15]                                               ; Lost fanout                           ;
; regfile_2D_memory:registers|r[15][15]                                               ; Lost fanout                           ;
; IRreg:Instr_Reg|RdstOut[0..3]                                                       ; Lost fanout                           ;
; program_counter:prog_count|PC[0]                                                    ; Lost fanout                           ;
; fsm:test|state_counter.0000                                                         ; Lost fanout                           ;
; fsm:test|state_counter.0001                                                         ; Lost fanout                           ;
; program_counter:prog_count|PC[1..15]                                                ; Lost fanout                           ;
; bram:memory|ram_rtl_0_bypass[0,5..8,13..16]                                         ; Lost fanout                           ;
; IRreg:Instr_Reg|Opcode[6,7]                                                         ; Lost fanout                           ;
; fsm:test|state_counter.0010                                                         ; Lost fanout                           ;
; IRreg:Instr_Reg|ImmOut[4..7]                                                        ; Lost fanout                           ;
; IRreg:Instr_Reg|Opcode[4,5]                                                         ; Lost fanout                           ;
; bram:memory|ram_rtl_0_bypass[1]                                                     ; Lost fanout                           ;
; fsm:test|state_counter.0101                                                         ; Lost fanout                           ;
; bram:memory|ram_rtl_0_bypass[2..4,9..12]                                            ; Lost fanout                           ;
; fsm:test|state_counter.0100                                                         ; Lost fanout                           ;
; bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|address_reg_b[0..2] ; Lost fanout                           ;
; Total Number of Removed Registers = 336                                             ;                                       ;
+-------------------------------------------------------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+--------------------------------------+--------------------+------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                                             ;
+--------------------------------------+--------------------+------------------------------------------------------------------------------------+
; regfile_2D_memory:registers|r[0][5]  ; Lost Fanouts       ; regfile_2D_memory:registers|r[4][5], regfile_2D_memory:registers|r[8][5],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[12][5], regfile_2D_memory:registers|r[1][5],         ;
;                                      ;                    ; regfile_2D_memory:registers|r[5][5], regfile_2D_memory:registers|r[9][5],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[13][5], regfile_2D_memory:registers|r[2][5],         ;
;                                      ;                    ; regfile_2D_memory:registers|r[6][5], regfile_2D_memory:registers|r[10][5],         ;
;                                      ;                    ; regfile_2D_memory:registers|r[3][5], regfile_2D_memory:registers|r[7][5],          ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[6], IRreg:Instr_Reg|ImmOut[6]                         ;
; regfile_2D_memory:registers|r[0][13] ; Lost Fanouts       ; regfile_2D_memory:registers|r[4][13], regfile_2D_memory:registers|r[8][13],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[12][13], regfile_2D_memory:registers|r[1][13],       ;
;                                      ;                    ; regfile_2D_memory:registers|r[5][13], regfile_2D_memory:registers|r[9][13],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[13][13], regfile_2D_memory:registers|r[2][13],       ;
;                                      ;                    ; regfile_2D_memory:registers|r[6][13], regfile_2D_memory:registers|r[10][13],       ;
;                                      ;                    ; regfile_2D_memory:registers|r[14][13], regfile_2D_memory:registers|r[3][13],       ;
;                                      ;                    ; regfile_2D_memory:registers|r[7][13], regfile_2D_memory:registers|r[11][13]        ;
; regfile_2D_memory:registers|r[0][14] ; Lost Fanouts       ; regfile_2D_memory:registers|r[1][14], regfile_2D_memory:registers|r[2][14],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[3][14], regfile_2D_memory:registers|r[4][14],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[5][14], regfile_2D_memory:registers|r[6][14],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[7][14], regfile_2D_memory:registers|r[8][14],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[9][14], regfile_2D_memory:registers|r[10][14],       ;
;                                      ;                    ; regfile_2D_memory:registers|r[11][14], regfile_2D_memory:registers|r[12][14],      ;
;                                      ;                    ; regfile_2D_memory:registers|r[13][14], regfile_2D_memory:registers|r[14][14]       ;
; fsm:test|state_counter.0111          ; Lost Fanouts       ; fsm:test|state_counter.0011, IRreg:Instr_Reg|ImmOut[0], IRreg:Instr_Reg|ImmOut[1], ;
;                                      ;                    ; fsm:test|state_counter.0001, bram:memory|ram_rtl_0_bypass[16],                     ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[0], bram:memory|ram_rtl_0_bypass[15],                 ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[14], bram:memory|ram_rtl_0_bypass[13],                ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[8], bram:memory|ram_rtl_0_bypass[2],                  ;
;                                      ;                    ; bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|address_reg_b[2],  ;
;                                      ;                    ; bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|address_reg_b[1]   ;
; regfile_2D_memory:registers|r[0][0]  ; Lost Fanouts       ; IRreg:Instr_Reg|Opcode[6], IRreg:Instr_Reg|Opcode[7], fsm:test|state_counter.0010, ;
;                                      ;                    ; IRreg:Instr_Reg|ImmOut[4], IRreg:Instr_Reg|ImmOut[7], IRreg:Instr_Reg|Opcode[5],   ;
;                                      ;                    ; IRreg:Instr_Reg|Opcode[4], bram:memory|ram_rtl_0_bypass[1],                        ;
;                                      ;                    ; fsm:test|state_counter.0101, bram:memory|ram_rtl_0_bypass[12],                     ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[11], bram:memory|ram_rtl_0_bypass[10],                ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[9]                                                    ;
; regfile_2D_memory:registers|r[0][6]  ; Lost Fanouts       ; regfile_2D_memory:registers|r[1][6], regfile_2D_memory:registers|r[2][6],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[3][6], regfile_2D_memory:registers|r[4][6],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[5][6], regfile_2D_memory:registers|r[6][6],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[7][6], regfile_2D_memory:registers|r[8][6],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[9][6], regfile_2D_memory:registers|r[10][6],         ;
;                                      ;                    ; regfile_2D_memory:registers|r[12][6], regfile_2D_memory:registers|r[13][6],        ;
;                                      ;                    ; bram:memory|ram_rtl_0_bypass[7]                                                    ;
; regfile_2D_memory:registers|r[0][8]  ; Lost Fanouts       ; regfile_2D_memory:registers|r[1][8], regfile_2D_memory:registers|r[2][8],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[4][8], regfile_2D_memory:registers|r[5][8],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[8][8]                                                ;
; regfile_2D_memory:registers|r[0][9]  ; Lost Fanouts       ; regfile_2D_memory:registers|r[4][9], regfile_2D_memory:registers|r[8][9],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[1][9], regfile_2D_memory:registers|r[5][9],          ;
;                                      ;                    ; regfile_2D_memory:registers|r[2][9]                                                ;
; regfile_2D_memory:registers|r[0][10] ; Lost Fanouts       ; regfile_2D_memory:registers|r[1][10], regfile_2D_memory:registers|r[2][10],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[4][10], regfile_2D_memory:registers|r[5][10],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[8][10]                                               ;
; regfile_2D_memory:registers|r[0][11] ; Lost Fanouts       ; regfile_2D_memory:registers|r[4][11], regfile_2D_memory:registers|r[8][11],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[1][11], regfile_2D_memory:registers|r[5][11],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[2][11]                                               ;
; regfile_2D_memory:registers|r[0][12] ; Lost Fanouts       ; regfile_2D_memory:registers|r[1][12], regfile_2D_memory:registers|r[2][12],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[4][12], regfile_2D_memory:registers|r[5][12],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[8][12]                                               ;
; regfile_2D_memory:registers|r[0][15] ; Lost Fanouts       ; regfile_2D_memory:registers|r[4][15], regfile_2D_memory:registers|r[8][15],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[1][15], regfile_2D_memory:registers|r[5][15],        ;
;                                      ;                    ; regfile_2D_memory:registers|r[2][15]                                               ;
; fsm:test|state_counter~2             ; Lost Fanouts       ; fsm:test|state_counter.0000, fsm:test|state_counter.0100                           ;
; IRreg:Instr_Reg|ImmOut[2]            ; Lost Fanouts       ; bram:memory|ram_rtl_0_bypass[3]                                                    ;
; IRreg:Instr_Reg|ImmOut[3]            ; Lost Fanouts       ; bram:memory|ram_rtl_0_bypass[4]                                                    ;
; regfile_2D_memory:registers|r[0][1]  ; Lost Fanouts       ; IRreg:Instr_Reg|ImmOut[5]                                                          ;
; regfile_2D_memory:registers|r[0][4]  ; Lost Fanouts       ; bram:memory|ram_rtl_0_bypass[5]                                                    ;
+--------------------------------------+--------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; bram:memory|ram_rtl_0_bypass[0]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[1]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[2]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[3]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[4]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[5]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[6]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[7]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[8]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[9]  ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[10] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[11] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[12] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[13] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[14] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[15] ; bram:memory|ram_rtl_0 ;
; bram:memory|ram_rtl_0_bypass[16] ; bram:memory|ram_rtl_0 ;
+----------------------------------+-----------------------+


+-------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions          ;
+------------------------+-----------------------+------+
; Register Name          ; Megafunction          ; Type ;
+------------------------+-----------------------+------+
; bram:memory|q_a[0..15] ; bram:memory|ram_rtl_0 ; RAM  ;
+------------------------+-----------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|IRreg:Instr_Reg|ImmOut[3]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[0][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[1][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[2][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[3][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[4][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[5][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[6][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[7][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[8][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[9][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[10][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[11][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[12][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[13][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[14][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|regfile_2D_memory:registers|r[15][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lab4|program_counter:prog_count|PC[9]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab4|alu:logicBox|ShiftLeft0               ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |lab4|mux:muxSrc|Mux1                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |lab4|mux:muxDst|Mux7                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab4|fsm:test|state_counter                ;
; 56:1               ; 2 bits    ; 74 LEs        ; 58 LEs               ; 16 LEs                 ; No         ; |lab4|mux_2_to_1:ALUcntl|mux_out[13]        ;
; 61:1               ; 2 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |lab4|mux_2_to_1:ALUcntl|mux_out[6]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:logicBox ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; carry_f        ; 100      ; Unsigned Binary               ;
; low_f          ; 011      ; Unsigned Binary               ;
; overflow_f     ; 010      ; Unsigned Binary               ;
; zero_f         ; 001      ; Unsigned Binary               ;
; negative_f     ; 000      ; Unsigned Binary               ;
; ADD            ; 00000101 ; Unsigned Binary               ;
; ADDI           ; 0101XXXX ; Unsigned Binary               ;
; ADDU           ; 00000110 ; Unsigned Binary               ;
; ADDUI          ; 0110XXXX ; Unsigned Binary               ;
; ADDC           ; 00000111 ; Unsigned Binary               ;
; ADDCI          ; 0111XXXX ; Unsigned Binary               ;
; SUB            ; 00001001 ; Unsigned Binary               ;
; SUBI           ; 1001XXXX ; Unsigned Binary               ;
; SUBC           ; 00001010 ; Unsigned Binary               ;
; SUBCI          ; 1010XXXX ; Unsigned Binary               ;
; CMP            ; 00001011 ; Unsigned Binary               ;
; CMPI           ; 1011XXXX ; Unsigned Binary               ;
; AND            ; 00000001 ; Unsigned Binary               ;
; ANDI           ; 0001XXXX ; Unsigned Binary               ;
; OR             ; 00000010 ; Unsigned Binary               ;
; ORI            ; 0010XXXX ; Unsigned Binary               ;
; XOR            ; 00000011 ; Unsigned Binary               ;
; XORI           ; 0011XXXX ; Unsigned Binary               ;
; MOV            ; 00001101 ; Unsigned Binary               ;
; MOVI           ; 1101XXXX ; Unsigned Binary               ;
; LSH            ; 10000100 ; Unsigned Binary               ;
; LSHI           ; 1000000X ; Unsigned Binary               ;
; ASHU           ; 10000110 ; Unsigned Binary               ;
; ASHUI          ; 1000001X ; Unsigned Binary               ;
; LUI            ; 1111XXXX ; Unsigned Binary               ;
; LOAD           ; 01000000 ; Unsigned Binary               ;
; STOR           ; 01000100 ; Unsigned Binary               ;
; Bcond          ; 1100XXXX ; Unsigned Binary               ;
; Jcond          ; 01001100 ; Unsigned Binary               ;
; JAL            ; 01001000 ; Unsigned Binary               ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:memory ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:test ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; LOAD           ; 01000000 ; Unsigned Binary           ;
; STOR           ; 01000100 ; Unsigned Binary           ;
; Bcond          ; 1100XXXX ; Unsigned Binary           ;
; Jcond          ; 01001100 ; Unsigned Binary           ;
; JAL            ; 01001000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram:memory|altsyncram:ram_rtl_0      ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 16                               ; Untyped        ;
; WIDTHAD_A                          ; 16                               ; Untyped        ;
; NUMWORDS_A                         ; 65536                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 16                               ; Untyped        ;
; WIDTHAD_B                          ; 16                               ; Untyped        ;
; NUMWORDS_B                         ; 65536                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; db/lab4.ram0_bram_337df6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dpm1                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; bram:memory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 65536                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 65536                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bram:memory"             ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; data_b ; Input  ; Info     ; Explicitly unconnected ;
; we_b   ; Input  ; Info     ; Explicitly unconnected ;
; q_b    ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_to_1:immMux"                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; r1   ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "r1[15..8]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 30 00:42:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab3/bram.v
    Info (12023): Found entity 1: bram File: C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v
    Info (12023): Found entity 1: regfile_2D_memory File: C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1 File: C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v Line: 5
Warning (12090): Entity "mux" obtained from "../lab2/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v
    Info (12023): Found entity 1: mux File: C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v
    Info (12023): Found entity 1: hex2seg File: C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: lab4 File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: fsm File: C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irreg.v
    Info (12023): Found entity 1: IRreg File: C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_irreg.v
    Info (12023): Found entity 1: tb_IRreg File: C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab4_tb.v
    Info (12023): Found entity 1: lab4_tb File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4_tb.v Line: 8
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Info (12128): Elaborating entity "regfile_2D_memory" for hierarchy "regfile_2D_memory:registers" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 55
Info (12128): Elaborating entity "mux" for hierarchy "mux:muxSrc" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 76
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:immMux" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 104
Info (12128): Elaborating entity "alu" for hierarchy "alu:logicBox" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 119
Info (12128): Elaborating entity "bram" for hierarchy "bram:memory" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 139
Warning (10850): Verilog HDL warning at bram.v(23): number of words (5) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v Line: 23
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:prog_count" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 150
Info (12128): Elaborating entity "IRreg" for hierarchy "IRreg:Instr_Reg" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 162
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:test" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 178
Info (10264): Verilog HDL Case Statement information at fsm.v(26): all case item expressions in this case statement are onehot File: C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at fsm.v(48): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at fsm.v(98): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v Line: 98
Warning (276020): Inferred RAM node "bram:memory|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "bram:memory|ram" is uninferred due to asynchronous read logic File: C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram:memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab4.ram0_bram_337df6.hdl.mif
Info (12130): Elaborated megafunction instantiation "bram:memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "bram:memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab4.ram0_bram_337df6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dpm1.tdf
    Info (12023): Found entity 1: altsyncram_dpm1 File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_61a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a0" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 48
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a1" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 80
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a2" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 112
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a3" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 144
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a4" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 176
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a5" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 208
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a6" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 240
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a7" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 272
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a8" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 304
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a9" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 336
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a10" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 368
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a11" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 400
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a12" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 432
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a13" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 464
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a14" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 496
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a15" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 528
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a16" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 560
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a17" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 592
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a18" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 624
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a19" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 656
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a20" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 688
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a21" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 720
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a22" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 752
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a23" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 784
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a24" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 816
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a25" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 848
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a26" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 880
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a27" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 912
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a28" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 944
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a29" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 976
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a30" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1008
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a31" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1040
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a32" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1072
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a33" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1104
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a34" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1136
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a35" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1168
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a36" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1200
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a37" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1232
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a38" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1264
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a39" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1296
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a40" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1328
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a41" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1360
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a42" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1392
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a43" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1424
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a44" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1456
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a45" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1488
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a46" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1520
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a47" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1552
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a48" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1584
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a49" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1616
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a50" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1648
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a51" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1680
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a52" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1712
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a53" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1744
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a54" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1776
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a55" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1808
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a56" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1840
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a57" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1872
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a58" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1904
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a59" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1936
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a60" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 1968
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a61" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2000
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a62" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2032
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a63" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2064
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a64" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2096
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a65" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2128
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a66" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2160
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a67" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2192
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a68" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2224
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a69" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2256
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a70" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2288
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a71" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2320
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a72" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2352
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a73" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2384
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a74" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2416
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a75" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2448
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a76" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2480
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a77" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2512
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a78" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2544
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a79" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2576
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a80" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2608
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a81" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2640
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a82" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2672
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a83" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2704
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a84" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2736
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a85" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2768
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a86" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2800
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a87" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2832
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a88" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2864
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a89" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2896
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a90" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2928
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a91" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2960
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a92" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 2992
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a93" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3024
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a94" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3056
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a95" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3088
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a96" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3120
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a97" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3152
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a98" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3184
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a99" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3216
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a100" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3248
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a101" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3280
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a102" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3312
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a103" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3344
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a104" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3376
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a105" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3408
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a106" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3440
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a107" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3472
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a108" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3504
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a109" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3536
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a110" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3568
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a111" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3600
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a112" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3632
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a113" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3664
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a114" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3696
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a115" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3728
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a116" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3760
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a117" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3792
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a118" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3824
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a119" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3856
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a120" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3888
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a121" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3920
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a122" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3952
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a123" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 3984
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a124" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 4016
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a125" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 4048
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a126" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 4080
        Warning (14320): Synthesized away node "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a127" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf Line: 4112
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 328 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 3
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v Line: 3
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Fri Oct 30 00:42:39 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:25


