
*** Running vivado
    with args -log Division_DivisionTop_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Division_DivisionTop_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Division_DivisionTop_0_1.tcl -notrace
Command: synth_design -top Division_DivisionTop_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Division_DivisionTop_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19248 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 607.832 ; gain = 182.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Division_DivisionTop_0_1' [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/synth/Division_DivisionTop_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'DivisionTop' [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:22]
WARNING: [Synth 8-567] referenced signal 'F3' should be on the sensitivity list [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:29]
INFO: [Synth 8-6155] done synthesizing module 'DivisionTop' (1#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Division_DivisionTop_0_1' (2#1) [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/synth/Division_DivisionTop_0_1.v:58]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port clk
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[15]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[14]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[13]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[12]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[11]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[10]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[9]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[8]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[7]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[6]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[5]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[4]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[3]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[2]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[1]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 671.535 ; gain = 246.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 671.535 ; gain = 246.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 671.535 ; gain = 246.562
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'F2_reg' [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 671.535 ; gain = 246.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DivisionTop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[0] driven by constant 0
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port clk
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[15]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[14]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[13]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[12]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[11]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[10]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[9]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[8]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[7]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[6]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[5]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[4]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[3]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[2]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[1]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[0]
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[0]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[1]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[2]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[3]' (LD) to 'inst/F2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[4]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[5]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[6]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[7]' (LD) to 'inst/F2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[8]' (LD) to 'inst/F2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[9]' (LD) to 'inst/F2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[10]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[11]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/F2_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[13]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[14]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[15]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[16]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[17]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[18]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[19]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[20]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[21]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[22]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[23]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[24]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[25]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[26]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[27]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[28]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[29]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/F2_reg[30]' (LD) to 'inst/F2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/F2_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/F2_reg[31]) is unused and will be removed from module Division_DivisionTop_0_1.
INFO: [Synth 8-3332] Sequential element (inst/F2_reg[12]) is unused and will be removed from module Division_DivisionTop_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 826.090 ; gain = 401.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 827.016 ; gain = 402.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 827.016 ; gain = 402.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LD   |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    17|
|2     |  inst   |DivisionTop |    17|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 827.988 ; gain = 403.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 944.949 ; gain = 523.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/Division_DivisionTop_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.469 ; gain = 424.520
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/Division_DivisionTop_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Division_DivisionTop_0_1_utilization_synth.rpt -pb Division_DivisionTop_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 18 17:17:27 2021...
