Array size: 2 x 2 logic blocks.

Routing:

Net 0 (i_a)

SOURCE (0,1)  Pad: 0  
  OPIN (0,1)  Pad: 0  
 CHANY (0,1)  Track: 1  
  IPIN (1,1)  Pin: 1  
  SINK (1,1)  Class: 0  
 CHANY (0,1)  Track: 1  
 CHANX (1,1)  Track: 1  
 CHANY (1,1)  Track: 1  
  IPIN (2,1)  Pin: 1  
  SINK (2,1)  Class: 0  


Net 1 (i_b)

SOURCE (1,0)  Pad: 0  
  OPIN (1,0)  Pad: 0  
 CHANX (1,0)  Track: 1  
  IPIN (1,1)  Pin: 0  
  SINK (1,1)  Class: 0  


Net 2 (i_c)

SOURCE (0,2)  Pad: 0  
  OPIN (0,2)  Pad: 0  
 CHANY (0,2)  Track: 1  
  IPIN (1,2)  Pin: 1  
  SINK (1,2)  Class: 0  


Net 3 (i_d)

SOURCE (3,2)  Pad: 0  
  OPIN (3,2)  Pad: 0  
 CHANY (2,2)  Track: 1  
  IPIN (2,2)  Pin: 3  
  SINK (2,2)  Class: 0  


Net 4 (o_1)

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 4  
 CHANX (2,0)  Track: 1  
  IPIN (2,0)  Pad: 0  
  SINK (2,0)  Pad: 0  


Net 5 ([b1])

SOURCE (1,1)  Class: 1  
  OPIN (1,1)  Pin: 4  
 CHANY (1,1)  Track: 0  
 CHANX (1,1)  Track: 0  
  IPIN (1,2)  Pin: 0  
  SINK (1,2)  Class: 0  


Net 6 ([b2])

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 4  
 CHANY (1,2)  Track: 1  
  IPIN (2,2)  Pin: 1  
  SINK (2,2)  Class: 0  


Net 7 ([b3])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 4  
 CHANX (2,1)  Track: 1  
  IPIN (2,1)  Pin: 2  
  SINK (2,1)  Class: 0  
