
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010755                       # Number of seconds simulated
sim_ticks                                 10754553500                       # Number of ticks simulated
final_tick                                10754553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 726373                       # Simulator instruction rate (inst/s)
host_op_rate                                  1367647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1307965201                       # Simulator tick rate (ticks/s)
host_mem_usage                                1877340                       # Number of bytes of host memory used
host_seconds                                     8.22                       # Real time elapsed on the host
sim_insts                                     5972483                       # Number of instructions simulated
sim_ops                                      11245263                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks           16                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          52608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          68032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             120656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.writebacks             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst             822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1887                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks            1488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           4891695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6325879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11219062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4891695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4891695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           1488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4891695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6325879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11219062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 120832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  120656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10754456500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.368201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.803651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.033958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          250     52.30%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           96     20.08%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      7.11%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      4.39%     83.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.30%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.46%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.05%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.88%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      9.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          478                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.writebacks           16                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst        52608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        68032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.writebacks 1487.741913227732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 4891695.410692782141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6325878.615044316277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst          822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.writebacks       129000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29221250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    107795500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks     43000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35548.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    101406.87                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    101745750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               137145750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     53890.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72640.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        11.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5699235.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13480320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3341784300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            310.732036                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10570940250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     41129500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8216757500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1104488500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59236750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1249741250                       # Time in different power states
system.pim_kernerls.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_kernerls.clk_domain.clock             1000                       # Clock period in ticks
system.pim_kernerls.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.pim_kernerls.recv_pim_commands               2                       # The PIM command received from the host-side processor
system.pim_kernerls.sent_pim_commands               2                       # the control commands sent by pim kernel
system.pim_kernerls.computing_counts                0                       # the counts of the computing progress
system.pim_kernerls.read_packets                    1                       # the amount of pim kernel read
system.pim_kernerls.write_packets                   0                       # the amount of pim kernel write
system.pim_kernerls.read_retry                      2                       # the amount of pim kernel read retry
system.pim_kernerls.write_retry                     0                       # the amount of pim kernel write retry
system.pim_kernerls.retry_failed                    0                       # the amount of failed pim kernel requests
system.pim_kernerls.active_cycle               506134                       # the active cycles of the kernel
system.pim_kernerls.retry_cycle                     1                       # the retry cycles of the kernel
system.pim_kernerls.totalEnergy                     0                       # total energy consumed by MAGIC operations (pJ)
system.pim_kernerls.totalComputeCycles       28500000                       # total cycles spent computing MAGIC operations
system.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1408893                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      863749                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            21                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8236736                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21509107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5972483                       # Number of instructions committed
system.cpu.committedOps                      11245263                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              11159731                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 170810                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       95788                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1134423                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     11159731                       # number of integer instructions
system.cpu.num_fp_insts                        170810                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            21382983                       # number of times the integer registers were read
system.cpu.num_int_register_writes            8875713                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               146437                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              121874                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              6760944                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3488406                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2272114                       # number of memory refs
system.cpu.num_load_insts                     1408377                       # Number of load instructions
system.cpu.num_store_insts                     863737                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   21509107                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           1392739                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 11549      0.10%      0.10% # Class of executed instruction
system.cpu.op_class::IntAlu                   8873050     78.90%     79.01% # Class of executed instruction
system.cpu.op_class::IntMult                    19488      0.17%     79.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        91      0.00%     79.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                   31944      0.28%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                    13458      0.12%     79.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1674      0.01%     79.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    9063      0.08%     79.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 800      0.01%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6139      0.05%     79.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                5133      0.05%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                200      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::MemRead                  1365738     12.15%     91.94% # Class of executed instruction
system.cpu.op_class::MemWrite                  816480      7.26%     99.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead               42639      0.38%     99.58% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              47257      0.42%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   11245263                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.331396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2272636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1235.128261                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.331396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9092384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9092384                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1408348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1408348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       862448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         862448                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2270796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2270796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2270796                       # number of overall hits
system.cpu.dcache.overall_hits::total         2270796                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           545                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1295                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1840                       # number of overall misses
system.cpu.dcache.overall_misses::total          1840                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     93500000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     93500000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81058000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81058000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    174558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    174558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    174558000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    174558000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1408893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1408893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       863743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       863743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2272636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2272636                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2272636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2272636                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001499                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 171559.633028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 171559.633028                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62593.050193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62593.050193                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94868.478261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94868.478261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94868.478261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94868.478261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1144                       # number of writebacks
system.cpu.dcache.writebacks::total              1144                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          545                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1295                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1295                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1840                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     92955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     92955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     79763000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79763000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    172718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    172718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    172718000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    172718000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000810                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 170559.633028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 170559.633028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61593.050193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61593.050193                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93868.478261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93868.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93868.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93868.478261                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1326                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.856387                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8236736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9478.407365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.856387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32947813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32947813                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      8235867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8235867                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      8235867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8235867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8235867                       # number of overall hits
system.cpu.icache.overall_hits::total         8235867                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           869                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          869                       # number of overall misses
system.cpu.icache.overall_misses::total           869                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73688500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73688500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     73688500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73688500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73688500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73688500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8236736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8236736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      8236736                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8236736                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8236736                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8236736                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84796.892980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84796.892980                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84796.892980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84796.892980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84796.892980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84796.892980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          372                       # number of writebacks
system.cpu.icache.writebacks::total               372                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          869                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          869                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72819500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72819500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83796.892980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83796.892980                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83796.892980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83796.892980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83796.892980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83796.892980                       # average overall mshr miss latency
system.cpu.icache.replacements                    372                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1594.301545                       # Cycle average of tags in use
system.l2.tags.total_refs                        4406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.337401                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       617.177938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       977.123608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.029819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048654                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057495                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37133                       # Number of tag accesses
system.l2.tags.data_accesses                    37133                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1144                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          372                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              372                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   499                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               278                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  777                       # number of demand (read+write) hits
system.l2.demand_hits::total                      824                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                 777                       # number of overall hits
system.l2.overall_hits::total                     824                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 796                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              822                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             267                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1063                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               822                       # number of overall misses
system.l2.overall_misses::.cpu.data              1063                       # number of overall misses
system.l2.overall_misses::total                  1885                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     72580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      72580000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71015500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     89216500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     89216500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     71015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    161796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232812000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    161796500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232812000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          372                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          372                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1840                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2709                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1840                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2709                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.614672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.614672                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945915                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.489908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489908                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.945915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.577717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.695829                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.945915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.577717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.695829                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91180.904523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91180.904523                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86393.552311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86393.552311                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 334144.194757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 334144.194757                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86393.552311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 152207.431797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123507.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86393.552311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 152207.431797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123507.692308                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            796                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          822                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          267                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1885                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1885                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     64620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     64620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86546500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86546500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     62795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    151166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    213962000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    151166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    213962000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.614672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.614672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.489908                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.489908                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.577717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.695829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.577717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.695829                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81180.904523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81180.904523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76393.552311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76393.552311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 324144.194757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 324144.194757                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76393.552311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 142207.431797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113507.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76393.552311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 142207.431797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113507.692308                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1089                       # Transaction distribution
system.membus.trans_dist::ReadExReq               796                       # Transaction distribution
system.membus.trans_dist::ReadExResp              796                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1089                       # Transaction distribution
system.membus.trans_dist::PIMRead                   2                       # Transaction distribution
system.membus.trans_dist::PIMReadResp               2                       # Transaction distribution
system.membus.pkt_count_system.pim_kernerls.master_port::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.pim_kernerls.master_port::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::system.mem_ctrls.port           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  120656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1885                       # Request fanout histogram
system.membus.reqLayer1.occupancy             1901500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               4500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10012750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4407                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10754553500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          372                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1295                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       190976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 270400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2709                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000369                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019213                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2708     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2709                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3719500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1303500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2760000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
