// Seed: 618598536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  genvar id_8;
  logic id_9;
  final $unsigned(63);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_12 = 1;
  if (-1'b0) logic [id_4 : 1] id_13 = -1'h0 !== {-1{1}};
  logic id_14;
  wire  id_15;
  always @(-1 !=? id_11);
  wire id_16;
  assign id_13 = id_12;
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_5,
      id_5,
      id_2
  );
endmodule
