// Seed: 1111293433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    module_0,
    id_32,
    id_33
);
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  inout tri1 id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  assign module_1.id_6 = 0;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_28 = 1'd0;
endmodule
module module_1 #(
    parameter id_13 = 32'd41
) (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    output logic id_7,
    output supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    input wor id_11,
    output uwire id_12,
    input tri _id_13
    , id_17,
    input tri1 id_14,
    output wand id_15
);
  wire id_18;
  ;
  logic [7:0] id_19;
  always @(-1 or id_1) begin : LABEL_0
    $clog2(57);
    ;
    id_7 = (id_19[id_13] >= id_3);
  end
  module_0 modCall_1 (
      id_17,
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_18,
      id_17,
      id_17,
      id_18,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17
  );
endmodule
