<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US" xml:lang="en-US"><head>

<meta charset="utf-8">
<meta name="generator" content="quarto-1.8.26">

<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes">

<meta name="author" content="Harald Pretl">
<meta name="author" content="Michael Koefinger">
<meta name="author" content="Simon Dorrer">
<meta name="dcterms.date" content="2026-01-13">

<title>Analog Circuit Design</title>
<style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
  width: 0.8em;
  margin: 0 0.8em 0.2em -1em; /* quarto-specific, see https://github.com/quarto-dev/quarto-cli/issues/4556 */ 
  vertical-align: middle;
}
/* CSS for syntax highlighting */
html { -webkit-text-size-adjust: 100%; }
pre > code.sourceCode { white-space: pre; position: relative; }
pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
pre > code.sourceCode > span:empty { height: 1.2em; }
.sourceCode { overflow: visible; }
code.sourceCode > span { color: inherit; text-decoration: inherit; }
div.sourceCode { margin: 1em 0; }
pre.sourceCode { margin: 0; }
@media screen {
div.sourceCode { overflow: auto; }
}
@media print {
pre > code.sourceCode { white-space: pre-wrap; }
pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
}
pre.numberSource code
  { counter-reset: source-line 0; }
pre.numberSource code > span
  { position: relative; left: -4em; counter-increment: source-line; }
pre.numberSource code > span > a:first-child::before
  { content: counter(source-line);
    position: relative; left: -1em; text-align: right; vertical-align: baseline;
    border: none; display: inline-block;
    -webkit-touch-callout: none; -webkit-user-select: none;
    -khtml-user-select: none; -moz-user-select: none;
    -ms-user-select: none; user-select: none;
    padding: 0 4px; width: 4em;
  }
pre.numberSource { margin-left: 3em;  padding-left: 4px; }
div.sourceCode
  {   }
@media screen {
pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
}
/* CSS for citations */
div.csl-bib-body { }
div.csl-entry {
  clear: both;
  margin-bottom: 0em;
}
.hanging-indent div.csl-entry {
  margin-left:2em;
  text-indent:-2em;
}
div.csl-left-margin {
  min-width:2em;
  float:left;
}
div.csl-right-inline {
  margin-left:2em;
  padding-left:1em;
}
div.csl-indent {
  margin-left: 2em;
}</style>


<script src="site_libs/quarto-nav/quarto-nav.js"></script>
<script src="site_libs/quarto-nav/headroom.min.js"></script>
<script src="site_libs/clipboard/clipboard.min.js"></script>
<script src="site_libs/quarto-search/autocomplete.umd.js"></script>
<script src="site_libs/quarto-search/fuse.min.js"></script>
<script src="site_libs/quarto-search/quarto-search.js"></script>
<meta name="quarto:offset" content="./">
<script src="site_libs/quarto-html/quarto.js" type="module"></script>
<script src="site_libs/quarto-html/tabsets/tabsets.js" type="module"></script>
<script src="site_libs/quarto-html/axe/axe-check.js" type="module"></script>
<script src="site_libs/quarto-html/popper.min.js"></script>
<script src="site_libs/quarto-html/tippy.umd.min.js"></script>
<script src="site_libs/quarto-html/anchor.min.js"></script>
<link href="site_libs/quarto-html/tippy.css" rel="stylesheet">
<link href="site_libs/quarto-html/quarto-syntax-highlighting-587c61ba64f3a5504c4d52d930310e48.css" rel="stylesheet" class="quarto-color-scheme" id="quarto-text-highlighting-styles">
<link href="site_libs/quarto-html/quarto-syntax-highlighting-dark-b758ccaa5987ceb1b75504551e579abf.css" rel="stylesheet" class="quarto-color-scheme quarto-color-alternate" id="quarto-text-highlighting-styles">
<link href="site_libs/quarto-html/quarto-syntax-highlighting-587c61ba64f3a5504c4d52d930310e48.css" rel="stylesheet" class="quarto-color-scheme-extra" id="quarto-text-highlighting-styles">
<script src="site_libs/bootstrap/bootstrap.min.js"></script>
<link href="site_libs/bootstrap/bootstrap-icons.css" rel="stylesheet">
<link href="site_libs/bootstrap/bootstrap-b66d9f3da4d84aca26cc7cc1c94b0445.min.css" rel="stylesheet" append-hash="true" class="quarto-color-scheme" id="quarto-bootstrap" data-mode="light">
<link href="site_libs/bootstrap/bootstrap-dark-d3daa1d1ef55350d6f5c3e6cec97cbbd.min.css" rel="stylesheet" append-hash="true" class="quarto-color-scheme quarto-color-alternate" id="quarto-bootstrap" data-mode="dark">
<link href="site_libs/bootstrap/bootstrap-b66d9f3da4d84aca26cc7cc1c94b0445.min.css" rel="stylesheet" append-hash="true" class="quarto-color-scheme-extra" id="quarto-bootstrap" data-mode="light">
<script src="site_libs/quarto-contrib/glightbox/glightbox.min.js"></script>
<link href="site_libs/quarto-contrib/glightbox/glightbox.min.css" rel="stylesheet">
<link href="site_libs/quarto-contrib/glightbox/lightbox.css" rel="stylesheet">
<script id="quarto-search-options" type="application/json">{
  "location": "navbar",
  "copy-button": false,
  "collapse-after": 3,
  "panel-placement": "end",
  "type": "overlay",
  "limit": 50,
  "keyboard-shortcut": [
    "f",
    "/",
    "s"
  ],
  "show-item-context": false,
  "language": {
    "search-no-results-text": "No results",
    "search-matching-documents-text": "matching documents",
    "search-copy-link-title": "Copy link to search",
    "search-hide-matches-text": "Hide additional matches",
    "search-more-match-text": "more match in this document",
    "search-more-matches-text": "more matches in this document",
    "search-clear-button-title": "Clear",
    "search-text-placeholder": "",
    "search-detached-cancel-button-title": "Cancel",
    "search-submit-button-title": "Submit",
    "search-label": "Search"
  }
}</script>

  <script src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6"></script>
  <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml-full.js" type="text/javascript"></script>

<script type="text/javascript">
const typesetMath = (el) => {
  if (window.MathJax) {
    // MathJax Typeset
    window.MathJax.typeset([el]);
  } else if (window.katex) {
    // KaTeX Render
    var mathElements = el.getElementsByClassName("math");
    var macros = [];
    for (var i = 0; i < mathElements.length; i++) {
      var texText = mathElements[i].firstChild;
      if (mathElements[i].tagName == "SPAN" && texText && texText.data) {
        window.katex.render(texText.data, mathElements[i], {
          displayMode: mathElements[i].classList.contains('display'),
          throwOnError: false,
          macros: macros,
          fleqn: false
        });
      }
    }
  }
}
window.Quarto = {
  typesetMath
};
</script>

</head>

<body class="nav-fixed quarto-light"><script id="quarto-html-before-body" type="application/javascript">
    const toggleBodyColorMode = (bsSheetEl) => {
      const mode = bsSheetEl.getAttribute("data-mode");
      const bodyEl = window.document.querySelector("body");
      if (mode === "dark") {
        bodyEl.classList.add("quarto-dark");
        bodyEl.classList.remove("quarto-light");
      } else {
        bodyEl.classList.add("quarto-light");
        bodyEl.classList.remove("quarto-dark");
      }
    }
    const toggleBodyColorPrimary = () => {
      const bsSheetEl = window.document.querySelector("link#quarto-bootstrap:not([rel=disabled-stylesheet])");
      if (bsSheetEl) {
        toggleBodyColorMode(bsSheetEl);
      }
    }
    const setColorSchemeToggle = (alternate) => {
      const toggles = window.document.querySelectorAll('.quarto-color-scheme-toggle');
      for (let i=0; i < toggles.length; i++) {
        const toggle = toggles[i];
        if (toggle) {
          if (alternate) {
            toggle.classList.add("alternate");
          } else {
            toggle.classList.remove("alternate");
          }
        }
      }
    };
    const toggleColorMode = (alternate) => {
      // Switch the stylesheets
      const primaryStylesheets = window.document.querySelectorAll('link.quarto-color-scheme:not(.quarto-color-alternate)');
      const alternateStylesheets = window.document.querySelectorAll('link.quarto-color-scheme.quarto-color-alternate');
      manageTransitions('#quarto-margin-sidebar .nav-link', false);
      if (alternate) {
        // note: dark is layered on light, we don't disable primary!
        enableStylesheet(alternateStylesheets);
        for (const sheetNode of alternateStylesheets) {
          if (sheetNode.id === "quarto-bootstrap") {
            toggleBodyColorMode(sheetNode);
          }
        }
      } else {
        disableStylesheet(alternateStylesheets);
        enableStylesheet(primaryStylesheets)
        toggleBodyColorPrimary();
      }
      manageTransitions('#quarto-margin-sidebar .nav-link', true);
      // Switch the toggles
      setColorSchemeToggle(alternate)
      // Hack to workaround the fact that safari doesn't
      // properly recolor the scrollbar when toggling (#1455)
      if (navigator.userAgent.indexOf('Safari') > 0 && navigator.userAgent.indexOf('Chrome') == -1) {
        manageTransitions("body", false);
        window.scrollTo(0, 1);
        setTimeout(() => {
          window.scrollTo(0, 0);
          manageTransitions("body", true);
        }, 40);
      }
    }
    const disableStylesheet = (stylesheets) => {
      for (let i=0; i < stylesheets.length; i++) {
        const stylesheet = stylesheets[i];
        stylesheet.rel = 'disabled-stylesheet';
      }
    }
    const enableStylesheet = (stylesheets) => {
      for (let i=0; i < stylesheets.length; i++) {
        const stylesheet = stylesheets[i];
        if(stylesheet.rel !== 'stylesheet') { // for Chrome, which will still FOUC without this check
          stylesheet.rel = 'stylesheet';
        }
      }
    }
    const manageTransitions = (selector, allowTransitions) => {
      const els = window.document.querySelectorAll(selector);
      for (let i=0; i < els.length; i++) {
        const el = els[i];
        if (allowTransitions) {
          el.classList.remove('notransition');
        } else {
          el.classList.add('notransition');
        }
      }
    }
    const isFileUrl = () => {
      return window.location.protocol === 'file:';
    }
    const hasAlternateSentinel = () => {
      let styleSentinel = getColorSchemeSentinel();
      if (styleSentinel !== null) {
        return styleSentinel === "alternate";
      } else {
        return false;
      }
    }
    const setStyleSentinel = (alternate) => {
      const value = alternate ? "alternate" : "default";
      if (!isFileUrl()) {
        window.localStorage.setItem("quarto-color-scheme", value);
      } else {
        localAlternateSentinel = value;
      }
    }
    const getColorSchemeSentinel = () => {
      if (!isFileUrl()) {
        const storageValue = window.localStorage.getItem("quarto-color-scheme");
        return storageValue != null ? storageValue : localAlternateSentinel;
      } else {
        return localAlternateSentinel;
      }
    }
    const toggleGiscusIfUsed = (isAlternate, darkModeDefault) => {
      const baseTheme = document.querySelector('#giscus-base-theme')?.value ?? 'light';
      const alternateTheme = document.querySelector('#giscus-alt-theme')?.value ?? 'dark';
      let newTheme = '';
      if(authorPrefersDark) {
        newTheme = isAlternate ? baseTheme : alternateTheme;
      } else {
        newTheme = isAlternate ? alternateTheme : baseTheme;
      }
      const changeGiscusTheme = () => {
        // From: https://github.com/giscus/giscus/issues/336
        const sendMessage = (message) => {
          const iframe = document.querySelector('iframe.giscus-frame');
          if (!iframe) return;
          iframe.contentWindow.postMessage({ giscus: message }, 'https://giscus.app');
        }
        sendMessage({
          setConfig: {
            theme: newTheme
          }
        });
      }
      const isGiscussLoaded = window.document.querySelector('iframe.giscus-frame') !== null;
      if (isGiscussLoaded) {
        changeGiscusTheme();
      }
    };
    const authorPrefersDark = false;
    const darkModeDefault = authorPrefersDark;
      document.querySelector('link#quarto-text-highlighting-styles.quarto-color-scheme-extra').rel = 'disabled-stylesheet';
      document.querySelector('link#quarto-bootstrap.quarto-color-scheme-extra').rel = 'disabled-stylesheet';
    let localAlternateSentinel = darkModeDefault ? 'alternate' : 'default';
    // Dark / light mode switch
    window.quartoToggleColorScheme = () => {
      // Read the current dark / light value
      let toAlternate = !hasAlternateSentinel();
      toggleColorMode(toAlternate);
      setStyleSentinel(toAlternate);
      toggleGiscusIfUsed(toAlternate, darkModeDefault);
      window.dispatchEvent(new Event('resize'));
    };
    // Switch to dark mode if need be
    if (hasAlternateSentinel()) {
      toggleColorMode(true);
    } else {
      toggleColorMode(false);
    }
  </script>

<div id="quarto-search-results"></div>
  <header id="quarto-header" class="headroom fixed-top">
    <nav class="navbar navbar-expand-lg " data-bs-theme="dark">
      <div class="navbar-container container-fluid">
      <div class="navbar-brand-container mx-auto">
    <a class="navbar-brand" href="./index.html">
    <span class="navbar-title">Analog Circuit Design</span>
    </a>
  </div>
            <div id="quarto-search" class="" title="Search"></div>
          <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarCollapse" aria-controls="navbarCollapse" role="menu" aria-expanded="false" aria-label="Toggle navigation" onclick="if (window.quartoToggleHeadroom) { window.quartoToggleHeadroom(); }">
  <span class="navbar-toggler-icon"></span>
</button>
          <div class="collapse navbar-collapse" id="navbarCollapse">
            <ul class="navbar-nav navbar-nav-scroll me-auto">
  <li class="nav-item">
    <a class="nav-link" href="./index.html"> <i class="bi bi-house" role="img">
</i> 
<span class="menu-text">About</span></a>
  </li>  
  <li class="nav-item">
    <a class="nav-link active" href="./analog_circuit_design.html" aria-current="page"> 
<span class="menu-text">Course Material</span></a>
  </li>  
  <li class="nav-item">
    <a class="nav-link" href="./analog_circuit_design.pdf"> <i class="bi bi-filetype-pdf" role="img">
</i> 
<span class="menu-text">PDF</span></a>
  </li>  
</ul>
            <ul class="navbar-nav navbar-nav-scroll ms-auto">
  <li class="nav-item compact">
    <a class="nav-link" href="https://github.com/iic-jku/analog-circuit-design" target="_blank"> <i class="bi bi-github" role="img">
</i> 
<span class="menu-text"></span></a>
  </li>  
</ul>
          </div> <!-- /navcollapse -->
            <div class="quarto-navbar-tools">
  <a href="" class="quarto-color-scheme-toggle quarto-navigation-tool  px-1" onclick="window.quartoToggleColorScheme(); return false;" title="Toggle dark mode"><i class="bi"></i></a>
</div>
      </div> <!-- /container-fluid -->
    </nav>
</header>
<!-- content -->
<div id="quarto-content" class="quarto-container page-columns page-rows-contents page-layout-article page-navbar">
<!-- sidebar -->
<!-- margin-sidebar -->
    <div id="quarto-margin-sidebar" class="sidebar margin-sidebar">
        <nav id="TOC" role="doc-toc" class="toc-active" data-toc-expanded="2">
    <h2 id="toc-title">On this page</h2>
   
  <ul>
  <li><a href="#sec-intro" id="toc-sec-intro" class="nav-link active" data-scroll-target="#sec-intro"><span class="header-section-number">1</span> Introduction</a>
  <ul class="collapse">
  <li><a href="#ihps-sg13g2-130nm-cmos-technology" id="toc-ihps-sg13g2-130nm-cmos-technology" class="nav-link" data-scroll-target="#ihps-sg13g2-130nm-cmos-technology"><span class="header-section-number">1.1</span> IHP’s SG13G2 130nm CMOS Technology</a></li>
  <li><a href="#schematic-entry-using-xschem" id="toc-schematic-entry-using-xschem" class="nav-link" data-scroll-target="#schematic-entry-using-xschem"><span class="header-section-number">1.2</span> Schematic Entry Using Xschem</a></li>
  <li><a href="#circuit-simulation-using-ngspice" id="toc-circuit-simulation-using-ngspice" class="nav-link" data-scroll-target="#circuit-simulation-using-ngspice"><span class="header-section-number">1.3</span> Circuit Simulation Using ngspice</a></li>
  <li><a href="#integrated-ic-design-environment-iic-osic-tools" id="toc-integrated-ic-design-environment-iic-osic-tools" class="nav-link" data-scroll-target="#integrated-ic-design-environment-iic-osic-tools"><span class="header-section-number">1.4</span> Integrated IC Design Environment (IIC-OSIC-TOOLS)</a></li>
  <li><a href="#setting-up-the-design-directory" id="toc-setting-up-the-design-directory" class="nav-link" data-scroll-target="#setting-up-the-design-directory"><span class="header-section-number">1.5</span> Setting up the Design Directory</a>
  <ul class="collapse">
  <li><a href="#creating-backups" id="toc-creating-backups" class="nav-link" data-scroll-target="#creating-backups"><span class="header-section-number">1.5.1</span> Creating Backups</a></li>
  <li><a href="#updating-the-repository" id="toc-updating-the-repository" class="nav-link" data-scroll-target="#updating-the-repository"><span class="header-section-number">1.5.2</span> Updating the Repository</a></li>
  </ul></li>
  </ul></li>
  <li><a href="#sec-first-steps" id="toc-sec-first-steps" class="nav-link" data-scroll-target="#sec-first-steps"><span class="header-section-number">2</span> First Steps</a>
  <ul class="collapse">
  <li><a href="#sec-mosfet" id="toc-sec-mosfet" class="nav-link" data-scroll-target="#sec-mosfet"><span class="header-section-number">2.1</span> The Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET)</a>
  <ul class="collapse">
  <li><a href="#large-signal-mosfet-model" id="toc-large-signal-mosfet-model" class="nav-link" data-scroll-target="#large-signal-mosfet-model"><span class="header-section-number">2.1.1</span> Large-Signal MOSFET Model</a></li>
  <li><a href="#sec-mosfet-smallsignal-model" id="toc-sec-mosfet-smallsignal-model" class="nav-link" data-scroll-target="#sec-mosfet-smallsignal-model"><span class="header-section-number">2.1.2</span> Small-Signal MOSFET Model</a></li>
  </ul></li>
  <li><a href="#conclusion" id="toc-conclusion" class="nav-link" data-scroll-target="#conclusion"><span class="header-section-number">2.2</span> Conclusion</a></li>
  </ul></li>
  <li><a href="#sec-gmid-method" id="toc-sec-gmid-method" class="nav-link" data-scroll-target="#sec-gmid-method"><span class="header-section-number">3</span> Transistor Sizing Using gm/ID Methodology</a>
  <ul class="collapse">
  <li><a href="#sec-techsweep-testbench" id="toc-sec-techsweep-testbench" class="nav-link" data-scroll-target="#sec-techsweep-testbench"><span class="header-section-number">3.1</span> MOSFET Characterization Testbench</a></li>
  <li><a href="#sec-techsweep-nmos" id="toc-sec-techsweep-nmos" class="nav-link" data-scroll-target="#sec-techsweep-nmos"><span class="header-section-number">3.2</span> NMOS Characterization in Saturation</a></li>
  <li><a href="#sec-techsweep-pmos" id="toc-sec-techsweep-pmos" class="nav-link" data-scroll-target="#sec-techsweep-pmos"><span class="header-section-number">3.3</span> PMOS Characterization in Saturation</a></li>
  <li><a href="#sec-tradeoffs-saturation" id="toc-sec-tradeoffs-saturation" class="nav-link" data-scroll-target="#sec-tradeoffs-saturation"><span class="header-section-number">3.4</span> Tradeoffs in Saturation</a></li>
  <li><a href="#nmos-and-pmos-characterization-in-triode" id="toc-nmos-and-pmos-characterization-in-triode" class="nav-link" data-scroll-target="#nmos-and-pmos-characterization-in-triode"><span class="header-section-number">3.5</span> NMOS and PMOS Characterization in Triode</a></li>
  <li><a href="#sec-tradeoffs-triode" id="toc-sec-tradeoffs-triode" class="nav-link" data-scroll-target="#sec-tradeoffs-triode"><span class="header-section-number">3.6</span> Tradeoffs in Triode</a></li>
  </ul></li>
  <li><a href="#sec-mosfet-diode" id="toc-sec-mosfet-diode" class="nav-link" data-scroll-target="#sec-mosfet-diode"><span class="header-section-number">4</span> First Circuit: MOSFET Diode</a>
  <ul class="collapse">
  <li><a href="#mosfet-diode-sizing" id="toc-mosfet-diode-sizing" class="nav-link" data-scroll-target="#mosfet-diode-sizing"><span class="header-section-number">4.1</span> MOSFET Diode Sizing</a></li>
  <li><a href="#mosfet-diode-large-signal-behavior" id="toc-mosfet-diode-large-signal-behavior" class="nav-link" data-scroll-target="#mosfet-diode-large-signal-behavior"><span class="header-section-number">4.2</span> MOSFET Diode Large-Signal Behavior</a></li>
  <li><a href="#mosfet-diode-small-signal-analysis" id="toc-mosfet-diode-small-signal-analysis" class="nav-link" data-scroll-target="#mosfet-diode-small-signal-analysis"><span class="header-section-number">4.3</span> MOSFET Diode Small-Signal Analysis</a></li>
  <li><a href="#mosfet-diode-stability-analysis" id="toc-mosfet-diode-stability-analysis" class="nav-link" data-scroll-target="#mosfet-diode-stability-analysis"><span class="header-section-number">4.4</span> MOSFET Diode Stability Analysis</a></li>
  <li><a href="#mosfet-diode-noise-calculation" id="toc-mosfet-diode-noise-calculation" class="nav-link" data-scroll-target="#mosfet-diode-noise-calculation"><span class="header-section-number">4.5</span> MOSFET Diode Noise Calculation</a></li>
  <li><a href="#conclusion-1" id="toc-conclusion-1" class="nav-link" data-scroll-target="#conclusion-1"><span class="header-section-number">4.6</span> Conclusion</a></li>
  </ul></li>
  <li><a href="#sec-cs-amplifier" id="toc-sec-cs-amplifier" class="nav-link" data-scroll-target="#sec-cs-amplifier"><span class="header-section-number">5</span> Common-Source Amplifier</a>
  <ul class="collapse">
  <li><a href="#sense-amplifier-driving-50-ohm-matched-load" id="toc-sense-amplifier-driving-50-ohm-matched-load" class="nav-link" data-scroll-target="#sense-amplifier-driving-50-ohm-matched-load"><span class="header-section-number">5.1</span> Sense Amplifier Driving 50 Ohm Matched Load</a></li>
  </ul></li>
  <li><a href="#sec-current-mirror" id="toc-sec-current-mirror" class="nav-link" data-scroll-target="#sec-current-mirror"><span class="header-section-number">6</span> Current Mirror</a></li>
  <li><a href="#sec-diff-pair" id="toc-sec-diff-pair" class="nav-link" data-scroll-target="#sec-diff-pair"><span class="header-section-number">7</span> Differential Pair</a>
  <ul class="collapse">
  <li><a href="#differential-operation-of-the-diffpair" id="toc-differential-operation-of-the-diffpair" class="nav-link" data-scroll-target="#differential-operation-of-the-diffpair"><span class="header-section-number">7.1</span> Differential Operation of the Diffpair</a></li>
  <li><a href="#common-mode-operation-of-the-diffpair" id="toc-common-mode-operation-of-the-diffpair" class="nav-link" data-scroll-target="#common-mode-operation-of-the-diffpair"><span class="header-section-number">7.2</span> Common-Mode Operation of the Diffpair</a></li>
  </ul></li>
  <li><a href="#sec-basic-ota" id="toc-sec-basic-ota" class="nav-link" data-scroll-target="#sec-basic-ota"><span class="header-section-number">8</span> A Basic 5-Transistor OTA</a>
  <ul class="collapse">
  <li><a href="#sec-voltage-buffer-with-ota" id="toc-sec-voltage-buffer-with-ota" class="nav-link" data-scroll-target="#sec-voltage-buffer-with-ota"><span class="header-section-number">8.1</span> Voltage Buffer with OTA</a></li>
  <li><a href="#sec-basic-ota-large-signal" id="toc-sec-basic-ota-large-signal" class="nav-link" data-scroll-target="#sec-basic-ota-large-signal"><span class="header-section-number">8.2</span> Large-Signal Analysis of the OTA</a></li>
  <li><a href="#sec-basic-ota-small-signal" id="toc-sec-basic-ota-small-signal" class="nav-link" data-scroll-target="#sec-basic-ota-small-signal"><span class="header-section-number">8.3</span> Small-Signal Analysis of the OTA</a>
  <ul class="collapse">
  <li><a href="#ota-small-signal-transfer-function" id="toc-ota-small-signal-transfer-function" class="nav-link" data-scroll-target="#ota-small-signal-transfer-function"><span class="header-section-number">8.3.1</span> OTA Small-Signal Transfer Function</a></li>
  <li><a href="#ota-noise" id="toc-ota-noise" class="nav-link" data-scroll-target="#ota-noise"><span class="header-section-number">8.3.2</span> OTA Noise</a></li>
  </ul></li>
  <li><a href="#sec-basic-ota-sizing" id="toc-sec-basic-ota-sizing" class="nav-link" data-scroll-target="#sec-basic-ota-sizing"><span class="header-section-number">8.4</span> 5T-OTA Sizing</a></li>
  <li><a href="#sec-basic-ota-simulation" id="toc-sec-basic-ota-simulation" class="nav-link" data-scroll-target="#sec-basic-ota-simulation"><span class="header-section-number">8.5</span> 5T-OTA Simulation</a></li>
  <li><a href="#sec-mimatch" id="toc-sec-mimatch" class="nav-link" data-scroll-target="#sec-mimatch"><span class="header-section-number">8.6</span> Component Mismatch</a>
  <ul class="collapse">
  <li><a href="#sec-mosfet-mismatch" id="toc-sec-mosfet-mismatch" class="nav-link" data-scroll-target="#sec-mosfet-mismatch"><span class="header-section-number">8.6.1</span> MOSFET Mismatch</a></li>
  <li><a href="#sec-resistor-mismatch" id="toc-sec-resistor-mismatch" class="nav-link" data-scroll-target="#sec-resistor-mismatch"><span class="header-section-number">8.6.2</span> Resistor Mismatch</a></li>
  <li><a href="#sec-capacitor-mismatch" id="toc-sec-capacitor-mismatch" class="nav-link" data-scroll-target="#sec-capacitor-mismatch"><span class="header-section-number">8.6.3</span> Capacitor Mismatch</a></li>
  </ul></li>
  <li><a href="#sec-basic-ota-simulation-pvt" id="toc-sec-basic-ota-simulation-pvt" class="nav-link" data-scroll-target="#sec-basic-ota-simulation-pvt"><span class="header-section-number">8.7</span> 5T-OTA Simulation versus PVT and MC</a>
  <ul class="collapse">
  <li><a href="#pvt-simulation-analysis" id="toc-pvt-simulation-analysis" class="nav-link" data-scroll-target="#pvt-simulation-analysis"><span class="header-section-number">8.7.1</span> PVT Simulation Analysis</a></li>
  <li><a href="#monte-carlo-simulation-analysis" id="toc-monte-carlo-simulation-analysis" class="nav-link" data-scroll-target="#monte-carlo-simulation-analysis"><span class="header-section-number">8.7.2</span> Monte Carlo Simulation Analysis</a></li>
  </ul></li>
  <li><a href="#sec-ota-variants-single-ended" id="toc-sec-ota-variants-single-ended" class="nav-link" data-scroll-target="#sec-ota-variants-single-ended"><span class="header-section-number">8.8</span> OTA Variants</a></li>
  </ul></li>
  <li><a href="#sec-cascode-stage" id="toc-sec-cascode-stage" class="nav-link" data-scroll-target="#sec-cascode-stage"><span class="header-section-number">9</span> Cascode Stage</a>
  <ul class="collapse">
  <li><a href="#cascode-output-impedance" id="toc-cascode-output-impedance" class="nav-link" data-scroll-target="#cascode-output-impedance"><span class="header-section-number">9.1</span> Cascode Output Impedance</a></li>
  <li><a href="#cascode-input-impedance" id="toc-cascode-input-impedance" class="nav-link" data-scroll-target="#cascode-input-impedance"><span class="header-section-number">9.2</span> Cascode Input Impedance</a></li>
  </ul></li>
  <li><a href="#sec-current-mirror-improved" id="toc-sec-current-mirror-improved" class="nav-link" data-scroll-target="#sec-current-mirror-improved"><span class="header-section-number">10</span> Improved Current Mirrors</a>
  <ul class="collapse">
  <li><a href="#sec-low-voltage-regulated-curmir" id="toc-sec-low-voltage-regulated-curmir" class="nav-link" data-scroll-target="#sec-low-voltage-regulated-curmir"><span class="header-section-number">10.1</span> Low-Voltage Regulated Current Mirror</a></li>
  <li><a href="#sec-curmir-variations-summary" id="toc-sec-curmir-variations-summary" class="nav-link" data-scroll-target="#sec-curmir-variations-summary"><span class="header-section-number">10.2</span> Current Source Variations Summary</a></li>
  <li><a href="#sec-current-mirror-matching" id="toc-sec-current-mirror-matching" class="nav-link" data-scroll-target="#sec-current-mirror-matching"><span class="header-section-number">10.3</span> Current Mirror Matching</a></li>
  </ul></li>
  <li><a href="#sec-improved-ota" id="toc-sec-improved-ota" class="nav-link" data-scroll-target="#sec-improved-ota"><span class="header-section-number">11</span> Improved (Telescopic) OTA</a>
  <ul class="collapse">
  <li><a href="#sec-improved-ota-sizing" id="toc-sec-improved-ota-sizing" class="nav-link" data-scroll-target="#sec-improved-ota-sizing"><span class="header-section-number">11.1</span> Sizing the Improved OTA</a></li>
  <li><a href="#designing-the-improved-ota" id="toc-designing-the-improved-ota" class="nav-link" data-scroll-target="#designing-the-improved-ota"><span class="header-section-number">11.2</span> Designing the Improved OTA</a>
  <ul class="collapse">
  <li><a href="#discussion-of-the-ota-design" id="toc-discussion-of-the-ota-design" class="nav-link" data-scroll-target="#discussion-of-the-ota-design"><span class="header-section-number">11.2.1</span> Discussion of the OTA Design</a></li>
  </ul></li>
  <li><a href="#simulation-of-improved-ota" id="toc-simulation-of-improved-ota" class="nav-link" data-scroll-target="#simulation-of-improved-ota"><span class="header-section-number">11.3</span> Simulation of Improved OTA</a></li>
  <li><a href="#corner-simulation-of-improved-ota" id="toc-corner-simulation-of-improved-ota" class="nav-link" data-scroll-target="#corner-simulation-of-improved-ota"><span class="header-section-number">11.4</span> Corner Simulation of Improved OTA</a></li>
  </ul></li>
  <li><a href="#biasing" id="toc-biasing" class="nav-link" data-scroll-target="#biasing"><span class="header-section-number">12</span> Biasing</a>
  <ul class="collapse">
  <li><a href="#bandgap-reference" id="toc-bandgap-reference" class="nav-link" data-scroll-target="#bandgap-reference"><span class="header-section-number">12.1</span> Bandgap Reference</a></li>
  <li><a href="#sec-banba-bandgap" id="toc-sec-banba-bandgap" class="nav-link" data-scroll-target="#sec-banba-bandgap"><span class="header-section-number">12.2</span> Banba Bandgap Reference</a></li>
  </ul></li>
  <li><a href="#sec-differential-ota" id="toc-sec-differential-ota" class="nav-link" data-scroll-target="#sec-differential-ota"><span class="header-section-number">13</span> Differential OTAs</a>
  <ul class="collapse">
  <li><a href="#sec-miller-compensation" id="toc-sec-miller-compensation" class="nav-link" data-scroll-target="#sec-miller-compensation"><span class="header-section-number">13.1</span> Miller Compensation</a></li>
  <li><a href="#common-mode-regulation" id="toc-common-mode-regulation" class="nav-link" data-scroll-target="#common-mode-regulation"><span class="header-section-number">13.2</span> Common-Mode Regulation</a></li>
  <li><a href="#final-differential-ota" id="toc-final-differential-ota" class="nav-link" data-scroll-target="#final-differential-ota"><span class="header-section-number">13.3</span> Final Differential OTA</a></li>
  <li><a href="#differential-ota-variants" id="toc-differential-ota-variants" class="nav-link" data-scroll-target="#differential-ota-variants"><span class="header-section-number">13.4</span> Differential OTA Variants</a></li>
  </ul></li>
  <li><a href="#an-rc-opamp-filter" id="toc-an-rc-opamp-filter" class="nav-link" data-scroll-target="#an-rc-opamp-filter"><span class="header-section-number">14</span> An RC-OPAMP Filter</a></li>
  <li><a href="#summary-conclusion" id="toc-summary-conclusion" class="nav-link" data-scroll-target="#summary-conclusion"><span class="header-section-number">15</span> Summary &amp; Conclusion</a></li>
  <li><a href="#sec-middlebrook-method" id="toc-sec-middlebrook-method" class="nav-link" data-scroll-target="#sec-middlebrook-method"><span class="header-section-number">16</span> Appendix: Middlebrook’s Method</a></li>
  <li><a href="#appendix-useful-circuit-theorems" id="toc-appendix-useful-circuit-theorems" class="nav-link" data-scroll-target="#appendix-useful-circuit-theorems"><span class="header-section-number">17</span> Appendix: Useful Circuit Theorems</a>
  <ul class="collapse">
  <li><a href="#sec-miller-theorem" id="toc-sec-miller-theorem" class="nav-link" data-scroll-target="#sec-miller-theorem"><span class="header-section-number">17.1</span> Miller’s Theorem</a></li>
  <li><a href="#sec-bode-noise-theorem" id="toc-sec-bode-noise-theorem" class="nav-link" data-scroll-target="#sec-bode-noise-theorem"><span class="header-section-number">17.2</span> Bode’s Noise Theorem</a></li>
  </ul></li>
  <li><a href="#sec-5t-ota-zout" id="toc-sec-5t-ota-zout" class="nav-link" data-scroll-target="#sec-5t-ota-zout"><span class="header-section-number">18</span> Appendix: 5T-OTA Small-Signal Output Impedance</a>
  <ul class="collapse">
  <li><a href="#open-loop-configuration" id="toc-open-loop-configuration" class="nav-link" data-scroll-target="#open-loop-configuration"><span class="header-section-number">18.1</span> Open-Loop Configuration</a></li>
  <li><a href="#closed-loop-configuration" id="toc-closed-loop-configuration" class="nav-link" data-scroll-target="#closed-loop-configuration"><span class="header-section-number">18.2</span> Closed-Loop Configuration</a></li>
  </ul></li>
  <li><a href="#sec-linux-cheatsheet" id="toc-sec-linux-cheatsheet" class="nav-link" data-scroll-target="#sec-linux-cheatsheet"><span class="header-section-number">19</span> Appendix: Linux Cheatsheet</a></li>
  <li><a href="#sec-xschem-cheatsheet" id="toc-sec-xschem-cheatsheet" class="nav-link" data-scroll-target="#sec-xschem-cheatsheet"><span class="header-section-number">20</span> Appendix: Xschem Cheatsheet</a></li>
  <li><a href="#sec-ngspice-cheatsheet" id="toc-sec-ngspice-cheatsheet" class="nav-link" data-scroll-target="#sec-ngspice-cheatsheet"><span class="header-section-number">21</span> Appendix: ngspice Cheatsheet</a>
  <ul class="collapse">
  <li><a href="#commands" id="toc-commands" class="nav-link" data-scroll-target="#commands"><span class="header-section-number">21.1</span> Commands</a></li>
  <li><a href="#options" id="toc-options" class="nav-link" data-scroll-target="#options"><span class="header-section-number">21.2</span> Options</a></li>
  <li><a href="#convergence-helper" id="toc-convergence-helper" class="nav-link" data-scroll-target="#convergence-helper"><span class="header-section-number">21.3</span> Convergence Helper</a></li>
  <li><a href="#internal-variables" id="toc-internal-variables" class="nav-link" data-scroll-target="#internal-variables"><span class="header-section-number">21.4</span> Internal Variables</a></li>
  </ul></li>
  <li><a href="#sec-designers-etiquette" id="toc-sec-designers-etiquette" class="nav-link" data-scroll-target="#sec-designers-etiquette"><span class="header-section-number">22</span> Appendix: Circuit Designer’s Etiquette</a>
  <ul class="collapse">
  <li><a href="#prolog" id="toc-prolog" class="nav-link" data-scroll-target="#prolog"><span class="header-section-number">22.1</span> Prolog</a></li>
  <li><a href="#pins" id="toc-pins" class="nav-link" data-scroll-target="#pins"><span class="header-section-number">22.2</span> Pins</a></li>
  <li><a href="#schematics" id="toc-schematics" class="nav-link" data-scroll-target="#schematics"><span class="header-section-number">22.3</span> Schematics</a></li>
  <li><a href="#symbols" id="toc-symbols" class="nav-link" data-scroll-target="#symbols"><span class="header-section-number">22.4</span> Symbols</a></li>
  <li><a href="#design-robustness" id="toc-design-robustness" class="nav-link" data-scroll-target="#design-robustness"><span class="header-section-number">22.5</span> Design Robustness</a></li>
  <li><a href="#rules-for-good-mixed-signal-and-rf-circuits" id="toc-rules-for-good-mixed-signal-and-rf-circuits" class="nav-link" data-scroll-target="#rules-for-good-mixed-signal-and-rf-circuits"><span class="header-section-number">22.6</span> Rules for Good Mixed-Signal and RF Circuits</a></li>
  <li><a href="#vhdlverilog-coding-guide" id="toc-vhdlverilog-coding-guide" class="nav-link" data-scroll-target="#vhdlverilog-coding-guide"><span class="header-section-number">22.7</span> VHDL/Verilog Coding Guide</a></li>
  <li><a href="#further-reading" id="toc-further-reading" class="nav-link" data-scroll-target="#further-reading"><span class="header-section-number">22.8</span> Further Reading</a></li>
  </ul></li>
  </ul>
<div class="quarto-alternate-formats"><h2>Other Formats</h2><ul><li><a href="analog_circuit_design.pdf"><i class="bi bi-file-pdf"></i>Typst</a></li></ul></div><div class="quarto-alternate-notebooks"><h2>Notebooks</h2><ul><li><a href="gmid/techsweep_sg13_plots_nmos-preview.html"><i class="bi bi-journal-code"></i>MOSFET gm/ID Evaluation Script for IHP SG13G2 NMOS</a></li><li><a href="gmid/techsweep_sg13_plots_pmos-preview.html"><i class="bi bi-journal-code"></i>MOSFET gm/ID Evaluation Script for IHP SG13G2 PMOS</a></li><li><a href="gmid/techsweep_sg13_plots_triode-preview.html"><i class="bi bi-journal-code"></i>MOSFET gm/ID Lookup for IHP SG13G2 in Triode Region</a></li><li><a href="gmid/sizing_basic_ota_improved-preview.html"><i class="bi bi-journal-code"></i>Sizing for Basic (Improved) OTA</a></li><li><a href="gmid/sizing_basic_ota-preview.html"><i class="bi bi-journal-code"></i>Sizing for Basic 5T-OTA</a></li></ul></div></nav>
    </div>
<!-- main -->
<main class="content" id="quarto-document-content">


<header id="title-block-header" class="quarto-title-block default">
<div class="quarto-title">
<h1 class="title">Analog Circuit Design</h1>
</div>


<div class="quarto-title-meta-author">
  <div class="quarto-title-meta-heading">Authors</div>
  <div class="quarto-title-meta-heading">Affiliation</div>
  
    <div class="quarto-title-meta-contents">
    <p class="author">Harald Pretl <a href="mailto:harald.pretl@jku.at" class="quarto-title-author-email"><i class="bi bi-envelope"></i></a> <a href="https://orcid.org/0000-0003-1519-076X" class="quarto-title-author-orcid"> <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAA2ZpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMC1jMDYwIDYxLjEzNDc3NywgMjAxMC8wMi8xMi0xNzozMjowMCAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wTU09Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9tbS8iIHhtbG5zOnN0UmVmPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvc1R5cGUvUmVzb3VyY2VSZWYjIiB4bWxuczp4bXA9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC8iIHhtcE1NOk9yaWdpbmFsRG9jdW1lbnRJRD0ieG1wLmRpZDo1N0NEMjA4MDI1MjA2ODExOTk0QzkzNTEzRjZEQTg1NyIgeG1wTU06RG9jdW1lbnRJRD0ieG1wLmRpZDozM0NDOEJGNEZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wTU06SW5zdGFuY2VJRD0ieG1wLmlpZDozM0NDOEJGM0ZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wOkNyZWF0b3JUb29sPSJBZG9iZSBQaG90b3Nob3AgQ1M1IE1hY2ludG9zaCI+IDx4bXBNTTpEZXJpdmVkRnJvbSBzdFJlZjppbnN0YW5jZUlEPSJ4bXAuaWlkOkZDN0YxMTc0MDcyMDY4MTE5NUZFRDc5MUM2MUUwNEREIiBzdFJlZjpkb2N1bWVudElEPSJ4bXAuZGlkOjU3Q0QyMDgwMjUyMDY4MTE5OTRDOTM1MTNGNkRBODU3Ii8+IDwvcmRmOkRlc2NyaXB0aW9uPiA8L3JkZjpSREY+IDwveDp4bXBtZXRhPiA8P3hwYWNrZXQgZW5kPSJyIj8+84NovQAAAR1JREFUeNpiZEADy85ZJgCpeCB2QJM6AMQLo4yOL0AWZETSqACk1gOxAQN+cAGIA4EGPQBxmJA0nwdpjjQ8xqArmczw5tMHXAaALDgP1QMxAGqzAAPxQACqh4ER6uf5MBlkm0X4EGayMfMw/Pr7Bd2gRBZogMFBrv01hisv5jLsv9nLAPIOMnjy8RDDyYctyAbFM2EJbRQw+aAWw/LzVgx7b+cwCHKqMhjJFCBLOzAR6+lXX84xnHjYyqAo5IUizkRCwIENQQckGSDGY4TVgAPEaraQr2a4/24bSuoExcJCfAEJihXkWDj3ZAKy9EJGaEo8T0QSxkjSwORsCAuDQCD+QILmD1A9kECEZgxDaEZhICIzGcIyEyOl2RkgwAAhkmC+eAm0TAAAAABJRU5ErkJggg=="></a></p>
  </div>
  <div class="quarto-title-meta-contents">
        <p class="affiliation">
            <a href="https://www.jku.at/en/institute-for-integrated-circuits-and-quantum-computing">
            Johannes Kepler University
            </a>
          </p>
      </div>
    <div class="quarto-title-meta-contents">
    <p class="author">Michael Koefinger <a href="https://orcid.org/0000-0002-8523-1961" class="quarto-title-author-orcid"> <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAA2ZpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMC1jMDYwIDYxLjEzNDc3NywgMjAxMC8wMi8xMi0xNzozMjowMCAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wTU09Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9tbS8iIHhtbG5zOnN0UmVmPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvc1R5cGUvUmVzb3VyY2VSZWYjIiB4bWxuczp4bXA9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC8iIHhtcE1NOk9yaWdpbmFsRG9jdW1lbnRJRD0ieG1wLmRpZDo1N0NEMjA4MDI1MjA2ODExOTk0QzkzNTEzRjZEQTg1NyIgeG1wTU06RG9jdW1lbnRJRD0ieG1wLmRpZDozM0NDOEJGNEZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wTU06SW5zdGFuY2VJRD0ieG1wLmlpZDozM0NDOEJGM0ZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wOkNyZWF0b3JUb29sPSJBZG9iZSBQaG90b3Nob3AgQ1M1IE1hY2ludG9zaCI+IDx4bXBNTTpEZXJpdmVkRnJvbSBzdFJlZjppbnN0YW5jZUlEPSJ4bXAuaWlkOkZDN0YxMTc0MDcyMDY4MTE5NUZFRDc5MUM2MUUwNEREIiBzdFJlZjpkb2N1bWVudElEPSJ4bXAuZGlkOjU3Q0QyMDgwMjUyMDY4MTE5OTRDOTM1MTNGNkRBODU3Ii8+IDwvcmRmOkRlc2NyaXB0aW9uPiA8L3JkZjpSREY+IDwveDp4bXBtZXRhPiA8P3hwYWNrZXQgZW5kPSJyIj8+84NovQAAAR1JREFUeNpiZEADy85ZJgCpeCB2QJM6AMQLo4yOL0AWZETSqACk1gOxAQN+cAGIA4EGPQBxmJA0nwdpjjQ8xqArmczw5tMHXAaALDgP1QMxAGqzAAPxQACqh4ER6uf5MBlkm0X4EGayMfMw/Pr7Bd2gRBZogMFBrv01hisv5jLsv9nLAPIOMnjy8RDDyYctyAbFM2EJbRQw+aAWw/LzVgx7b+cwCHKqMhjJFCBLOzAR6+lXX84xnHjYyqAo5IUizkRCwIENQQckGSDGY4TVgAPEaraQr2a4/24bSuoExcJCfAEJihXkWDj3ZAKy9EJGaEo8T0QSxkjSwORsCAuDQCD+QILmD1A9kECEZgxDaEZhICIzGcIyEyOl2RkgwAAhkmC+eAm0TAAAAABJRU5ErkJggg=="></a></p>
  </div>
  <div class="quarto-title-meta-contents">
      </div>
    <div class="quarto-title-meta-contents">
    <p class="author">Simon Dorrer <a href="https://orcid.org/0009-0001-5994-5477" class="quarto-title-author-orcid"> <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAA2ZpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMC1jMDYwIDYxLjEzNDc3NywgMjAxMC8wMi8xMi0xNzozMjowMCAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wTU09Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9tbS8iIHhtbG5zOnN0UmVmPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvc1R5cGUvUmVzb3VyY2VSZWYjIiB4bWxuczp4bXA9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC8iIHhtcE1NOk9yaWdpbmFsRG9jdW1lbnRJRD0ieG1wLmRpZDo1N0NEMjA4MDI1MjA2ODExOTk0QzkzNTEzRjZEQTg1NyIgeG1wTU06RG9jdW1lbnRJRD0ieG1wLmRpZDozM0NDOEJGNEZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wTU06SW5zdGFuY2VJRD0ieG1wLmlpZDozM0NDOEJGM0ZGNTcxMUUxODdBOEVCODg2RjdCQ0QwOSIgeG1wOkNyZWF0b3JUb29sPSJBZG9iZSBQaG90b3Nob3AgQ1M1IE1hY2ludG9zaCI+IDx4bXBNTTpEZXJpdmVkRnJvbSBzdFJlZjppbnN0YW5jZUlEPSJ4bXAuaWlkOkZDN0YxMTc0MDcyMDY4MTE5NUZFRDc5MUM2MUUwNEREIiBzdFJlZjpkb2N1bWVudElEPSJ4bXAuZGlkOjU3Q0QyMDgwMjUyMDY4MTE5OTRDOTM1MTNGNkRBODU3Ii8+IDwvcmRmOkRlc2NyaXB0aW9uPiA8L3JkZjpSREY+IDwveDp4bXBtZXRhPiA8P3hwYWNrZXQgZW5kPSJyIj8+84NovQAAAR1JREFUeNpiZEADy85ZJgCpeCB2QJM6AMQLo4yOL0AWZETSqACk1gOxAQN+cAGIA4EGPQBxmJA0nwdpjjQ8xqArmczw5tMHXAaALDgP1QMxAGqzAAPxQACqh4ER6uf5MBlkm0X4EGayMfMw/Pr7Bd2gRBZogMFBrv01hisv5jLsv9nLAPIOMnjy8RDDyYctyAbFM2EJbRQw+aAWw/LzVgx7b+cwCHKqMhjJFCBLOzAR6+lXX84xnHjYyqAo5IUizkRCwIENQQckGSDGY4TVgAPEaraQr2a4/24bSuoExcJCfAEJihXkWDj3ZAKy9EJGaEo8T0QSxkjSwORsCAuDQCD+QILmD1A9kECEZgxDaEZhICIzGcIyEyOl2RkgwAAhkmC+eAm0TAAAAABJRU5ErkJggg=="></a></p>
  </div>
  <div class="quarto-title-meta-contents">
      </div>
  </div>

<div class="quarto-title-meta">

      
    <div>
    <div class="quarto-title-meta-heading">Published</div>
    <div class="quarto-title-meta-contents">
      <p class="date">January 13, 2026</p>
    </div>
  </div>
  
    
  </div>
  


</header>


<div class="hidden">

</div>
<section id="sec-intro" class="level1" data-number="1">
<h1 data-number="1"><span class="header-section-number">1</span> Introduction</h1>
<p>This is the material for an intermediate-level MOSFET analog circuit design course, held at JKU under course number 336.009 (“KV Analoge Schaltungstechnik”).</p>
<p>The course makes heavy use of circuit simulation, using <strong>Xschem</strong> for schematic entry and <strong>ngspice</strong> for simulation. The 130nm CMOS technology <strong>SG13G2</strong> from IHP Microelectronics is used.</p>
<p>Tools and PDK are integrated in the <strong>IIC-OSIC-TOOLS</strong> Docker image, which will be used during the coursework.</p>
<div class="callout callout-style-default callout-important callout-titled">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Important
</div>
</div>
<div class="callout-body-container callout-body">
<p>All course material (source code of this document, Jupyter notebooks for calculations, Xschem circuits, etc.) is made publicly available on GitHub (<a href="https://github.com/iic-jku/analog-circuit-design">follow this link</a>) and shared under the Apache-2.0 license.</p>
<p>Please feel free to submit pull requests on GitHub to fix errors and omissions!</p>
<p>The production of this document would be impossible without these (and many more) great open-source software products: <code>VS Code</code>, <code>Quarto</code>, <code>Pandoc</code>, <code>TexLive</code>, <code>Jupyter Notebook</code>, <code>Python</code>, <code>Xschem</code>, <code>ngspice</code>, <code>CACE</code>, <code>pygmid</code>, <code>schemdraw</code>, <code>Numpy</code>, <code>Scipy</code>, <code>Matplotlib</code>, <code>Pandas</code>, <code>Git</code>, <code>Docker</code>, <code>Ubuntu</code>, <code>Linux</code>, …</p>
</div>
</div>
<div class="callout callout-style-default callout-important callout-titled">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Important
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please use the IIC-OSIC-TOOLS image with tag <code>2025.09</code> or later!</p>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="Further Reading">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Further Reading
</div>
</div>
<div class="callout-body-container callout-body">
<p>These notes are considered to be self-contained, although some explanations are kept short and probably lack depth. To dive into details, there are many excellent textbooks on analog circuit design available. Among then, we can recommend the following ones:</p>
<ul>
<li><span class="citation" data-cites="Gray_Meyer_5th_ed">(<a href="#ref-Gray_Meyer_5th_ed" role="doc-biblioref">Gray et al. 2009</a>)</span> is a classic book and a definitive read.</li>
<li><span class="citation" data-cites="Razavi_Analog_CMOS">(<a href="#ref-Razavi_Analog_CMOS" role="doc-biblioref">Razavi 2017</a>)</span> is an excellent introduction into CMOS analog circuit design.</li>
<li><span class="citation" data-cites="Sansen_Essentials">(<a href="#ref-Sansen_Essentials" role="doc-biblioref">Sansen 2006</a>)</span> is an book with a lot of very useful information hard to find elsewhere.</li>
<li><span class="citation" data-cites="Chenming_Hu_2010">(<a href="#ref-Chenming_Hu_2010" role="doc-biblioref">Hu 2010</a>)</span> is a great reference for MOSFET device physics and modeling.</li>
<li><span class="citation" data-cites="Tsividis_McAndrew_2011">(<a href="#ref-Tsividis_McAndrew_2011" role="doc-biblioref">Tsividis and McAndrew 2011</a>)</span> is the in-depth reference for MOSFET device operation.</li>
</ul>
</div>
</div>
<section id="ihps-sg13g2-130nm-cmos-technology" class="level2" data-number="1.1">
<h2 data-number="1.1" class="anchored" data-anchor-id="ihps-sg13g2-130nm-cmos-technology"><span class="header-section-number">1.1</span> IHP’s SG13G2 130nm CMOS Technology</h2>
<p>SG13G2 is the name of a 130nm CMOS technology (strictly speaking BiCMOS) from <a href="https://www.ihp-microelectronics.com">IHP Microelectronics</a>. It features low-voltage (thin-oxide) core MOSFET, high-voltage (thick-oxide) I/O MOSFET, various types of linear resistors, and 7 layers of Aluminum metallization (5 thin plus 2 thick metal layers). This PDK is open-source, and the complete process specification can be found at <a href="https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_process_spec.pdf">SG13G2 process specification</a>. While we will not do layouts in this course, the layout rules can be found at <a href="https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf">SG13G2 layout rules</a>.</p>
<p>For our circuit design, the most important parameters of the available devices are summarized in the following table. Matching properties are summarized in <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>.</p>
<div id="tbl-sg13g2-devices" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-tbl figure">
<figcaption class="quarto-float-caption-top quarto-float-caption quarto-float-tbl" id="tbl-sg13g2-devices-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Table&nbsp;1: IHP SG13G2 devices
</figcaption>
<div aria-describedby="tbl-sg13g2-devices-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<table class="caption-top table">
<colgroup>
<col style="width: 26%">
<col style="width: 14%">
<col style="width: 58%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Component</th>
<th style="text-align: left;">Device Name</th>
<th style="text-align: left;">Specifications</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Low-voltage (LV) NMOS</td>
<td style="text-align: left;"><code>sg13_lv_nmos</code></td>
<td style="text-align: left;">operating voltage (nom.) <span class="math inline">\(V_\mathrm{DD}=1.5\,\text{V}\)</span>, <span class="math inline">\(L_\mathrm{min}=0.13\,\mu\text{m}\)</span>, <span class="math inline">\(V_\mathrm{th}\approx 0.5\,\text{V}\)</span>; isolated NMOS available</td>
</tr>
<tr class="even">
<td style="text-align: left;">Low-voltage (LV) PMOS</td>
<td style="text-align: left;"><code>sg13_lv_pmos</code></td>
<td style="text-align: left;">operating voltage (nom.) <span class="math inline">\(V_\mathrm{DD}=1.5\,\text{V}\)</span>, <span class="math inline">\(L_\mathrm{min}=0.13\,\mu\text{m}\)</span>, <span class="math inline">\(V_\mathrm{th}\approx -0.47\,\text{V}\)</span></td>
</tr>
<tr class="odd">
<td style="text-align: left;">High-voltage (HV) NMOS</td>
<td style="text-align: left;"><code>sg13_hv_nmos</code></td>
<td style="text-align: left;">operating voltage (nom.) <span class="math inline">\(V_\mathrm{DD}=3.3\,\text{V}\)</span>, <span class="math inline">\(L_\mathrm{min}=0.45\,\mu\text{m}\)</span>, <span class="math inline">\(V_\mathrm{th}\approx 0.7\,\text{V}\)</span>; isolated NMOS available</td>
</tr>
<tr class="even">
<td style="text-align: left;">High-voltage (HV) PMOS</td>
<td style="text-align: left;"><code>sg13_hv_pmos</code></td>
<td style="text-align: left;">operating voltage (nom.) <span class="math inline">\(V_\mathrm{DD}=3.3\,\text{V}\)</span>, <span class="math inline">\(L_\mathrm{min}=0.45\,\mu\text{m}\)</span>, <span class="math inline">\(V_\mathrm{th}\approx -0.65\,\text{V}\)</span></td>
</tr>
<tr class="odd">
<td style="text-align: left;">Silicided poly resistor</td>
<td style="text-align: left;"><code>rsil</code></td>
<td style="text-align: left;"><span class="math inline">\(R_\square=7\,\Omega \pm 10\%\)</span>, <span class="math inline">\(\text{TC}_1=3100\,\text{ppm/K}\)</span></td>
</tr>
<tr class="even">
<td style="text-align: left;">Poly resistor</td>
<td style="text-align: left;"><code>rppd</code></td>
<td style="text-align: left;"><span class="math inline">\(R_\square=260\,\Omega \pm 10\%\)</span>, <span class="math inline">\(\text{TC}_1=170\,\text{ppm/K}\)</span></td>
</tr>
<tr class="odd">
<td style="text-align: left;">Poly resistor high</td>
<td style="text-align: left;"><code>rhigh</code></td>
<td style="text-align: left;"><span class="math inline">\(R_\square=1360\,\Omega \pm 15\%\)</span>, <span class="math inline">\(\text{TC}_1=-2300\,\text{ppm/K}\)</span></td>
</tr>
<tr class="even">
<td style="text-align: left;">MIM capacitor</td>
<td style="text-align: left;"><code>cap_cmim</code></td>
<td style="text-align: left;"><span class="math inline">\(C'=1.5\,\text{fF}/\mu\text{m}^2 \pm 10\%\)</span>, <span class="math inline">\(\text{VC}_1=-26\text{ppm/V}\)</span>, <span class="math inline">\(\text{TC}_1=3.6\text{ppm/K}\)</span>, breakdown voltage <span class="math inline">\(&gt;15\,\text{V}\)</span></td>
</tr>
<tr class="odd">
<td style="text-align: left;">MOM capacitor</td>
<td style="text-align: left;">n/a</td>
<td style="text-align: left;">The metal stack is well-suited for MOM capacitors due to 5 thin metal layers, but no primitive capacitor device is available at this point.</td>
</tr>
</tbody>
</table>
</div>
</figure>
</div>
</section>
<section id="schematic-entry-using-xschem" class="level2" data-number="1.2">
<h2 data-number="1.2" class="anchored" data-anchor-id="schematic-entry-using-xschem"><span class="header-section-number">1.2</span> Schematic Entry Using Xschem</h2>
<p><a href="https://xschem.sourceforge.io">Xschem</a> is an open-source schematic entry tool with emphasis on integrated circuits. For up-to-date information of the many features of Xschem and the basic operation of it please look at the available <a href="https://xschem.sourceforge.io/stefan/xschem_man/xschem_man.html">online documentation</a>. Usage of Xschem will be learned with the first few basic examples, essentially using a single MOSFET. The usage model of Xschem is that the schematic is hierarchically drawn, and the simulation and evaluation statements are contained in the schematics. Further, Xschem offers embedded graphing, which we will mostly use.</p>
<p>A summary of important Xschem keyboard shortcuts is provided in <a href="#sec-xschem-cheatsheet" class="quarto-xref">Section&nbsp;20</a>.</p>
</section>
<section id="circuit-simulation-using-ngspice" class="level2" data-number="1.3">
<h2 data-number="1.3" class="anchored" data-anchor-id="circuit-simulation-using-ngspice"><span class="header-section-number">1.3</span> Circuit Simulation Using ngspice</h2>
<p><a href="https://ngspice.sourceforge.io">ngspice</a> is an open-source circuit simulator with SPICE dependency <span class="citation" data-cites="Nagel_1975">(<a href="#ref-Nagel_1975" role="doc-biblioref">Nagel 1975</a>)</span>. Besides the usual simulated types like <code>op</code> (operating point), <code>dc</code> (dc sweeps), <code>tran</code> (time domain), <code>ac</code> (small-signal frequency sweeps), and <code>noise</code> (small-signal noise analysis), ngspice offers a script-like control interface, where many different simulation controls and result evaluations can be done. For detailed information please refer to the latest <a href="https://ngspice.sourceforge.io/docs/ngspice-43-manual.pdf">online manual</a>.</p>
<p>Important ngspice simulation commands and options (e.g., how to control convergence settings) are listed in <a href="#sec-ngspice-cheatsheet" class="quarto-xref">Section&nbsp;21</a>.</p>
</section>
<section id="integrated-ic-design-environment-iic-osic-tools" class="level2" data-number="1.4">
<h2 data-number="1.4" class="anchored" data-anchor-id="integrated-ic-design-environment-iic-osic-tools"><span class="header-section-number">1.4</span> Integrated IC Design Environment (IIC-OSIC-TOOLS)</h2>
<p>In order to make use of the various required components (tools like Xschem and ngspice, PDKs like SG13G2) easier, we will use the <strong>IIC-OSIC-TOOLS</strong>. This is a pre-compiled Docker image which allows to do circuit design on a virtual machine on virtually any type of computing equipment (personal PC, Raspberry Pi, cloud server) on various operating systems (Windows, macOS, Linux). For further information like installed tools, how to setup a VM, etc., please look at <a href="https://github.com/iic-jku/IIC-OSIC-TOOLS">IIC-OSIC-TOOLS GitHub page</a>.</p>
<div class="callout callout-style-default callout-warning callout-titled" title="Preparation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Preparation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please make sure to receive information about your personal VM access ahead of the course start.</p>
</div>
</div>
<p>Experienced users can install this image on their personal computer, for JKU students the IIC will host a VM on our compute cluster and provide personal login credentials.</p>
<div class="callout callout-style-default callout-warning callout-titled" title="Linux">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Linux
</div>
</div>
<div class="callout-body-container callout-body">
<p>In this course, we assume that students have a basic knowledge of Linux and how to operate it using the terminal (shell). If you are not yet familiar with Linux (which is basically a must when doing integrated circuit design as many tools are only available on Linux), then please check out a Linux introductory course or tutorial online, there are many resources available.</p>
<p>A summary of important Linux shell commands is provided in <a href="#sec-linux-cheatsheet" class="quarto-xref">Section&nbsp;19</a>.</p>
</div>
</div>
</section>
<section id="setting-up-the-design-directory" class="level2" data-number="1.5">
<h2 data-number="1.5" class="anchored" data-anchor-id="setting-up-the-design-directory"><span class="header-section-number">1.5</span> Setting up the Design Directory</h2>
<ul>
<li>Open your VM by entering the URL in your browser.</li>
<li>Open a terminal (third icon in the taskbar at the bottom). You should get the following prompt: <code>/foss/designs &gt;</code></li>
<li>Clone the git repository into the current directory: <code>git clone https://github.com/iic-jku/analog-circuit-design.git</code></li>
<li>This GitHub repository includes a file called <code>.designinit</code>, which sets the PDK and certain paths. However, this must be located in <code>/foss/designs/</code></li>
<li>Therefore, we first need to copy it there: <code>cp analog-circuit-design/.designinit .</code></li>
<li>Then we adjust the variable <code>XSCHEM_USER_LIBRARY_PATH</code> by opening the file in an editor e.g.&nbsp;<code>nano .designinit</code>
<ul>
<li>Change the last line from <code>export XSCHEM_USER_LIBRARY_PATH=$DESIGNS/xschem</code> to <code>export XSCHEM_USER_LIBRARY_PATH=$DESIGNS/analog-circuit-design/xschem</code></li>
</ul></li>
<li>To apply the changes, we need to close the current terminal window: <code>exit</code></li>
<li>Open again a terminal</li>
<li>Test if the correct PDK gets selected: <code>echo $PDK</code> (you should get <code>sg13g2</code> as the answer)</li>
<li>Change into the GitHub repository: <code>cd analog-circuit-design</code></li>
<li>Start xschem using <code>xschem</code> or directly open a specific schematic using <code>xschem xschem/dc_lv_nmos.sch</code></li>
</ul>
<section id="creating-backups" class="level3" data-number="1.5.1">
<h3 data-number="1.5.1" class="anchored" data-anchor-id="creating-backups"><span class="header-section-number">1.5.1</span> Creating Backups</h3>
<p>You can easily create backups of your work by creating a zip archive of the complete directory:</p>
<ul>
<li>Change to the parent directory: <code>cd /foss/designs</code></li>
<li>Create a zip archive from the complete design folder: <code>zip backup.zip analog-circuit-design -r</code></li>
</ul>
</section>
<section id="updating-the-repository" class="level3" data-number="1.5.2">
<h3 data-number="1.5.2" class="anchored" data-anchor-id="updating-the-repository"><span class="header-section-number">1.5.2</span> Updating the Repository</h3>
<ul>
<li><strong>Create a backup!</strong></li>
<li>Go to directory: e.g.&nbsp;<code>cd /foss/designs/analog-circuit-design</code></li>
<li>Fetch newest changes from the origin: <code>git fetch origin</code></li>
<li>Merge changes from the origin into local branch ‘master’: <code>git merge origin/main</code></li>
</ul>
<div class="callout callout-style-default callout-warning callout-titled" title="Git Merge Conflicts">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Git Merge Conflicts
</div>
</div>
<div class="callout-body-container callout-body">
<p>It is possible that <code>git merge</code> does not complete successfully. Either you are able to resolve the merge conflict manually, or it may be easier to make a fresh clone of the repository and adding your local changes manually from the backup.</p>
</div>
</div>
<div class="callout callout-style-default callout-important callout-titled">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Important
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please think twice before executing any git command without a backup, as this could lead to permanent loss of data!</p>
</div>
</div>
</section>
</section>
</section>
<section id="sec-first-steps" class="level1" data-number="2">
<h1 data-number="2"><span class="header-section-number">2</span> First Steps</h1>
<p>In this first chapter we will learn to use Xschem for schematic entry, and how to operate the ngspice SPICE simulator for circuit simulations. Further, we will make ourself familiar with the transistor and other passive components available in the IHP Microelectronics SG13G2 technology. While this is strictly speaking a BiCMOS technology offering MOSFETs as well as SiGe heterojunction bipolar transistors (HBTs), we will use it as a pure CMOS technology, which is available from IHP under the name SG13C.</p>
<section id="sec-mosfet" class="level2" data-number="2.1">
<h2 data-number="2.1" class="anchored" data-anchor-id="sec-mosfet"><span class="header-section-number">2.1</span> The Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET)</h2>
<p>In this course, we will <strong>not</strong> dive into semiconductor physics and derive the device operation bottom-up starting from a fundamental level governed by quantum mechanics or a simplified solid-state physics based approach resulting in the well-known square-law model. Instead, we will treat the MOSFET behaviorally by assuming a 4-terminal device, and the performance of this device regarding its terminal voltages and currents we will largely derive from the simulation model.</p>
<div id="cell-fig-amplifiers" class="cell" data-execution_count="1">
<div class="cell-output cell-output-display">
<div id="fig-amplifiers" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-amplifiers-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-amplifiers-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-1" title="Figure&nbsp;1: Circuit symbols for different voltage-controlled amplifiers (from left to right: MOSFET, bipolar junction transistor, junction FET, triode)."><img src="analog_circuit_design_files/figure-html/fig-amplifiers-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-amplifiers-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;1: Circuit symbols for different voltage-controlled amplifiers (from left to right: MOSFET, bipolar junction transistor, junction FET, triode).
</figcaption>
</figure>
</div>
</div>
</div>
<p>Look at the transistor symbols shown in <a href="#fig-amplifiers" class="quarto-xref">Figure&nbsp;1</a>. By treating them as a black box, where the output current is controlled by an input voltage, we can design circuits with all of them, even vacuum tubes would work in the same way.</p>
<p>Since we have an emphasis on integrated circuit design in this course the size of the MOSFET can be adapted by changing its width <span class="math inline">\(W\)</span> and its length <span class="math inline">\(L\)</span>. As we will see later, <span class="math inline">\(L\)</span> has a profound impact on the MOSFET performance allowing to trade-off speed versus output conductance versus device-to-device matching. The width <span class="math inline">\(W\)</span> is more of a scaling parameter to adapt the current <strong>density</strong> (strictly speaking charge density) forming in the MOSFET channel to a desired current. More about this later.</p>
<p>The circuit symbol that we will use for the n-channel MOSFET is shown in <a href="#fig-nmos-symbol" class="quarto-xref">Figure&nbsp;2</a>, and for the p-channel MOSFET it is shown in <a href="#fig-pmos-symbol" class="quarto-xref">Figure&nbsp;3</a>. A control voltage between gate (“G”) and source (“S”) controls the current flow between drain (“D”) and source. The MOSFET is a 4-terminal device, so the bulk (“B”) can also control the drain-source current flow. Often, the bulk is connected to source, and then the bulk terminal is not shown to declutter the schematics.</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Background">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Background
</div>
</div>
<div class="callout-body-container callout-body">
<p>Strictly speaking is the drain-source current of a MOSFET controlled by the voltage between gate and bulk (<span class="math inline">\(V_\mathrm{GB}\)</span>) and the voltage between drain and source (<span class="math inline">\(V_\mathrm{DS}\)</span>). Since bulk is often connected to source anyway, and many circuit designers historically were already familiar with the operation of the bipolar junction transistor (BJT), it is common to consider the gate-source voltage (besides the drain-source voltage) as the controlling voltage.</p>
<p>This focus on gate-source suggests that the source is special compared to the drain. In a typical physical MOSFET, however, the drain and source are constructed exactly the same (i.e., the MOSFET is a symmetric device), and which terminal is drain, and which terminal is source, is only determined by the applied voltage potentials, and can change dynamically during operation (think of a MOSFET operating as a switch… which side is the drain, which side is the source?).</p>
<p>Unfortunately, this focus on a “special” source has made its way into some MOSFET compact models. The model that is used in SG13G2 luckily uses the PSP model, which is formulated symmetrically with regards to drain and source, and is thus very well suited for analog and RF circuit design. For a detailed understanding of the PSP model please refer to the <a href="https://www.cea.fr/cea-tech/leti/pspsupport/Documents/psp103p6_summary.pdf">model documentation</a>.</p>
</div>
</div>
<div id="cell-fig-nmos-symbol" class="cell" data-execution_count="2">
<div class="cell-output cell-output-display">
<div id="fig-nmos-symbol" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-nmos-symbol-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-nmos-symbol-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-2" title="Figure&nbsp;2: Circuit symbol of n-channel MOSFET. For circuit design in this course, we will mostly use the middle symbol without bulk connection and an arrow indicating the source terminal."><img src="analog_circuit_design_files/figure-html/fig-nmos-symbol-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-nmos-symbol-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;2: Circuit symbol of n-channel MOSFET. For circuit design in this course, we will mostly use the middle symbol without bulk connection and an arrow indicating the source terminal.
</figcaption>
</figure>
</div>
</div>
</div>
<div id="cell-fig-pmos-symbol" class="cell" data-execution_count="3">
<div class="cell-output cell-output-display">
<div id="fig-pmos-symbol" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-pmos-symbol-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-pmos-symbol-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-3" title="Figure&nbsp;3: Circuit symbol of p-channel MOSFET. As for n-channel MOSFETs, we will mostly use the middle symbol without bulk connection and an arrow indicating the source terminal."><img src="analog_circuit_design_files/figure-html/fig-pmos-symbol-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-pmos-symbol-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;3: Circuit symbol of p-channel MOSFET. As for n-channel MOSFETs, we will mostly use the middle symbol without bulk connection and an arrow indicating the source terminal.
</figcaption>
</figure>
</div>
</div>
</div>
<p>For hand calculations and theoretical discussions we will use the following simplified large-signal model, shown in <a href="#fig-mosfet-large-signal-model" class="quarto-xref">Figure&nbsp;4</a>. A current source <span class="math inline">\(I_\mathrm{D}\)</span> models the current flow between drain and source, and it is controlled by the three control voltages <span class="math inline">\(V_\mathrm{GS}\)</span>, <span class="math inline">\(V_\mathrm{DS}\)</span>, and <span class="math inline">\(V_\mathrm{SB}\)</span>. Note that in this way (since <span class="math inline">\(I_\mathrm{D}= f(V_\mathrm{DS})\)</span>) also a resistive behavior between D and S can be modelled. In case that B and S are shorted then simply <span class="math inline">\(V_\mathrm{SB} = 0\)</span> and <span class="math inline">\(C_\mathrm{SB}\)</span> is shorted.</p>
<div id="cell-fig-mosfet-large-signal-model" class="cell" data-execution_count="4">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-large-signal-model" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-large-signal-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-large-signal-model-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-4" title="Figure&nbsp;4: The MOSFET large-signal model. In general, all capacitors are nonlinear, i.e., they depend on their terminal voltages."><img src="analog_circuit_design_files/figure-html/fig-mosfet-large-signal-model-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-large-signal-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;4: The MOSFET large-signal model. In general, all capacitors are nonlinear, i.e., they depend on their terminal voltages.
</figcaption>
</figure>
</div>
</div>
</div>
<p>In an ideal MOSFET no dc current is flowing into the gate, the behavior is purely capacitive. We model this by two capacitors: <span class="math inline">\(C_\mathrm{GG}= C_\mathrm{GS}+ C_\mathrm{GD}+ C_\mathrm{GB}\)</span> is the total capacitance when looking into the gate of the MOSFET. <span class="math inline">\(C_\mathrm{GS}\)</span> is usually the dominant capacitance, and <span class="math inline">\(C_\mathrm{GD}\)</span> models the capacitive feedback between D and G, usually induced by a topological overlap capacitance in the physical construction of the MOSFET. This capacitance is often small compared to <span class="math inline">\(C_\mathrm{GS}\)</span>, but in situations where we have a large voltage swing at the drain this capacitance will be affected by the <a href="https://en.wikipedia.org/wiki/Miller_effect">Miller effect</a> (see <a href="#sec-miller-theorem" class="quarto-xref">Section&nbsp;17.1</a>). In hand calculations we will often set <span class="math inline">\(C_\mathrm{GD}= C_\mathrm{GB}= C_\mathrm{DB}= C_\mathrm{SB}= 0\)</span>.</p>
<p>To model a physical MOSFET there will be also a requirement for resistors in the model to account for terminal access resistances (<span class="math inline">\(R_\mathrm{G}\)</span>, <span class="math inline">\(R_\mathrm{D}\)</span>, and <span class="math inline">\(R_\mathrm{S}\)</span>) as well as resistors to model second-order effects like non-quasistatic operation. For lower frequencies and bulk MOSFETs we will not consider these resistors, and just deal with the capacitive behavior.</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Bulk Terminal">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Bulk Terminal
</div>
</div>
<div class="callout-body-container callout-body">
<p>In many situations we will connect the bulk and source terminals of a MOSFET together, which results in a simplified large-signal model. As an exercise, look at <a href="#fig-mosfet-large-signal-model" class="quarto-xref">Figure&nbsp;4</a> and draw this simplified model (hint: look at <a href="#fig-mosfet-small-signal-model" class="quarto-xref">Figure&nbsp;6</a> and <a href="#fig-mosfet-small-signal-model-simplified" class="quarto-xref">Figure&nbsp;7</a> for inspiration).</p>
</div>
</div>
<p>Now, as we are skipping the bottom-up approach of deriving the MOSFET large-signal behavior from basic principles, we need to understand the behavior of the elements of the large-signal model in <a href="#fig-mosfet-large-signal-model" class="quarto-xref">Figure&nbsp;4</a> by using a circuit simulator and observing what happens. And generally, a first step in any new IC technology should be to investigate basic MOSFET performance, by doing simple dc sweeps of <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span> and looking at <span class="math inline">\(I_\mathrm{D}\)</span> and other large- and small-signal parameters.</p>
<p>As a side note, the students who want to understand MOSFET behavior from a physical angle should consult the MOSFET chapter from the JKU course “Design of Complex Integrated Circuits” (VL 336.048). A great introduction into MOSFET operation and fabrication is given in <span class="citation" data-cites="Chenming_Hu_2010">(<a href="#ref-Chenming_Hu_2010" role="doc-biblioref">Hu 2010</a>)</span>, which is available freely <a href="https://www.chu.berkeley.edu/modern-semiconductor-devices-for-integrated-circuits-chenming-calvin-hu-2010/">online</a> and is a recommended read. A very detailed description of the MOSFET (leaving usually no question unanswered) is provided in <span class="citation" data-cites="Tsividis_McAndrew_2011">(<a href="#ref-Tsividis_McAndrew_2011" role="doc-biblioref">Tsividis and McAndrew 2011</a>)</span>.</p>
<p>Now, in order to get started, basic Xschem testbenches are prepared, and first simple dc sweeps of various voltages and currents will be done. But before that, please look at the import note below!</p>
<div class="callout callout-style-default callout-important callout-titled" title="Mathematical Notation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Mathematical Notation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Throughout this material, we will largely stick to the following notation standardized by IEEE:</p>
<ul>
<li>A <strong>dc quantity</strong> is shown with an upper-case variable name with upper-case subscripts, like <span class="math inline">\(V_\mathrm{GS}\)</span>.</li>
<li>Double-subscripts denote <strong>dc sources</strong>, like <span class="math inline">\(V_\mathrm{DD}\)</span> and <span class="math inline">\(V_\mathrm{SS}\)</span>.</li>
<li>An <strong>ac (small-signal) quantity</strong> (incremental quantity) has a lower-case variable name with a lower-case subscript, like <span class="math inline">\(g_\mathrm{m}\)</span>.</li>
<li>A <strong>total quantity</strong> (dc plus ac) is shown as a lowercase variable name with upper-case subscript, like <span class="math inline">\(i_\mathrm{DS}\)</span>.</li>
<li>An upper-case variable name with a lower-case subscript is used to denote <strong>RMS quantities</strong>, like <span class="math inline">\(I_\mathrm{ds}\)</span>.</li>
</ul>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="A Comment on Active and Passive Devices and Linear vs. Nonlinear">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>A Comment on Active and Passive Devices and Linear vs.&nbsp;Nonlinear
</div>
</div>
<div class="callout-body-container callout-body">
<p>In contrast to the <strong>passive</strong> devices resistor <span class="math inline">\(R\)</span>, inductor <span class="math inline">\(L\)</span>, and capacitor <span class="math inline">\(C\)</span>, which can only dissipate energy (and are often treated in a linearized fashion), transistors (like the MOSFET) are called “<strong>active</strong>”, since they can provide signal power amplification. However, transistors can not create energy out of thin air, but merely convert <strong>dc</strong> energy (supplied by the power supply) into <strong>ac</strong> energy. They have to have nonlinear transfer characteristics to do this, but it has been shown that a piecewise-linear characteristic is sufficient <span class="citation" data-cites="Jakoby_2022">(<a href="#ref-Jakoby_2022" role="doc-biblioref">Jakoby 2022</a>)</span>. This is very good news for circuit design, as usually we strive for linear behaviour!</p>
</div>
</div>
<section id="large-signal-mosfet-model" class="level3" data-number="2.1.1">
<h3 data-number="2.1.1" class="anchored" data-anchor-id="large-signal-mosfet-model"><span class="header-section-number">2.1.1</span> Large-Signal MOSFET Model</h3>
<p>We start with an investigation into the large-signal MOSFET model shown in <a href="#fig-mosfet-large-signal-model" class="quarto-xref">Figure&nbsp;4</a> by using the simple testbench for the LV NMOS shown in <a href="#fig-simple-nmos-tb" class="quarto-xref">Figure&nbsp;5</a>.</p>
<div id="fig-simple-nmos-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-simple-nmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/dc_lv_nmos.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-5" title="Figure&nbsp;5: Testbench for NMOS dc sweeps."><img src="./xschem/dc_lv_nmos.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-simple-nmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;5: Testbench for NMOS dc sweeps.
</figcaption>
</figure>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Simulation Model">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Simulation Model
</div>
</div>
<div class="callout-body-container callout-body">
<p>For modelling the MOSFET behavior in a circuit simulator like ngspice different models are available. Some of these models have been widely adopted, like the <a href="https://en.wikipedia.org/wiki/BSIM">BSIM</a> (Berkeley Short-channel IGFET Model) or PSP (Philips Penn State) model. The PSP model version 103.6 is used in the IHP SG13G2 PDK for the LV and HV MOSFET. This model has several advantages:</p>
<ul>
<li>Physics-based surface-potential model</li>
<li>Symmetric formulation with respect to drain and source</li>
<li>Support for mobility reduction, velocity saturation, DIBL, gate current, lateral doping gradient effects, STI stress, NQS, etc.</li>
</ul>
<p>The PSP 103.6 model documentation can be found <a href="https://www.cea.fr/cea-tech/leti/pspsupport/Documents/psp103p6_summary.pdf">here</a>. In chapter 8 the dc operating point output of the model (these parameters can be queried in ngspice) is explained, which is helpful to interpret the simulation output.</p>
</div>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Investigation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Investigation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please try to execute the following steps and answer these questions:</p>
<ol type="1">
<li>Get the LV NMOS testbench (available at <a href="https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch" class="uri">https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch</a>) working in your IIC-OSIC-TOOLS environment.</li>
<li>Make yourself familiar with Xschem (change the schematic in various ways, run a simulation, graph the result).</li>
<li>Make yourself familiar with ngspice (run various simulations, save nets and parameters, use the embedded Xschem graphing, explore the interactive ngspice shell to look at MOSFET model parameters).</li>
<li>Explore the LV NMOS <code>sg13_lv_nmos</code>:
<ol type="1">
<li>How is <span class="math inline">\(I_\mathrm{D}\)</span> affected by <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span>?</li>
<li>Change <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> of the MOSFET. What is the impact on the above parameters? Can you explain the variations?</li>
<li>Look at the capacitance values for <span class="math inline">\(C_\mathrm{GS}\)</span>, <span class="math inline">\(C_\mathrm{GB}\)</span>, <span class="math inline">\(C_\mathrm{GD}\)</span>, and <span class="math inline">\(C_\mathrm{DB}\)</span>. How are they affected by <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> and by changing the bias conditions (play with <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span>)?</li>
<li>When looking at the model parameters in ngspice, you see that there is a <span class="math inline">\(C_\mathrm{GD}\)</span> and a <span class="math inline">\(C_\mathrm{DG}\)</span>. Why is this, what could be the difference? Sometimes these capacitors show a negative value, why? (Hint: Study <a href="#nte-maxwell-cap-matrix" class="quarto-xref">Note&nbsp;1</a>)</li>
</ol></li>
<li>Build testbenches in Xschem for the LV PMOS, the HV NMOS, and the HV PMOS. Explore the different results.
<ol type="1">
<li>For a given <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span>, which device provides more drain current? How are the capacitances related?</li>
<li>If you would have to size an inverter, what would be the ideal ratio of <span class="math inline">\(W_p/W_n\)</span>? Will you exactly design this ratio, or are the reasons to deviate?</li>
<li>There are LV and HV MOSFETs, and you investigated the difference in performance. What is the rationale when designing circuits for selection either an LV type, and when to choose an HV type?</li>
</ol></li>
<li>Build a test bench to explore the body effect, start with LV NMOS.
<ol type="1">
<li>What happens when <span class="math inline">\(V_\mathrm{SB}\neq 0\)</span>?</li>
</ol></li>
</ol>
</div>
</div>
</section>
<section id="sec-mosfet-smallsignal-model" class="level3" data-number="2.1.2">
<h3 data-number="2.1.2" class="anchored" data-anchor-id="sec-mosfet-smallsignal-model"><span class="header-section-number">2.1.2</span> Small-Signal MOSFET Model</h3>
<p>As you have seen in the previous investigations, the large-signal model of <a href="#fig-mosfet-large-signal-model" class="quarto-xref">Figure&nbsp;4</a> describes the behavior of the MOSFET across a wide range of voltages applied at the MOSFET terminals. Unfortunately, for hand analysis dealing with a nonlinear model is close to impossible, at the very least it is quite tedious.</p>
<p>However, for many practical situations, we bias a MOSFET with a set of dc voltages applied to its terminal, and only apply small signal excursions during operation. If we do this, we can linearize the large-signal model in this dc operating point, and resort to a small-signal model which can be very useful for hand calculations. Many experienced designers analyze their circuits by doing these kind of hand calculations and describing the circuit analytically, which is a great way to understand fundamental performance limits and relationships between parameters.</p>
<p>We will use the small-signal MOSFET model shown in <a href="#fig-mosfet-small-signal-model" class="quarto-xref">Figure&nbsp;6</a> for this course. The current-source <span class="math inline">\(i_\mathrm{d}= g_\mathrm{m}v_\mathrm{gs}\)</span> models the drain current <span class="math inline">\(I_\mathrm{D}\)</span> as a function of <span class="math inline">\(V_\mathrm{GS}\)</span> with</p>
<p><span class="math display">\[
g_\mathrm{m}= \frac{\partial I_\mathrm{D}(V_\mathrm{GS}, V_\mathrm{DS}, V_\mathrm{SB})}{\partial V_\mathrm{GS}},
\]</span></p>
<p>and the resistor <span class="math inline">\(g_\mathrm{ds}\)</span> models the dependency of the drain current by <span class="math inline">\(V_\mathrm{DS}\)</span>:</p>
<p><span class="math display">\[
g_\mathrm{ds}= \frac{\partial I_\mathrm{D}(V_\mathrm{GS}, V_\mathrm{DS}, V_\mathrm{SB})}{\partial V_\mathrm{DS}}
\]</span></p>
<p>The drain current dependency on the source-bulk voltage (the so-called “body effect”) is introduced by the current source <span class="math inline">\(i_\mathrm{d}= g_\mathrm{mb} v_\mathrm{sb}\)</span>:</p>
<p><span class="math display">\[
g_\mathrm{mb}= \frac{\partial I_\mathrm{D}(V_\mathrm{GS}, V_\mathrm{DS}, V_\mathrm{SB})}{\partial V_\mathrm{SB}}
\]</span></p>
<div id="cell-fig-mosfet-small-signal-model" class="cell" data-execution_count="5">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-small-signal-model" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-small-signal-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-6" title="Figure&nbsp;6: The MOSFET small-signal model."><img src="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-small-signal-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;6: The MOSFET small-signal model.
</figcaption>
</figure>
</div>
</div>
</div>
<p>As has been mentioned before, in many situations (and whenever we want to use a simplified model) we connect source and bulk of the MOSFET together. This results in the much simplified small-signal model shown in <a href="#fig-mosfet-small-signal-model-simplified" class="quarto-xref">Figure&nbsp;7</a>.</p>
<div id="cell-fig-mosfet-small-signal-model-simplified" class="cell" data-execution_count="6">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-small-signal-model-simplified" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-small-signal-model-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-simplified-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-7" title="Figure&nbsp;7: The MOSFET small-signal model when source and bulk are shorted."><img src="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-simplified-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-small-signal-model-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;7: The MOSFET small-signal model when source and bulk are shorted.
</figcaption>
</figure>
</div>
</div>
</div>
<p>As any electronic device the MOSFET introduces noise into the circuit. In this course we will only consider the <strong>drain-source current noise</strong> of the MOSFET, given by</p>
<p><span id="eq-mosfet-noise"><span class="math display">\[
\overline{I_\mathrm{n}^2} = 4 k T \gamma g_\mathrm{d0},
\tag{1}\]</span></span></p>
<p>where <span class="math inline">\(\overline{I_\mathrm{n}^2}\)</span> is the one-sided power-spectral density of the noise in A<span class="math inline">\(^2\)</span>/Hz; <span class="math inline">\(k\)</span> is the Boltzmann constant; <span class="math inline">\(T\)</span> is the absolute temperature; <span class="math inline">\(\gamma\)</span> is a (fitting) parameter in simplified theory changing between <span class="math inline">\(\gamma = 2/3\)</span> in saturation and <span class="math inline">\(\gamma =1\)</span> for triode operation; <span class="math inline">\(g_\mathrm{d0}\)</span> is equal to <span class="math inline">\(g_\mathrm{m}\)</span> in saturation and <span class="math inline">\(g_\mathrm{ds}\)</span> in triode).</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Triode and Saturation Region">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Triode and Saturation Region
</div>
</div>
<div class="callout-body-container callout-body">
<p>Sometimes we will refer to different operating modes of the MOSFET like “saturation” or “triode.” Generally speaking, when the drain-source voltage is small, then the MOSFET acts as a voltage-controlled resistor (since the impact of both <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span> on <span class="math inline">\(I_\mathrm{D}\)</span> is large), and this mode of operation we call “<strong>triode</strong>” mode.</p>
<p>When the drain-source voltage <span class="math inline">\(V_\mathrm{DS}\)</span> is increased, at some point the drain-source current saturates and is only a weak function of the drain-source voltage, while still being well controlled by <span class="math inline">\(V_\mathrm{GS}\)</span>. This mode is called “<strong>saturation</strong>” mode.</p>
<p>As you can see in the large-signal investigations, these transitions happen gradually, and it is difficult to define a precise point where one operating mode switches to the other one. In this sense we use terms like “triode” and “saturation” only in an approximate sense.</p>
</div>
</div>
<p>We can also consider an even more reduced small-signal MOSFET model compared to <a href="#fig-mosfet-small-signal-model-simplified" class="quarto-xref">Figure&nbsp;7</a>, which is shown in <a href="#fig-mosfet-small-signal-model-basic" class="quarto-xref">Figure&nbsp;8</a>. In this, we just consider the transconductance <span class="math inline">\(g_\mathrm{m}\)</span>, the input capacitor <span class="math inline">\(C_\mathrm{gg}\)</span>, as well as the output conductance <span class="math inline">\(g_\mathrm{ds}\)</span>. Note that we can redraw the pi-model of <a href="#fig-mosfet-small-signal-model-basic" class="quarto-xref">Figure&nbsp;8</a> into the <span class="math inline">\(\tau\)</span>-model of <a href="#fig-mosfet-small-signal-model-basic-t" class="quarto-xref">Figure&nbsp;9</a>. Depending on the circuit configuration, either the first or the second form results in simpler calculations of the circuit equations.</p>
<div id="cell-fig-mosfet-small-signal-model-basic" class="cell" data-execution_count="7">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-small-signal-model-basic" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-small-signal-model-basic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-basic-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-8" title="Figure&nbsp;8: The MOSFET small-signal basic pi-model."><img src="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-basic-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-small-signal-model-basic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;8: The MOSFET small-signal basic pi-model.
</figcaption>
</figure>
</div>
</div>
</div>
<div id="cell-fig-mosfet-small-signal-model-basic-t" class="cell" data-execution_count="8">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-small-signal-model-basic-t" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-small-signal-model-basic-t-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-basic-t-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-9" title="Figure&nbsp;9: The MOSFET small-signal basic T-model."><img src="analog_circuit_design_files/figure-html/fig-mosfet-small-signal-model-basic-t-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-small-signal-model-basic-t-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;9: The MOSFET small-signal basic T-model.
</figcaption>
</figure>
</div>
</div>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Model Transformation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Model Transformation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Can you show, with which circuit manipulations you can transform the pi-model of <a href="#fig-mosfet-small-signal-model-basic" class="quarto-xref">Figure&nbsp;8</a> into the T-model of <a href="#fig-mosfet-small-signal-model-basic-t" class="quarto-xref">Figure&nbsp;9</a>?</p>
</div>
</div>
<p>A metric which is useful to assess the speed of a MOSFET is the so-called <strong>transit frequency</strong> <span class="math inline">\(f_\mathrm{T}\)</span>. It is defined as the frequency where the small-signal current gain (output current divided by the input current) of a MOSFET driven by a voltage-source at the input and loaded by a voltage source at the output drops to unity (reaches one). It can easily be derived using the simplified MOSFET small-signal model of <a href="#fig-mosfet-small-signal-model-simplified" class="quarto-xref">Figure&nbsp;7</a> by driving it with a voltage source and shorting the output to (neglecting the feed-forward current introduced by <span class="math inline">\(C_\mathrm{gd}\)</span>) <span id="eq-mosfet-transit-frequency"><span class="math display">\[
\omega_\mathrm{T} = 2 \pi f_\mathrm{T} \approx \frac{g_\mathrm{m}}{C_\mathrm{gg}} = \frac{g_\mathrm{m}}{C_\mathrm{gs}+ C_\mathrm{gd}+ C_\mathrm{gb}}.
\tag{2}\]</span></span> This frequency is an extrapolated frequency where the MOSFET operation is dominated by several second-order effects (hence <a href="#eq-mosfet-transit-frequency" class="quarto-xref">Equation&nbsp;2</a> is not valid any longer). A rule-of-thumb is to use a MOSFET up to approximately <span class="math inline">\(f_\mathrm{T} / 10\)</span>. In any case, <span class="math inline">\(f_\mathrm{T}\)</span> is a proxy of the speed of a MOSFET; in other words, how much input capacitance <span class="math inline">\(C_\mathrm{gg}\)</span> is incurred when creating a certain <span class="math inline">\(g_\mathrm{m}\)</span>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Transit Frequency">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Transit Frequency
</div>
</div>
<div class="callout-body-container callout-body">
<p>As a home exercise, try to derive <a href="#eq-mosfet-transit-frequency" class="quarto-xref">Equation&nbsp;2</a> starting from <a href="#fig-mosfet-small-signal-model-simplified" class="quarto-xref">Figure&nbsp;7</a>. By showing this transformation you can proof that indeed both circuits are electrically equivalent.</p>
</div>
</div>
<p>Now we need to see how the small-signal parameters seen in <a href="#fig-mosfet-small-signal-model" class="quarto-xref">Figure&nbsp;6</a> can be investigated and estimated using circuit simulation.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Small-Signal Parameters">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Small-Signal Parameters
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please try to execute the following steps and answer the following questions:</p>
<ol type="1">
<li>Reuse the LV NMOS testbench (available at <a href="https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch" class="uri">https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch</a>).</li>
<li>Explore the LV NMOS <code>sg13_lv_nmos</code>:
<ol type="1">
<li>How are <span class="math inline">\(g_\mathrm{m}\)</span> and <span class="math inline">\(g_\mathrm{ds}\)</span> changing when you change the dc node voltages?</li>
<li>What is the ratio of <span class="math inline">\(g_\mathrm{m}\)</span> to <span class="math inline">\(g_\mathrm{mb}\)</span>? What is the physical reason behind this ratio (you might want to revisit MOSFET device physics at this point)?</li>
<li>Take a look at the device capacitances <span class="math inline">\(C_\mathrm{gs}\)</span>, <span class="math inline">\(C_\mathrm{gd}\)</span>, and <span class="math inline">\(C_\mathrm{gb}\)</span>. Why are they important? What is the <span class="math inline">\(f_\mathrm{T}\)</span> of the MOSFET?</li>
<li>Look at the drain noise current according to the MOSFET model and compare with a hand calculation of the noise. In the noise equation there is the factor <span class="math inline">\(\gamma\)</span>, which in triode is <span class="math inline">\(\gamma=1\)</span> and in saturation is <span class="math inline">\(\gamma=2/3\)</span> according to basic text books. Which value of <span class="math inline">\(\gamma\)</span> are you calculating? Why might it be different?</li>
</ol></li>
<li>Go back to your testbench for the LVS PMOS <code>sg13_lv_pmos</code>:
<ol type="1">
<li>What is the difference in <span class="math inline">\(g_\mathrm{m}\)</span>, <span class="math inline">\(g_\mathrm{ds}\)</span>, and other parameters between the NMOS and the PMOS? Why could they be different?</li>
</ol></li>
</ol>
</div>
</div>
<div id="nte-maxwell-cap-matrix" class="callout callout-style-default callout-note callout-titled" title="Maxwell Capacitance Matrix">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Note&nbsp;1: Maxwell Capacitance Matrix
</div>
</div>
<div class="callout-body-container callout-body">
<p>A Maxwell capacitance matrix <span class="citation" data-cites="Maxwell_1873">(<a href="#ref-Maxwell_1873" role="doc-biblioref">Maxwell 1873</a>)</span> provides the relation between voltages on a set of conductors and the charges on these conductors. For a given conductor set with <span class="math inline">\(N\)</span> conductors (and thus <span class="math inline">\(N\)</span> terminals) the relation is <span class="math display">\[
\mathbf{Q} = \mathbf{C} \cdot \mathbf{V}
\]</span> where <span class="math inline">\(\mathbf{Q}\)</span> is a vector of the charges on the <span class="math inline">\(N\)</span> conductors, <span class="math inline">\(\mathbf{C}\)</span> is a <span class="math inline">\(N \times N\)</span> capacitance matrix, and <span class="math inline">\(\mathbf{V}\)</span> is the potential vector. In the case of two conductors and physical capacitances between them, <span class="math inline">\(\mathbf{C}\)</span> is given by <span class="math display">\[
\mathbf{C} =
\begin{pmatrix}
C_{11} + C_{12} &amp; -C_{12} \\
-C_{21} &amp; C_{21} + C_{22} \\
\end{pmatrix}
\]</span> where <span class="math inline">\(C_{xx} = \partial Q_x / \partial V_x\)</span> is the auto capacitance from a conductor <span class="math inline">\(x\)</span> towards infinity (ground), and <span class="math inline">\(C_{xy} = \partial Q_x / \partial V_y\)</span> is the mutual capacitance from node/conductor <span class="math inline">\(x\)</span> to node/conductor <span class="math inline">\(y\)</span>. For a physical capacitor <span class="math inline">\(C_{xy} = C_{yx}\)</span>.</p>
<p>Using the above equation to calculate <span class="math inline">\(Q_1\)</span> (the charge on conductor <span class="math inline">\(1\)</span>) results in <span class="math display">\[
Q_1 = ( C_{11} + C_{12} ) V_1 - C_{12} V_2 = C_{11} (V_1 - 0) + C_{12} (V_1 - V_2)
\]</span> which is the expected result.</p>
<p>Such a Maxwell capacitance formulation is also used in the MOSFET model to describe the charge at a terminal as a function of potential at another terminal. So, <span class="math display">\[
C_\mathrm{GD}= \frac{\partial Q_\mathrm{G}}{\partial V_\mathrm{D}}
\]</span> or <span class="math display">\[
C_\mathrm{GG}= \frac{\partial Q_\mathrm{G}}{\partial V_\mathrm{G}}
\]</span> with <span class="math inline">\(Q_\mathrm{G}\)</span> the charge at terminal G in response to either <span class="math inline">\(V_\mathrm{D}\)</span> or <span class="math inline">\(V_\mathrm{G}\)</span>. Note that in a MOSFET, generally <span class="math inline">\(C_{xy} \ne C_{yx}\)</span>!</p>
</div>
</div>
</section>
</section>
<section id="conclusion" class="level2" data-number="2.2">
<h2 data-number="2.2" class="anchored" data-anchor-id="conclusion"><span class="header-section-number">2.2</span> Conclusion</h2>
<p>Congratulations for making it thus far! By now you should have a solid grasp of the tool handling of Xschem and ngspice, and you should be familiar with the large- and small-signal operation of both NMOS and PMOS, and the parameters describing these behaviors. If you feel you are not sufficiently fluent in these things, please go back to the beginning of <a href="#sec-mosfet" class="quarto-xref">Section&nbsp;2.1</a> and revisit the relevant sections, or dive into further reading about the MOSFET operation, like in <span class="citation" data-cites="Chenming_Hu_2010">(<a href="#ref-Chenming_Hu_2010" role="doc-biblioref">Hu 2010</a>)</span>.</p>
</section>
</section>
<section id="sec-gmid-method" class="level1" data-number="3">
<h1 data-number="3"><span class="header-section-number">3</span> Transistor Sizing Using gm/ID Methodology</h1>
<p>When designing integrated circuits it is an important question how to select various parameters of a MOSFET, like <span class="math inline">\(W\)</span>, <span class="math inline">\(L\)</span>, or the bias current <span class="math inline">\(I_\mathrm{D}\)</span>. In comparison to using discrete components in PCB design, or also compared to a bipolar junction transistor (BJT), we have these degrees of freedom, which make integrated circuit design so interesting.</p>
<p>Often, transistor sizing in entry-level courses is based on the square-law model, where a simple analytical equation for the drain current can be derived. However, in nanometer CMOS, the MOSFET behavior is much more complex than these simple models. Also, this highly simplified derivations introduce concepts like the threshold voltage or the overdrive voltage, which are interesting from a theoretical viewpoint, but bear little practical use.</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Square-Law Model">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Square-Law Model
</div>
</div>
<div class="callout-body-container callout-body">
<p>One of the many simplifications of the square-law model is that the mobility of the charge carriers is assumed constant (it is not). Further, the existence of a threshold voltage is assumed, but in fact this voltage is just existing given a certain definition, and depending on definition, its value changed. In addition, in nm CMOS, the threshold voltage is a function on many thing, like <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span>.</p>
</div>
</div>
<p>An additional shortcoming of the square-law model is that it is only valid in strong inversion, i.e.&nbsp;for large <span class="math inline">\(V_\mathrm{GS}\)</span> where the drain current is dominated by the drift current. As soon as the gate-source voltage gets smaller, the square-law model breaks, as the drain current component based on diffusion currents gets dominant. Modern compact MOSFET models (like the PSP model used in SG13G2) use hundreds of parameters and fairly complex equations to somewhat properly describe MOSFET behavior over a wide range of parameters like <span class="math inline">\(W\)</span>, <span class="math inline">\(L\)</span>, and temperature. A modern approach to MOSFET sizing is thus based on the thought to use exactly these MOSFET models, characterize them, put the resulting data into tables and charts, and thus learn about the complex MOSFET behavior and use it for MOSFET sizing.</p>
<p>Being a well-established approach we select the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> methodology introduced by P. Jespers and B. Murmann in <span class="citation" data-cites="Jespers_Murmann_2017">(<a href="#ref-Jespers_Murmann_2017" role="doc-biblioref">Jespers and Murmann 2017</a>)</span>. A brief introduction is available <a href="https://github.com/iic-jku/analog-circuit-design/blob/main/gmid/Ref_Murmann_gmID.pdf">here</a> as well.</p>
<p>The <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> methodology has the huge advantage that it catches MOSFET behavior quite accurately over a wide range of operating conditions, and the curves look very similar for pretty much all CMOS technologies, from micrometer bulk CMOS down to nanometer FinFET devices. Of course the absolute values change, but the method applies universally.</p>
<section id="sec-techsweep-testbench" class="level2" data-number="3.1">
<h2 data-number="3.1" class="anchored" data-anchor-id="sec-techsweep-testbench"><span class="header-section-number">3.1</span> MOSFET Characterization Testbench</h2>
<p>In order to get the required tabulated data we use a testbench in Xschem which sweeps the length <span class="math inline">\(L\)</span> and the terminal voltages (<span class="math inline">\(V_\mathrm{GS}\)</span>, <span class="math inline">\(V_\mathrm{DS}\)</span> and <span class="math inline">\(V_\mathrm{SB}\)</span>) for a fixed device width <span class="math inline">\(W = 5\,\text{µm}\)</span> and records various large- and small-signal parameters, which are then stored in large tables. The testbench for the LV NMOS is shown in <a href="#fig-techsweep-nmos-tb" class="quarto-xref">Figure&nbsp;10</a>, and the TB for the LV PMOS is shown in <a href="#fig-techsweep-pmos-tb" class="quarto-xref">Figure&nbsp;11</a>.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Note on Characterization Testbench">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Note on Characterization Testbench
</div>
</div>
<div class="callout-body-container callout-body">
<p>The testbenches are relatively straightforward, with one exception: The drain current noise is sensed via the drain voltage source <code>vd</code> and converted to a noise voltage (node <code>n</code>) using a current-controlled voltage source (CCVS). This is necessary as the <code>.noise</code> simulation statement works with voltages.</p>
</div>
</div>
<div id="fig-techsweep-nmos-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-techsweep-nmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/techsweep_sg13g2_lv_nmos.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-10" title="Figure&nbsp;10: Testbench for LV NMOS g_\mathrm{m}/I_\mathrm{D} characterization."><img src="./xschem/techsweep_sg13g2_lv_nmos.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-techsweep-nmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;10: Testbench for LV NMOS <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> characterization.
</figcaption>
</figure>
</div>
<div id="fig-techsweep-pmos-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-techsweep-pmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/techsweep_sg13g2_lv_pmos.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-11" title="Figure&nbsp;11: Testbench for LV PMOS g_\mathrm{m}/I_\mathrm{D} characterization."><img src="./xschem/techsweep_sg13g2_lv_pmos.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-techsweep-pmos-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;11: Testbench for LV PMOS <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> characterization.
</figcaption>
</figure>
</div>
<p>We will use Jupyter notebooks to inspect the resulting data, and interpret some important graphs. This will greatly help to understand the MOSFET behavior.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Note on width $W$">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Note on width <span class="math inline">\(W\)</span>
</div>
</div>
<div class="callout-body-container callout-body">
<p>In general, the device width could be included as a fifth sweep variable. However, this is not necessary since the parameters scale approximately linearly with <span class="math inline">\(W\)</span> across the typical range encountered in analog design. For <span class="math inline">\(W &gt; 2\,\text{µm}\)</span> the error lies within about 1.5% for <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>, <span class="math inline">\(g_\mathrm{m}/g_\mathrm{ds}\)</span> and <span class="math inline">\(g_\mathrm{m}/C_\mathrm{gg}\)</span> as described in <span class="citation" data-cites="Jespers_Murmann_2017">(<a href="#ref-Jespers_Murmann_2017" role="doc-biblioref">Jespers and Murmann 2017</a>)</span>.</p>
</div>
</div>
<p>The resulting four-dimensional data is saved into a <code>.txt</code> file and imported into two Jupyter notebooks as visualized in <a href="#fig-techsweep-procedure" class="quarto-xref">Figure&nbsp;12</a>. The first notebook outputs <code>.mat</code> files, which are compatible with the <code>pygmid</code> Python package used for sizing. The second notebook generates vector graphic characterization plots, which are shown in <a href="#sec-techsweep-nmos" class="quarto-xref">Section&nbsp;3.2</a> for LV NMOS and <a href="#sec-techsweep-pmos" class="quarto-xref">Section&nbsp;3.3</a> for LV PMOS. With these plots, an immediate understanding of the tradeoffs for the given transistor can be acquired. Furthermore, they can be used for fast hand calculations in small circuits.</p>
<div id="fig-techsweep-procedure" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-techsweep-procedure-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./content/sizing/_fig_gmid_overview.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-12" title="Figure&nbsp;12: Overview of the g_\mathrm{m}/I_\mathrm{D} MOSFET characterization procedure [@Dorrer_Master_Thesis]."><img src="./content/sizing/_fig_gmid_overview.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-techsweep-procedure-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;12: Overview of the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> MOSFET characterization procedure <span class="citation" data-cites="Dorrer_Master_Thesis">(<a href="#ref-Dorrer_Master_Thesis" role="doc-biblioref">Dorrer 2025</a>)</span>.
</figcaption>
</figure>
</div>
</section>
<section id="sec-techsweep-nmos" class="level2" data-number="3.2">
<h2 data-number="3.2" class="anchored" data-anchor-id="sec-techsweep-nmos"><span class="header-section-number">3.2</span> NMOS Characterization in Saturation</h2>
<p>First, we will start looking at the LV NMOS. In <a href="#sec-techsweep-pmos" class="quarto-xref">Section&nbsp;3.3</a> we have the corresponding graphs for the LV PMOS. In this lecture, we will only use the LV MOSFETs. While there are also the HV types available, they are mainly used for high-voltage circuits, like circuits connecting to the outside world. Here, we only will design low-voltage circuits running at a nominal supply voltage of <span class="math inline">\(1.5\,\text{V}\)</span>, so only the LV types are of interest to us.</p>
<p>In the plots that follow we will set <span class="math inline">\(V_\mathrm{DS}= V_\mathrm{DD}/2\)</span> to keep the MOSFET in saturation (as this is the region of operation where most MOSFET are operated when working in class-A). We will later also look at the MOSFET performance in triode operation, as this is the operation mode where the MOSFET is used as a switch. While the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> method is primarily intended to be used for circuits where the MOSFETs are held in saturation and are biased by a certain bias current (usually referred to <a href="https://en.wikipedia.org/wiki/Power_amplifier_classes#Class_A">class-A</a>), the generated tables using the testbenches of <a href="#sec-techsweep-testbench" class="quarto-xref">Section&nbsp;3.1</a> contain the data for all MOSFET bias points.</p>
<p>The first import graph is the plot of <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(f_\mathrm{T}\)</span> versus the gate-source voltage <span class="math inline">\(V_\mathrm{GS}\)</span>. First let us answer the question why <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> is a good parameter to look at, and actually this is also the central parameter in the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> methodology. In many circuits we want to get a large amplification from a MOSFET, which corresponds to a large <span class="math inline">\(g_\mathrm{m}\)</span>. We want to achieve this by spending the minimum biasing current possible (ideally zero), as we almost always design for lowest power consumption. Thus, a high <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> ratio is good.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Power Consumption">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Power Consumption
</div>
</div>
<div class="callout-body-container callout-body">
<p>Designing for minimum power consumption is pretty much always mandated. For battery-operated equipment it is a paramount requirement, but also in other equipment electrical energy consumption is a concern, and often severely limited by the cooling capabilities of the electrical system.</p>
</div>
</div>
<p>However, as can be seen in the below plot, there exists a strong and unfortunate trade-off with device speed, characterized here by the transit frequency <span class="math inline">\(f_\mathrm{T}\)</span>. It would be ideal if there exists a design point where we get high transconductance per bias current concurrently to having the fastest operation, but unfortunately, this is clearly not the case. The <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> peaks for <span class="math inline">\(V_\mathrm{GS}&lt; 0.3\,\text{V}\)</span>, and the highest speed we get at <span class="math inline">\(V_\mathrm{GS}\approx 1.2\,\text{V}\)</span>. The dashed vertical line plots the nominal threshold voltage, as you can see in this continuum of parameter space, it marks not a particularly special point.</p>
<p>Note that <span id="eq-mosfet-gmid-weakinversion"><span class="math display">\[
\frac{g_\mathrm{m}}{I_\mathrm{D}} = \frac{1}{n V_\mathrm{T}}
\tag{3}\]</span></span> for a MOSFET in weak inversion (i.e., small gate-source voltage). <span class="math inline">\(n\)</span> is the subthreshold slope, and <span class="math inline">\(V_\mathrm{T} = k T / q\)</span> which is <span class="math inline">\(25.8\,\text{mV}\)</span> at <span class="math inline">\(300\,\text{K}\)</span>. We thus have <span class="math inline">\(n \approx 1.38\)</span> for this LV NMOS, which falls nicely into the usual range for <span class="math inline">\(n\)</span> of <span class="math inline">\(1.3\)</span> to <span class="math inline">\(1.5\)</span> for bulk CMOS (FinFET have <span class="math inline">\(n\)</span> very close to <span class="math inline">\(1\)</span>).</p>
<p>For the classical square-law model of the MOSFET in strong inversion, <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> is given as <span id="eq-mosfet-gmid-stronginversion"><span class="math display">\[
\frac{g_\mathrm{m}}{I_\mathrm{D}} = \frac{2}{V_\mathrm{GS}- V_\mathrm{th}} = \frac{2}{V_\mathrm{od}}
\tag{4}\]</span></span> with <span class="math inline">\(V_\mathrm{th}\)</span> the threshold voltage and <span class="math inline">\(V_\mathrm{od}\)</span> the so-called “overdrive voltage.” The latter is sometimes also dubbed the effective gate-source voltage <span class="math inline">\(V_\mathrm{eff}\)</span> <span class="citation" data-cites="Johns_Martin_2nd_ed">(<a href="#ref-Johns_Martin_2nd_ed" role="doc-biblioref">Carusone, Johns, and Martin 2011</a>)</span>.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Why 300K?">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Why 300K?
</div>
</div>
<div class="callout-body-container callout-body">
<p>Why are we so often using a temperature of <span class="math inline">\(300\,\text{K}\)</span> for a typical condition? As this corresponds to roughly <span class="math inline">\(27^{\circ}\text{C}\)</span>, this accounts for some self heating compared to otherwise cooler usual room temperatures. Further, engineers like round numbers which are easy to remember, so <span class="math inline">\(300\,\text{K}\)</span> is used as a proxy for room temperature.</p>
</div>
</div>
<p>As we can also see from belows plot, the peak transit frequency of the LV NMOS is about <span class="math inline">\(75\,\text{GHz}\)</span>, which allows building radio-frequency circuits up to ca. <span class="math inline">\(f_\mathrm{T} / 10 = 7.5\,\text{GHz}\)</span>, which is a respectable number. It is no coincidence, that the transition for RF design in the GHz-range switched from BJT-based technologies to CMOS roughly in the time frame when 130nm CMOS became available (ca. 2000).</p>
<p>Note that <span class="math inline">\(f_\mathrm{T}\)</span> saturates and even decreases again at around <span class="math inline">\(V_\mathrm{GS}= 1.2\,\text{V}\)</span> due to second-order effects of the transistor like <a href="https://en.wikipedia.org/wiki/Saturation_velocity">velocity saturation</a> and <a href="https://en.wikipedia.org/wiki/Drain-induced_barrier_lowering">DIBL</a>. Velocity saturation describes the saturation of the velocity of the electrons at a certain <span class="math inline">\(V_\mathrm{GS}\)</span>. As a consequence, also <span class="math inline">\(g_\mathrm{m}\)</span> saturates. Since <span class="math inline">\(f_\mathrm{T} \propto g_\mathrm{m}/ C_\mathrm{gs}\)</span>, <span class="math inline">\(f_\mathrm{T}\)</span> can not further increase. DIBL explains the effect when a too high <span class="math inline">\(V_\mathrm{GS}\)</span> is applied and therefore the channel is confined to a narrow region at the surface, leading to more carrier scattering and thus lower mobility.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-5" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.151250Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:07.778457Z&quot;}}" data-tags="[&quot;fig-nmos-gmid-ft-vs-vgs&quot;]" data-execution_count="5">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-6-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-13"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-6-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
<a class="quarto-notebook-link" id="nblink-1" href="gmid/techsweep_sg13_plots_nmos-preview.html#cell-5">Source: MOSFET gm/ID Evaluation Script for IHP SG13G2 NMOS</a></div>
<p>The following figure plots <span class="math inline">\(f_\mathrm{T}\)</span> against <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> for several different <span class="math inline">\(L\)</span>. As you can see, device speed maximizes for a low <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and a short <span class="math inline">\(L\)</span>. Note, that the drain-source voltage is kept at <span class="math inline">\(V_\mathrm{DS}= 0.75\,\text{V} = V_\mathrm{DD}/ 2\)</span>, which is a typical value keeping the MOSFET in saturation across the characterization sweeps. Further, the source-bulk voltage is kept at <span class="math inline">\(V_\mathrm{SB}= V_\mathrm{S} - V_\mathrm{B} = 0\,\text{V}\)</span>, which means bulk and source terminals are connected. If <span class="math inline">\(V_\mathrm{SB}\neq 0\,\text{V}\)</span>, then the so-called <a href="https://en.wikipedia.org/wiki/Threshold_voltage#Body_effect">body effect</a>, bulk effect or back-gate effect occurs.</p>
<p>If <span class="math inline">\(V_\mathrm{SB}&gt; 0\,\text{V}\)</span>, then <span class="math inline">\(V_\mathrm{th}\)</span> increases. If <span class="math inline">\(V_\mathrm{SB}&lt; 0\,\text{V}\)</span>, then <span class="math inline">\(V_\mathrm{th}\)</span> decreases. At first glance, this effect may sound unwanted (and often also is), however, improved circuit designs by changing the bulk potential can be realized. For example, circuit 16 in <span class="citation" data-cites="Pretl_Fifty_Nifty_Circuits">(<a href="#ref-Pretl_Fifty_Nifty_Circuits" role="doc-biblioref">Pretl and Eberlein 2021</a>)</span> shows an implementation of a current mirror by exploiting the body effect. However, keep in mind that a deep-n-well (DNW), also called triple-well, is needed for NMOS transistors when the bulk is not tied to GND. This DNW may not be supported by the used PDK or can add additional costs to the wafer processing.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-9" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.636920Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.496476Z&quot;}}" data-tags="[&quot;fig-nmos-ft-vs-gmid-vs-l&quot;]" data-execution_count="8">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-10-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-14"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-10-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>The next plot shows the ratio of <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> versus <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>. The ratio <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> is the so-called <strong>“self-gain”</strong> of the MOSFET, and shows the maximum voltage gain we can achieve in a single transistor configuration. As one can see the self gain increases for increasing <span class="math inline">\(L\)</span>, but this also gives a slower transistor, so again there is a trade-off. This plot allows us to select the proper <span class="math inline">\(L\)</span> of a MOSFET if we know which amount of self gain we need.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-10" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.758497Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.637839Z&quot;}}" data-tags="[&quot;fig-nmos-gmgds-vs-gmid-vs-l&quot;]" data-execution_count="9">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-11-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-15"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-11-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>The following figure plots the drain current density <span class="math inline">\(I_\mathrm{D}/W\)</span> as a function of <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>. With this plot we can find out how to set the <span class="math inline">\(W\)</span> of a MOSFET once we know the biasing current <span class="math inline">\(I_\mathrm{D}\)</span>, the <span class="math inline">\(L\)</span> (selected according to self gain, <span class="math inline">\(f_\mathrm{T}\)</span>, and other considerations) and the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> design point we selected. The drain current density <span class="math inline">\(I_\mathrm{D}/W\)</span> is a very useful normalized metric to use, because the physical action in the MOSFET establishes a charge density in the channel below the gate, and the changing of the <span class="math inline">\(W\)</span> of the device merely transforms this charge density into an absolute parameter (together with <span class="math inline">\(L\)</span>).</p>
<div class="quarto-embed-nb-cell">
<div id="cell-11" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.963903Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.759239Z&quot;}}" data-tags="[&quot;fig-nmos-jd-vs-gmid-vs-l&quot;]" data-execution_count="10">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-12-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-16"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-12-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>The following plot shows the minimum drain-source voltage <span class="math inline">\(V_\mathrm{ds,sat}\)</span> that we need to establish in order to keep the MOSFET in saturation. As you can see, this value is almost independent of <span class="math inline">\(L\)</span>, and increases for small <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>. So for low-voltage circuits, where headroom is precious, we tend to bias at <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\ge 10\)</span>, wheres for fast circuits we need to go to small <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\le 5\)</span> requiring substantial voltage headroom per MOSFET stage that we stack on top of each other.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-12" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.074153Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.964633Z&quot;}}" data-tags="[&quot;fig-nmos-vdsat-vs-gmid-vs-l&quot;]" data-execution_count="11">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-13-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-17"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-13-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>For analog circuits the noise performance is usually quite important. Thermal noise of a resistor (the Johnson-Nyquist noise) has a flat power-spectral density (PSD) given by <span class="math inline">\(\overline{V_\mathrm{n}^2}/\Delta f = 4 k T R\)</span>, where <span class="math inline">\(k\)</span> is Boltzmann’s constant, <span class="math inline">\(T\)</span> absolute temperature, and <span class="math inline">\(R\)</span> the value of the resistor (the unit of <span class="math inline">\(\overline{V_\mathrm{n}^2}/\Delta f\)</span> is <span class="math inline">\(\text{V}^2/\text{Hz}\)</span>). This PSD is essentially flat until very high frequencies where <a href="https://en.wikipedia.org/wiki/Johnson–Nyquist_noise">quantum effects</a> start to kick in.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Noise Notation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Noise Notation
</div>
</div>
<div class="callout-body-container callout-body">
<p>We usually leave the <span class="math inline">\(\Delta f\)</span> away for a shorter notation, so we write <span class="math inline">\(\overline{V_\mathrm{n}^2}\)</span> when we actually mean <span class="math inline">\(\overline{V_\mathrm{n}^2}/\Delta f\)</span>. In case of doubt look at the unit of a quantity, whether is shows <span class="math inline">\(\text{V}^2\)</span> or <span class="math inline">\(\text{V}^2/\text{Hz}\)</span> or <span class="math inline">\(\text{V}/\sqrt{\text{Hz}}\)</span> (or <span class="math inline">\(\text{I}^2\)</span> or <span class="math inline">\(\text{I}^2/\text{Hz}\)</span> or <span class="math inline">\(\text{I}/\sqrt{\text{Hz}}\)</span>).</p>
<p>Please also note that the pair of <span class="math inline">\(k T\)</span> pretty much always shows up together, so when you do a calculation and you miss the one or the other, that is often a sign for miscalculation. Boltzmann’s constant <span class="math inline">\(k = 1.38 \cdot 10^{-23}\,\text{J/K}\)</span> is just a scaling factor from thermal energy expressed as a temperature <span class="math inline">\(T\)</span> to energy <span class="math inline">\(E = k T\)</span> expressed in Joule.</p>
<p>Further, when working with PSD there is the usage of a one-sided (<span class="math inline">\(0 \ge f &lt; \infty\)</span>) or two-sided power spectral density (PSD) (<span class="math inline">\(-\infty &lt; f &lt; \infty\)</span>). The default in this lecture is the usage of the <strong>one-sided PSD</strong>.</p>
</div>
</div>
<p>In this lecture the only MOSFET noise we consider is the drain noise (as discussed in <a href="#sec-mosfet-smallsignal-model" class="quarto-xref">Section&nbsp;2.1.2</a>), showing up as a current noise between drain and source. For a realistic MOSFET noise model, also a (correlated) gate noise component and the thermal noise of the gate resistance needs to be considered.</p>
<p>The factor <span class="math inline">\(\gamma\)</span> (<a href="#eq-mosfet-noise" class="quarto-xref">Equation&nbsp;1</a>) is a function of many things (in classical theory, <span class="math inline">\(\gamma = 2/3\)</span> in saturation and <span class="math inline">\(\gamma = 1\)</span> in triode), and it is characterized in the following plot as a function of <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>. So when calculating MOSFET noise we can lookup <span class="math inline">\(\gamma\)</span> in the below plot, and use <a href="#eq-mosfet-noise" class="quarto-xref">Equation&nbsp;1</a> to calculate the effective drain current noise.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-13" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.243573Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:09.074949Z&quot;}}" data-tags="[&quot;fig-nmos-gamma-vs-gmid-vs-l&quot;]" data-execution_count="12">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-14-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-18"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-14-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>In a MOSFET, unfortunately, besides the thermal noise according to <a href="#eq-mosfet-noise" class="quarto-xref">Equation&nbsp;1</a>, there is also a substantial low-frequency excess noise, called “flicker noise” due to its characteristic <span class="math inline">\(\overline{I_\mathrm{d,nf}^2} = K_\mathrm{f}/f\)</span> behavior (this means that this noise PSD decreases versus frequency). In order to characterize this flicker noise the following plot shows the cross-over frequency <span class="math inline">\(f_\mathrm{co}\)</span>, where the flicker noise is as large as the thermal noise. As can be seen in the below plot, this frequency is a strong function of <span class="math inline">\(L\)</span> and <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>. Generally, the flicker noise is proportional to <span class="math inline">\((W L)^{-1}\)</span>, so the larger the device is, the lower the flicker noise. The parameter <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> largely stays constant when we keep <span class="math inline">\(W/L\)</span> constant, so for a given <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> flicker noise is proportional to <span class="math inline">\(1/L^2\)</span>. However, increasing <span class="math inline">\(L\)</span> lowers device speed dramatically, so here we have a trade-off between flicker-noise performance and MOSFET speed, and this can have dramatic consequences for high-speed circuits.</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Flicker Noise">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Flicker Noise
</div>
</div>
<div class="callout-body-container callout-body">
<p>The physical origin of flicker noise is the crystal interface between silicon (Si) and the silicon dioxide (SiO<sub>2</sub>). Since these are different materials, there are dangling bonds, which can capture charge carriers traveling in the channel. After a random time, these carriers are released, and flicker noise is the result. The amount of flicker noise is a function of the manufacturing process, and will generally be different between device types and wafer foundries.</p>
</div>
</div>
<p>As you can see in the following plot, <span class="math inline">\(f_\mathrm{co}\)</span> can reach well into the 10’s of MHz for short MOSFETs, significantly degrading the noise performance of a circuit.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-14" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.478093Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:09.244904Z&quot;}}" data-tags="[&quot;fig-nmos-fco-vs-gmid-vs-l&quot;]" data-execution_count="13">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-15-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-19"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_nmos-cell-15-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>During the design phase, it might be convenient to have an overview of the most relevant sizing plots of the NMOST on one page. This overview can be downloaded <a href="./gmid/techsweep_sg13_plots_nmos_overview/techsweep_sg13_plots_nmos_overview.pdf">here</a>.</p>
</section>
<section id="sec-techsweep-pmos" class="level2" data-number="3.3">
<h2 data-number="3.3" class="anchored" data-anchor-id="sec-techsweep-pmos"><span class="header-section-number">3.3</span> PMOS Characterization in Saturation</h2>
<p>In the following, we have the same plots as discussed in <a href="#sec-techsweep-nmos" class="quarto-xref">Section&nbsp;3.2</a>, but now for the PMOS.</p>
<div class="callout callout-style-default callout-note callout-titled" title="PMOS Sign Convention">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>PMOS Sign Convention
</div>
</div>
<div class="callout-body-container callout-body">
<p>In all PMOS plots we plot positive values for voltages and currents, to have compatible plots to the NMOS. Of course, in a PMOS, voltages and currents have different polarity compared to the NMOS.</p>
</div>
</div>
<p><span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(f_\mathrm{T}\)</span> versus the gate-source voltage <span class="math inline">\(V_\mathrm{GS}\)</span>:</p>
<div class="quarto-embed-nb-cell">
<div id="cell-5" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.151250Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:07.778457Z&quot;}}" data-tags="[&quot;fig-pmos-gmid-ft-vs-vgs&quot;]" data-execution_count="5">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-6-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-20"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-6-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
<a class="quarto-notebook-link" id="nblink-2" href="gmid/techsweep_sg13_plots_pmos-preview.html#cell-5">Source: MOSFET gm/ID Evaluation Script for IHP SG13G2 PMOS</a></div>
<p><span class="math inline">\(f_\mathrm{T}\)</span> against <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> for several different <span class="math inline">\(L\)</span>. One can see a significantly lower top speed for the PMOS compared to the NMOS, which means for high-speed circuits the NMOS should be used. The reason for this is the approximately two to three times higher mobility of electrons compared to the mobility of holes.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-8" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.636920Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.496476Z&quot;}}" data-tags="[&quot;fig-pmos-ft-vs-gmid-vs-l&quot;]" data-execution_count="8">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-9-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-21"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-9-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p><span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> versus <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>. Unfortunately, one can see a modelling error for the PMOS in this plot. The self gain <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> reaches non-physical values, which indicates an issue with the <span class="math inline">\(g_\mathrm{ds}\)</span> modelling for the PMOS. We can not use these values for our circuit sizing, so we will use the respective NMOS plots also for the PMOS.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Beware of Modelling Issues">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Beware of Modelling Issues
</div>
</div>
<div class="callout-body-container callout-body">
<p>This example shows how important it is to benchmark the device models when starting to use a new technology. Modelling artifacts like the one shown are quite often happening, as setting up the device compact models and parametrize them according to measurement data is a very complex task. In any case, just be aware that modelling issues could exist in whatever PDK you are going to use!</p>
</div>
</div>
<div class="quarto-embed-nb-cell">
<div id="cell-9" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.758497Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.637839Z&quot;}}" data-tags="[&quot;fig-pmos-gmgds-vs-gmid-vs-l&quot;]" data-execution_count="9">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-10-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-22"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-10-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>Drain current density <span class="math inline">\(I_\mathrm{D}/W\)</span> as a function of <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>:</p>
<div class="quarto-embed-nb-cell">
<div id="cell-10" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:08.963903Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.759239Z&quot;}}" data-tags="[&quot;fig-pmos-jd-vs-gmid-vs-l&quot;]" data-execution_count="10">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-11-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-23"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-11-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>Minimum drain-source voltage <span class="math inline">\(V_\mathrm{ds,sat}\)</span> versus <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>:</p>
<div class="quarto-embed-nb-cell">
<div id="cell-11" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.074153Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:08.964633Z&quot;}}" data-tags="[&quot;fig-pmos-vdsat-vs-gmid-vs-l&quot;]" data-execution_count="11">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-12-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-24"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-12-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>Noise factor <span class="math inline">\(\gamma\)</span> versus <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>:</p>
<div class="quarto-embed-nb-cell">
<div id="cell-12" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.243573Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:09.074949Z&quot;}}" data-tags="[&quot;fig-pmos-gamma-vs-gmid-vs-l&quot;]" data-execution_count="12">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-13-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-25"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-13-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>Flicker noise corner frequency <span class="math inline">\(f_\mathrm{co}\)</span> versus <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span>. If you compare this figure carefully with the NMOS figure you can see that for some operating points the flicker noise for the PMOS is lower than for the NMOS. This is often true for CMOS technologies, so it can be an advantage to use a PMOS transistor in places where flicker noise is critical, like an OTA input stage. Using PMOS has the further advantage that the bulk node can be tied to source (which for NMOS is only possible in a triple-well technology, which is often not available), which gets rid of the <a href="https://en.wikipedia.org/wiki/Threshold_voltage">body effect</a>.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-13" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-08-02T08:03:09.478093Z&quot;,&quot;start_time&quot;:&quot;2024-08-02T08:03:09.244904Z&quot;}}" data-tags="[&quot;fig-pmos-fco-vs-gmid-vs-l&quot;]" data-execution_count="13">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-14-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-26"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_pmos-cell-14-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>During the design phase, it might be convenient to have an overview of the most relevant sizing plots of the PMOST on one page. This overview can be downloaded <a href="./gmid/techsweep_sg13_plots_pmos_overview/techsweep_sg13_plots_pmos_overview.pdf">here</a>.</p>
</section>
<section id="sec-tradeoffs-saturation" class="level2" data-number="3.4">
<h2 data-number="3.4" class="anchored" data-anchor-id="sec-tradeoffs-saturation"><span class="header-section-number">3.4</span> Tradeoffs in Saturation</h2>
<p>In <a href="#fig-tradeoffs-saturation" class="quarto-xref">Figure&nbsp;13</a>, an overview of the tradeoffs mentioned above is presented. The design parameters are only shown once for their best-case implementation. Their worst-case value is then located at the opposite arrow. In conclusion, strong inversion with short channels is used for high-speed applications, whereas weak inversion with long channels is for low-power and low-noise applications. Moderate inversion with longer channels is used for current sources to maximize their output resistance. Note that the two arrows for strong inversion with long channels and weak inversion with short channels are empty since they make practically no sense. This tradeoff overview simplifies the choice of the starting <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span> values in the sizing scripts.</p>
<div id="fig-tradeoffs-saturation" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-tradeoffs-saturation-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./content/sizing/_fig_tradeoffs_gmID.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-27" title="Figure&nbsp;13: Overview of key design tradeoffs depending on the channel length L and transconductance efficiency g_\mathrm{m}/I_\mathrm{D} [@Dorrer_Master_Thesis]."><img src="./content/sizing/_fig_tradeoffs_gmID.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-tradeoffs-saturation-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;13: Overview of key design tradeoffs depending on the channel length <span class="math inline">\(L\)</span> and transconductance efficiency <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> <span class="citation" data-cites="Dorrer_Master_Thesis">(<a href="#ref-Dorrer_Master_Thesis" role="doc-biblioref">Dorrer 2025</a>)</span>.
</figcaption>
</figure>
</div>
</section>
<section id="nmos-and-pmos-characterization-in-triode" class="level2" data-number="3.5">
<h2 data-number="3.5" class="anchored" data-anchor-id="nmos-and-pmos-characterization-in-triode"><span class="header-section-number">3.5</span> NMOS and PMOS Characterization in Triode</h2>
<p>Besides using the MOSFET as a transconductor in saturation we often use the MOSFET as a switch in triode mode (to either switch voltages or currents). In this triode/switch mode of operation we are mainly interested in two parameters:</p>
<ul>
<li>The resistance of the switch/MOSFET when it is turned on (<span class="math inline">\(R_\mathrm{on} = 1 / g_\mathrm{ds}\)</span>).</li>
<li>The shunt capacitance of the switch when it is turned off (<span class="math inline">\(C_\mathrm{off}\)</span> is defined by the coupling capacitances between drain and source).</li>
</ul>
<p>In the operation of the NMOS as a switch the gate is usually pulled to <span class="math inline">\(V_\mathrm{DD}\)</span> and the bulk is permanently connected to <span class="math inline">\(V_\mathrm{SS}\)</span> to achieve the lowest <span class="math inline">\(R_\mathrm{on}\)</span> (to turn the switch off the gate is pulled towards <span class="math inline">\(V_\mathrm{SS}\)</span>). Likewise, to turn on a PMOS, the gate is usually pulled to <span class="math inline">\(V_\mathrm{SS}\)</span> and the bulk is connected to <span class="math inline">\(V_\mathrm{DD}\)</span>. In this situation the drain/source potential is somewhere between <span class="math inline">\(V_\mathrm{DD}\)</span> and <span class="math inline">\(V_\mathrm{SS}\)</span>, so the MOSFET will experience a <span class="math inline">\(V_\mathrm{SB}\neq 0\)</span>, leading to a quite noticeable bulk effect. Once the drain/source potential is sufficiently high for NMOS (low PMOS) the switch resistance will drastically degrade.</p>
<p>In order to get a feeling for the behavior of the MOSFET as a switch the following characterization plots show <span class="math inline">\(R_\mathrm{on}\)</span> and <span class="math inline">\(C_\mathrm{off}\)</span> for the NMOS and the PMOS, respectively. Both plots are for <span class="math inline">\(L = L_\mathrm{min} = 0.13\mu m\)</span>, as for switches usually minimum length devices are used. Only for special applications (e.g., the drain-source leakage current in off-mode is a concern) MOSFETs with increased <span class="math inline">\(L\)</span> are used.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-3" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-11-19T16:09:53.483405Z&quot;,&quot;start_time&quot;:&quot;2024-11-19T16:09:53.204584Z&quot;}}" data-tags="[&quot;fig-triode-ron-vs-vsource-1&quot;]" data-execution_count="3">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_triode-cell-4-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-28"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_triode-cell-4-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
<a class="quarto-notebook-link" id="nblink-3" href="gmid/techsweep_sg13_plots_triode-preview.html#cell-3">Source: MOSFET gm/ID Lookup for IHP SG13G2 in Triode Region</a></div>
<p>As can be seen in the previous plot, an NMOS can be used to switch at potentials close to <span class="math inline">\(V_\mathrm{SS}\)</span>, while a PMOS is the better choice when switching at potentials close to <span class="math inline">\(V_\mathrm{DD}\)</span>. To construct a switch which can work for all voltage levels between <span class="math inline">\(V_\mathrm{DD}\)</span> and <span class="math inline">\(V_\mathrm{SS}\)</span> an NMOS is put in parallel to a PMOS, resulting in the well-known <strong>transmission gate</strong>.</p>
<div class="quarto-embed-nb-cell">
<div id="cell-6" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;ExecuteTime&quot;,&quot;value&quot;:{&quot;end_time&quot;:&quot;2024-11-19T16:09:53.680720Z&quot;,&quot;start_time&quot;:&quot;2024-11-19T16:09:53.597301Z&quot;}}" data-tags="[&quot;fig-triode-coff-vs-vsource&quot;]" data-execution_count="6">
<div class="cell-output cell-output-display">
<div>
<figure class="figure">
<p><a href="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_triode-cell-7-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-29"><img src="analog_circuit_design_files/figure-html/.-gmid-techsweep_sg13_plots_triode-cell-7-output-1.png" class="img-fluid figure-img"></a></p>
</figure>
</div>
</div>
</div>
</div>
<p>As the switch on-resistance gets lower when increasing <span class="math inline">\(W\)</span>, the off-capacitance gets larger. Thus, a good performance indicator for comparing switches in a given technology is the <span class="math inline">\(R_\mathrm{on} C_\mathrm{off}\)</span> product.</p>
</section>
<section id="sec-tradeoffs-triode" class="level2" data-number="3.6">
<h2 data-number="3.6" class="anchored" data-anchor-id="sec-tradeoffs-triode"><span class="header-section-number">3.6</span> Tradeoffs in Triode</h2>
<p>Some might think that sizing switches is a straightforward task, but in reality, they also come with several tradeoffs, and depending on the application, they can be incredibly complicated. The essential design parameters in switches are the on-resistance <span class="math inline">\(R_\mathrm{on}\)</span>, the off-capacitance <span class="math inline">\(C_\mathrm{off}\)</span>, the drain-source leakage current <span class="math inline">\(I_\mathrm{leak}\)</span>, and their impact on clock feedthrough and charge injection <span class="citation" data-cites="Johns_Martin_2nd_ed">(<a href="#ref-Johns_Martin_2nd_ed" role="doc-biblioref">Carusone, Johns, and Martin 2011</a>)</span>. In <a href="#fig-tradeoffs-triode" class="quarto-xref">Figure&nbsp;14</a>, an overview of the tradeoffs of these design parameters depending on the channel width <span class="math inline">\(W\)</span> and the channel length <span class="math inline">\(L\)</span> is presented. In conclusion, if <span class="math inline">\(W/L\)</span> increases, <span class="math inline">\(R_\mathrm{on}\)</span> decreases, and the switching speed increases. If <span class="math inline">\(W/L\)</span> decreases, <span class="math inline">\(I_\mathrm{leak}\)</span>, <span class="math inline">\(C_\mathrm{off}\)</span>, and the drain-source overlap capacitance decrease, effectively reducing clock feedthrough and charge injection <span class="citation" data-cites="Gray_Meyer_5th_ed">(<a href="#ref-Gray_Meyer_5th_ed" role="doc-biblioref">Gray et al. 2009</a>)</span>. Practically, it does not make sense to make the switch both wide and long.</p>
<div id="fig-tradeoffs-triode" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-tradeoffs-triode-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./content/sizing/_fig_tradeoffs_switches.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-30" title="Figure&nbsp;14: Overview of key design tradeoffs in switches depending on the channel width W and the channel length L [@Dorrer_Master_Thesis]."><img src="./content/sizing/_fig_tradeoffs_switches.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-tradeoffs-triode-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;14: Overview of key design tradeoffs in switches depending on the channel width <span class="math inline">\(W\)</span> and the channel length <span class="math inline">\(L\)</span> <span class="citation" data-cites="Dorrer_Master_Thesis">(<a href="#ref-Dorrer_Master_Thesis" role="doc-biblioref">Dorrer 2025</a>)</span>.
</figcaption>
</figure>
</div>
</section>
</section>
<section id="sec-mosfet-diode" class="level1" data-number="4">
<h1 data-number="4"><span class="header-section-number">4</span> First Circuit: MOSFET Diode</h1>
<p>The first (simple) circuit which we will investigate is a MOSFET, where the gate is shorted with the drain, a so-called MOSFET “diode”, which is shown in <a href="#fig-mosfet-diode" class="quarto-xref">Figure&nbsp;15</a>. This diode is one half of a current mirror, which we will investigate in <a href="#sec-current-mirror" class="quarto-xref">Section&nbsp;6</a>.</p>
<div id="cell-fig-mosfet-diode" class="cell" data-execution_count="9">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-diode" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-diode-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-31" title="Figure&nbsp;15: A MOSFET connected as a diode (drain shorted with gate)."><img src="analog_circuit_design_files/figure-html/fig-mosfet-diode-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;15: A MOSFET connected as a diode (drain shorted with gate).
</figcaption>
</figure>
</div>
</div>
</div>
<p>Why looking at a single-transistor circuit at all? By starting with the simplest possible circuit we can develop important skills in circuit analysis (setting up and calculating a small-signal model, calculating open-loop gain, calculate noise, etc.) and Xschem/ngspice simulation testbench creation. We safely assume that also the Mona Lisa was not Leonardo da Vinci’s first painting, so let’s start slow.</p>
<p>This diode is usually biased by a current source, shown as <span class="math inline">\(I_\mathrm{bias}\)</span> in the figure. Depending on MOSFET sizing with <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span>, a certain gate-source voltage <span class="math inline">\(V_\mathrm{GS}\)</span> will develop. This voltage can be used as a biasing voltage for other circuit parts, for example. For exemplary sized MOSFET the <span class="math inline">\(V_\mathrm{GS}= f(I_\mathrm{bias})\)</span> characteristic is shown in <a href="#fig-mos-diode-simulation" class="quarto-xref">Figure&nbsp;16</a>. Note that in this MOSFET diode configuration <span class="math inline">\(V_\mathrm{DS}= V_\mathrm{GS}\)</span>.</p>
<div id="cell-fig-mos-diode-simulation" class="cell" data-execution_count="10">
<div class="cell-output cell-output-display">
<div id="fig-mos-diode-simulation" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mos-diode-simulation-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mos-diode-simulation-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-32" title="Figure&nbsp;16: Gate-source voltage of a MOSFET diode with W=1µm and L=0.13µm showing the gate-source voltage as a function of the bias current."><img src="analog_circuit_design_files/figure-html/fig-mos-diode-simulation-output-1.png" width="603" height="431" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mos-diode-simulation-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;16: Gate-source voltage of a MOSFET diode with W=1µm and L=0.13µm showing the gate-source voltage as a function of the bias current.
</figcaption>
</figure>
</div>
</div>
</div>
<p>If we flip <a href="#fig-mos-diode-simulation" class="quarto-xref">Figure&nbsp;16</a> by 90 degrees we can appreciate the name “MOSFET diode” as the characteristic resembles the one of a diode quite well (somewhat steep increase of the current beyond a certain threshold voltage). This is shown in <a href="#fig-mos-diode-simulation-rotated" class="quarto-xref">Figure&nbsp;17</a>. Note that for negative <span class="math inline">\(V_\mathrm{GS}\)</span> the drain current is essentially zero, as the MOSFET is off, confirming the diode-like behavior.</p>
<div id="cell-fig-mos-diode-simulation-rotated" class="cell" data-execution_count="11">
<div class="cell-output cell-output-display">
<div id="fig-mos-diode-simulation-rotated" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mos-diode-simulation-rotated-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mos-diode-simulation-rotated-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-33" title="Figure&nbsp;17: Drain current of a MOSFET diode with W=1µm and L=0.13µm showing the drain current as a function of the gate-source voltage."><img src="analog_circuit_design_files/figure-html/fig-mos-diode-simulation-rotated-output-1.png" width="617" height="431" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mos-diode-simulation-rotated-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;17: Drain current of a MOSFET diode with W=1µm and L=0.13µm showing the drain current as a function of the gate-source voltage.
</figcaption>
</figure>
</div>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="Feedback in the MOSFET Diode">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Feedback in the MOSFET Diode
</div>
</div>
<div class="callout-body-container callout-body">
<p>It is important to realize that this configuration employs a feedback loop for operation. The voltage at the drain of the MOSFET is sensed by the gate, and the gate voltage changes until <span class="math inline">\(I_\mathrm{D}\)</span> is exactly equal to <span class="math inline">\(I_\mathrm{bias}\)</span>. In this sense this is probably the smallest feedback circuit one can build.</p>
</div>
</div>
<section id="mosfet-diode-sizing" class="level2" data-number="4.1">
<h2 data-number="4.1" class="anchored" data-anchor-id="mosfet-diode-sizing"><span class="header-section-number">4.1</span> MOSFET Diode Sizing</h2>
<p>We will now build this circuit in Xschem. For sizing the MOSFET we will use the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> methodology introduced in <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Diode Sizing">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Diode Sizing
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please build a MOSFET diode circuit in Xschem where you use an LV NMOS, set <span class="math inline">\(I_\mathrm{bias} = 20\,\mu\text{A}\)</span>, <span class="math inline">\(L = 0.13\,\mu\text{m}\)</span>, and we want to use <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}= 10\)</span> (often a suitable compromise between transistor speed and <span class="math inline">\(g_\mathrm{m}\)</span> efficiency).</p>
<ol type="1">
<li>Use the figures in <a href="#sec-techsweep-nmos" class="quarto-xref">Section&nbsp;3.2</a> to find out the proper value for <span class="math inline">\(W\)</span>.</li>
<li>What is the <span class="math inline">\(f_\mathrm{T}\)</span> for this MOSFET? What is the value for <span class="math inline">\(g_\mathrm{m}\)</span> and <span class="math inline">\(g_\mathrm{ds}\)</span>?</li>
<li>Draw the circuit in Xschem, and simulate the operating point. Do the values match to the values found out before during circuit sizing?</li>
</ol>
</div>
</div>
<p>Before continuing, please finish the previous exercise. Once you are done, compare with the below provided solution.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Solution: MOSFET Diode Sizing">
<div class="callout-header d-flex align-content-center collapsed" data-bs-toggle="collapse" data-bs-target=".callout-30-contents" aria-controls="callout-30" aria-expanded="false" aria-label="Toggle callout">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Solution: MOSFET Diode Sizing
</div>
<div class="callout-btn-toggle d-inline-block border-0 py-1 ps-1 pe-0 float-end"><i class="callout-toggle"></i></div>
</div>
<div id="callout-30" class="callout-30-contents callout-collapse collapse">
<div class="callout-body-container callout-body">
<ol type="1">
<li>Using the fact that <span class="math inline">\(I_\mathrm{bias} = I_\mathrm{D} = 20\,\mu\text{A}\)</span> and <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}= 10\)</span> directly provides <span class="math inline">\(g_\mathrm{m}= 0.2\,\text{mS}\)</span>.</li>
<li>Using the self-gain plot, we see that <span class="math inline">\(g_\mathrm{m}/g_\mathrm{ds}\approx 21\)</span>, so <span class="math inline">\(g_\mathrm{ds}\approx 9.5\,\mu\text{S}\)</span>. The <span class="math inline">\(f_\mathrm{T}\)</span> can easily be found in the respective plot to be <span class="math inline">\(f_\mathrm{T} = 23\,\text{GHz}\)</span>.</li>
<li>The <span class="math inline">\(W\)</span> of the MOSFET we find using the drain current density plot and the given bias current. Rounding to half-microns results in <span class="math inline">\(W = 1\,\mu\text{m}\)</span>.</li>
<li>Since we are looking at the graphs, we further find <span class="math inline">\(\gamma = 0.84\)</span>, <span class="math inline">\(V_\mathrm{ds,sat} = 0.18\,\text{V}\)</span>, and <span class="math inline">\(f_\mathrm{co} \approx 15\,\text{MHz}\)</span>.</li>
<li>In addition, we expect <span class="math inline">\(V_\mathrm{GS}\approx 0.6\,\text{V}\)</span>.</li>
</ol>
<p>An example Jupyter notebook to extract these values accurately you can find <a href="./gmid/sizing_mosfet_diode.html">here</a>. An Xschem schematic for this exercise is provide <a href="./xschem/mosfet_diode_sizing.sch">as well</a>.</p>
</div>
</div>
</div>
</section>
<section id="mosfet-diode-large-signal-behavior" class="level2" data-number="4.2">
<h2 data-number="4.2" class="anchored" data-anchor-id="mosfet-diode-large-signal-behavior"><span class="header-section-number">4.2</span> MOSFET Diode Large-Signal Behavior</h2>
<p>As discussed above, the MOSFET diode configuration is essentially a feedback loop. Before we will analyze this loop in small-signal, we want to investigate how this loop settles in the time domain, and by doing this we can observe the large-signal settling behavior. To simulate this, we change the dc bias source from the previous example to a transient current source, which we will turn on after some picoseconds. The resulting Xschem testbench is shown in <a href="#fig-mosfet-diode-settling-tb" class="quarto-xref">Figure&nbsp;18</a>.</p>
<div id="fig-mosfet-diode-settling-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-settling-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/mosfet_diode_settling.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-34" title="Figure&nbsp;18: Testbench for MOSFET diode transient settling."><img src="./xschem/mosfet_diode_settling.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-settling-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;18: Testbench for MOSFET diode transient settling.
</figcaption>
</figure>
</div>
<p>When simulating the circuit in <a href="#fig-mosfet-diode-settling-tb" class="quarto-xref">Figure&nbsp;18</a> another interesting effect can be observed: While the turn-on happens quite rapidly (essentially the bias current source charges the gate capacitance, until the gate-source voltage is large enough that the drain current counteracts the bias current), the turn-off shows a very long settling tail. This is due to the fact that as the gate capacitance is discharged by the drain current, the <span class="math inline">\(V_\mathrm{GS}\)</span> drops, which in turn reduces the drain current, which will make the discharge even slower. We have an effect similar to a capacitor discharge by a diode <span class="citation" data-cites="Hellen_2003">(<a href="#ref-Hellen_2003" role="doc-biblioref">Hellen 2003</a>)</span>.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Power-Down Switches">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Power-Down Switches
</div>
</div>
<div class="callout-body-container callout-body">
<p>It is thus generally a good idea to add power-down switches to the circuits to disable the circuit quickly by pulling floating nodes to a defined potential (usually <span class="math inline">\(V_\mathrm{DD}\)</span> or <span class="math inline">\(V_\mathrm{SS}\)</span>) and to avoid long intermediate states during power down. This will also allow a turn-on from a well-defined off-state.</p>
</div>
</div>
<p>Exemplary implementations of power-down switches are shown in the Xschem implementation of the improved OTA in <a href="#fig-improved-ota-design" class="quarto-xref">Figure&nbsp;58</a>. Which <span class="math inline">\(W/L\)</span> ratio should these transistors have? Well, in general, switches often have minimum length to be fast and to have low <span class="math inline">\(R_\mathrm{on}\)</span>. However, if there are no critical specifications (e.g., like power-down time), then these transistors are often used as dummy transistors for other circuit parts and are sized to fit the layout best.</p>
</section>
<section id="mosfet-diode-small-signal-analysis" class="level2" data-number="4.3">
<h2 data-number="4.3" class="anchored" data-anchor-id="mosfet-diode-small-signal-analysis"><span class="header-section-number">4.3</span> MOSFET Diode Small-Signal Analysis</h2>
<p>We now want to investigate the small-signal behavior of the MOSFET diode. Based on the small-signal model of the MOSFET in <a href="#fig-mosfet-small-signal-model" class="quarto-xref">Figure&nbsp;6</a> we realize that gate and drain are shorted, and we also connect bulk to source. We can thus simplify the circuit to the one shown in <a href="#fig-mosfet-diode-small-signal" class="quarto-xref">Figure&nbsp;19</a>.</p>
<div id="cell-fig-mosfet-diode-small-signal" class="cell" data-execution_count="12">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-diode-small-signal" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-diode-small-signal-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-35" title="Figure&nbsp;19: The MOSFET diode small-signal model (drain and gate are shorted, as well as source and bulk)."><img src="analog_circuit_design_files/figure-html/fig-mosfet-diode-small-signal-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;19: The MOSFET diode small-signal model (drain and gate are shorted, as well as source and bulk).
</figcaption>
</figure>
</div>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="Ground Node Selection">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Ground Node Selection
</div>
</div>
<div class="callout-body-container callout-body">
<p>For small-signal analysis we would not need to declare one node as the ground potential. However, when doing so, and selecting the ground node strategically, we can simplify the analysis, as we usually do not formulate KCL for the ground node (as we have only <span class="math inline">\(N-1\)</span> independent KCL equations, <span class="math inline">\(N\)</span> being the number of nodes in the circuit), and the potential difference equations are simpler if one node is at <span class="math inline">\(0\,V\)</span>.</p>
</div>
</div>
<p>For calculating the small-signal impedance of the MOSFET diode we formulate Kirchhoff’s current law (KCL, also Kirchhoff’s first law or Kirchhoff’s junction rule) at the top node to get <span class="math display">\[
I_\mathrm{bias} - s C_\mathrm{gs}V_\mathrm{gs}- g_\mathrm{m}V_\mathrm{gs}- g_\mathrm{ds}V_\mathrm{gs}= 0.
\]</span></p>
<p>It follows that <span id="eq-mosfet-diode-impedance"><span class="math display">\[
Z_\mathrm{diode}(s) = \frac{V_\mathrm{gs}}{I_\mathrm{bias}} = \frac{1}{g_\mathrm{m}+ g_\mathrm{ds}+ s C_\mathrm{gs}}.
\tag{5}\]</span></span></p>
<p>When neglecting <span class="math inline">\(g_\mathrm{ds}\)</span>, at dc we get <span class="math inline">\(Z_\mathrm{diode} = 1 / g_\mathrm{m}\)</span>, which is an important result and should be memorized.</p>
<div class="callout callout-style-default callout-important callout-titled" title="The Admittance is Your Friend">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>The Admittance is Your Friend
</div>
</div>
<div class="callout-body-container callout-body">
<p>In circuit analysis it is often algebraically easier to work with admittance instead of impedance, so please remember that Ohm’s law for a conductance is <span class="math inline">\(I = G \cdot V\)</span>, and for a capacitance is <span class="math inline">\(I = s C \cdot V\)</span>. When writing equations, it is also practical to keep <span class="math inline">\(s C\)</span> together, so we will strive to sort terms accordingly.</p>
</div>
</div>
<p>Looking at <a href="#eq-mosfet-diode-impedance" class="quarto-xref">Equation&nbsp;5</a> we see that for low frequencies, the diode impedance is resistive, and for high frequencies it becomes capacitive as the gate-source capacitance starts to dominate. The corner frequency of this low-pass can be calculated as <span class="math display">\[
\omega_\mathrm{c} = \frac{g_\mathrm{m}+ g_\mathrm{ds}}{C_\mathrm{gs}} \approx \omega_\mathrm{T}
\]</span> which is pretty much the transit frequency of the MOSFET!</p>
</section>
<section id="mosfet-diode-stability-analysis" class="level2" data-number="4.4">
<h2 data-number="4.4" class="anchored" data-anchor-id="mosfet-diode-stability-analysis"><span class="header-section-number">4.4</span> MOSFET Diode Stability Analysis</h2>
<div class="callout callout-style-default callout-note callout-titled" title="Open-Loop Gain, Closed-Loop Gain, and Loop-Gain---A Short Recap">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Open-Loop Gain, Closed-Loop Gain, and Loop-Gain—A Short Recap
</div>
</div>
<div class="callout-body-container callout-body">
<p><a href="#fig-feedback-system" class="quarto-xref">Figure&nbsp;20</a> shows a generic negative feedback system with input <span class="math inline">\(X(s)\)</span> and output <span class="math inline">\(Y(s)\)</span>, where <span class="math inline">\(H_\mathrm{ol}(s)\)</span> is the transfer function of the feed-forward path (also called <strong>open-loop gain</strong>) and <span class="math inline">\(G(s)\)</span> is the transfer function of the feedback network. The <strong>loop-gain</strong> is the product of both transfer functions <span class="math inline">\(T(s) = H_\mathrm{ol}(s) G(s)\)</span> and is used for the stability analysis. The <strong>closed-loop</strong> gain is defined as <span class="math inline">\(H_\mathrm{cl}(s) = Y(s) / X(s)\)</span> can be derived with <span class="math inline">\(Y(s) = H_\mathrm{ol}(s) [X(s) - Y(s) G(s)]\)</span> to be <span id="eq-closed-loop-gain"><span class="math display">\[
H_\mathrm{cl}(s) = \frac{Y(s)}{X(s)} = \frac{H_\mathrm{ol}(s)}{1 + H_\mathrm{ol}(s) G(s)} = \frac{H_\mathrm{ol}(s)}{1 + T(s)}
\tag{6}\]</span></span></p>
<p>If the open-loop gain is sufficiently large <span class="math inline">\(H_\mathrm{ol}(s) \gg 1\)</span>, then the closed-loop gain simplifies to <span class="math inline">\(H_\mathrm{cl}(s) \approx 1 / G(s)\)</span>. This result is convenient, since it is independent of <span class="math inline">\(H_\mathrm{ol}(s)\)</span>. Therefore, the overall gain is only set with the feedback gain <span class="math inline">\(G(s)\)</span> in operational amplifier circuits.</p>
<p>In the case of the MOSFET diode, <span class="math inline">\(G(s) = 1\)</span> and therefore <span class="math inline">\(T(s) = H_\mathrm{ol}(s)\)</span> and <span class="math inline">\(H_\mathrm{cl}(s) \approx 1\)</span>.</p>
<div id="cell-fig-feedback-system" class="cell" data-execution_count="13">
<div class="cell-output cell-output-display">
<div id="fig-feedback-system" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-feedback-system-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-feedback-system-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-36" title="Figure&nbsp;20: The block diagram of a negative feedback system."><img src="analog_circuit_design_files/figure-html/fig-feedback-system-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-feedback-system-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;20: The block diagram of a negative feedback system.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Note that in the feedback system depicted above shows an inversion in the feedback path. Sometimes this inversion is also included in the definition of <span class="math inline">\(G(s)\)</span>. Please be aware of this when reading literature, as different conventions exist.</p>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="Gain-Bandwidth Product in Feedback Systems">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Gain-Bandwidth Product in Feedback Systems
</div>
</div>
<div class="callout-body-container callout-body">
<p>The gain-bandwidth product (GBP or GBWP) or transit frequency <span class="math inline">\(f_\mathrm{T}\)</span> of a first-order open-loop system is the product of the open-loop dc gain <span class="math inline">\(H_\mathrm{ol,dc} = H_\mathrm{ol}(f = 0\,\text{Hz})\)</span> and the open-loop <span class="math inline">\(-3\,\text{dB}\)</span> cut-off frequency <span class="math inline">\(f_\mathrm{c,ol}\)</span> of <span class="math inline">\(H_\mathrm{ol}(s)\)</span>. <span class="math display">\[
\text{GBWP} = f_\mathrm{T,ol} = H_\mathrm{ol,dc} f_\mathrm{c,ol}
\]</span></p>
<p>If a frequency-independent negative feedback <span class="math inline">\(G\)</span> (e.g., a resistive divider) is applied to this open-loop system, the transit frequency changes to <span class="math display">\[
f_\mathrm{T,cl} = f_\mathrm{T,ol} \sqrt{1 - G^2}
\]</span> Hence, the closed-loop transit frequency is slightly lower than the open-loop transit frequency <span class="math inline">\(f_\mathrm{T,cl} &lt; f_\mathrm{T,ol}\)</span>.</p>
<p>The closed-loop <span class="math inline">\(-3\,\text{dB}\)</span> cut-off frequency <span class="math inline">\(f_\mathrm{c,cl}\)</span> can then be calculated from the open-loop transit frequency and the feedback gain. <span class="math display">\[
f_\mathrm{c,cl} = H_\mathrm{ol,DC} f_\mathrm{c,ol} G = f_\mathrm{T,ol} G
\]</span></p>
<p>This theory might be interesting when Middlebrook’s and Tian’s methods for loop gain analysis are later compared in the MOSFET diode testbench (see <a href="#fig-mosfet-diode-loopgain-tb" class="quarto-xref">Figure&nbsp;22</a>).</p>
</div>
</div>
<p>The diode-connected MOSFET forms a feedback loop. What is the loop gain? For calculating it, we are breaking the loop, and apply a dummy <span class="math inline">\(C_\mathrm{gs}^{*}\)</span> at the right side to keep the impedances correct. A circuit diagram is shown in <a href="#fig-mosfet-diode-openloop" class="quarto-xref">Figure&nbsp;21</a>, we break the loop at the red crosses. As we can see in this example, it is critically important when breaking up a loop for analysis (also for simulation!) to keep the terminal impedances the same. Only in special cases where the load impedance is very high or the driving impedance is very low is it acceptable to disregard loading effects!</p>
<div id="cell-fig-mosfet-diode-openloop" class="cell" data-execution_count="14">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-diode-openloop" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-openloop-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-diode-openloop-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-37" title="Figure&nbsp;21: The MOSFET diode small-signal circuit for open-loop analysis."><img src="analog_circuit_design_files/figure-html/fig-mosfet-diode-openloop-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-openloop-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;21: The MOSFET diode small-signal circuit for open-loop analysis.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We are now driving (with a voltage source) <span class="math inline">\(V_\mathrm{in}\)</span> and record the output voltage <span class="math inline">\(V_\mathrm{out}\)</span> to find the loop gain <span class="math inline">\(T(s)\)</span>. By inspecting <a href="#fig-mosfet-diode-openloop" class="quarto-xref">Figure&nbsp;21</a> we see that <span class="math display">\[
V_\mathrm{out} = - g_\mathrm{m}V_\mathrm{in} \frac{1}{g_\mathrm{ds}+ s C_\mathrm{gs}}.
\]</span></p>
<p>The loop gain <span class="math inline">\(T(s)\)</span> is thus <span id="eq-mosfet-diode-openloop-gain"><span class="math display">\[
T(s) = (-1) \cdot \frac{V_\mathrm{out}}{V_\mathrm{in}} = \frac{g_\mathrm{m}}{g_\mathrm{ds}+ s C_\mathrm{gs}} = \frac{g_\mathrm{m}}{g_\mathrm{ds}} \frac{1}{1 + s C_\mathrm{gs}g_\mathrm{ds}^{-1}}.
\tag{7}\]</span></span></p>
<p>Inspecting <a href="#eq-mosfet-diode-openloop-gain" class="quarto-xref">Equation&nbsp;7</a> we realize that:</p>
<ol type="1">
<li>The dc gain <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> is the self-gain of the MOSFET, so <span class="math inline">\(20 \log_{10}(0.2 \cdot 10^{-3} / 9.6 \cdot 10 ^{-6}) = 26.4\,\text{dB}\)</span>.</li>
<li>There is a pole at <span class="math inline">\(\omega_\mathrm{p} = -g_\mathrm{ds}/ C_\mathrm{gs}\)</span>, which is at <span class="math inline">\(9.6 \cdot 10 ^{-6} / (2 \pi \cdot 1.4 \cdot 10^{-15}) = 1.1\,\text{GHz}\)</span>.</li>
</ol>
<p>With this single pole location in <span class="math inline">\(T(s)\)</span> this loop is perfectly stable at under all conditions (remember that a single pole results in a maximum phase shift of –90<span class="math inline">\(^\circ\)</span>).</p>
<p>The question is now how to simulate this loop gain, i.e., how to break the loop open in simulation? In general there are various methods, as we can use artificially large (ideal) inductors and capacitors to break loops open and still establish the correct dc operating points for the ac loop analysis. This is called <strong>Rosenstark’s method</strong> <span class="citation" data-cites="Rosenstark_1984">(<a href="#ref-Rosenstark_1984" role="doc-biblioref">Rosenstark 1984</a>)</span>. However, mimicking the correct loading can be an issue, and requires a lot of careful consideration.</p>
<p>There is an alternative method which breaks the loop open only by adding an ac voltage source in series (thus keeps the dc operating point intact), or injects current using an ac current source. Based on both measurements the loop gain can be calculated. This is called <strong>Middlebrook’s method</strong> <span class="citation" data-cites="Middlebrook_1975">(<a href="#ref-Middlebrook_1975" role="doc-biblioref">Middlebrook 1975</a>)</span> and is based on double injection, and we will use it for our loop simulations. This method is detailed in <a href="#sec-middlebrook-method" class="quarto-xref">Section&nbsp;16</a>.</p>
<p>There are several other methods like Tian’s method <span class="citation" data-cites="Tian_2001">(<a href="#ref-Tian_2001" role="doc-biblioref">Tian et al. 2001</a>)</span>, for example. A comprehensive overview can be found in <span class="citation" data-cites="Neag_2015">(<a href="#ref-Neag_2015" role="doc-biblioref">Neag et al. 2015</a>)</span> which describes ten different simulation-based loop gain analysis methods.</p>
<p>We now want to simulate the loop transfer function <span class="math inline">\(T(s)\)</span> by using Middlebrook’s and Tian’s method and confirm our analysis above.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Diode Loop Analysis">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Diode Loop Analysis
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please build a simulation testbench in Xschem to simulate the open-loop transfer function of the MOSFET diode. Confirm the dc gain and pole location as given by <a href="#eq-mosfet-diode-openloop-gain" class="quarto-xref">Equation&nbsp;7</a>.</p>
<p>If you are getting stuck you can look at this Xschem <a href="./xschem/mosfet_diode_loopgain.sch">testbench</a>, shown in <a href="#fig-mosfet-diode-loopgain-tb" class="quarto-xref">Figure&nbsp;22</a>.</p>
<div id="fig-mosfet-diode-loopgain-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-loopgain-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/mosfet_diode_loopgain.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-38" title="Figure&nbsp;22: Testbench for MOSFET diode stability analysis."><img src="./xschem/mosfet_diode_loopgain.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-loopgain-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;22: Testbench for MOSFET diode stability analysis.
</figcaption>
</figure>
</div>
</div>
</div>
<p>From simulation we see that the open-loop gain is <span class="math inline">\(24.9\,\text{dB}\)</span> at low frequencies, which matches quite well our prediction of <span class="math inline">\(26.4\,\text{dB}\)</span>. In the Bode plot we see a low-pass with a <span class="math inline">\(-3\,\text{dB}\)</span> corner frequency of <span class="math inline">\(1.4\,\text{GHz}\)</span>, which again is fairly close to our prediction of <span class="math inline">\(1.1\,\text{GHz}\)</span>.</p>
<div class="callout callout-style-default callout-important callout-titled" title="What About Large-Signal Stability?">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>What About Large-Signal Stability?
</div>
</div>
<div class="callout-body-container callout-body">
<p>Keep in mind that the above simulation only verifies the small-signal stability in one certain operating point. If we later look at the stability of an OTA it might be a good idea to verify the small-signal stability in different operating points.</p>
<p>Furthermore, one can apply a step response to the closed-loop system input and estimate the phase margin from the overshoot at the output (see <em>“Automatic Control”</em> lecture). One could also use a step-wise step response to simulate different operating points for a certain time (see <em>“Introduction in Integrated Circuit Design”</em> lecture).</p>
</div>
</div>
</section>
<section id="mosfet-diode-noise-calculation" class="level2" data-number="4.5">
<h2 data-number="4.5" class="anchored" data-anchor-id="mosfet-diode-noise-calculation"><span class="header-section-number">4.5</span> MOSFET Diode Noise Calculation</h2>
<p>As a final exercise on the MOSFET diode circuit we want to calculate the output noise when we consider <span class="math inline">\(V_\mathrm{GS}\)</span> the output reference voltage which is created when passing a bias current through the MOSFET diode. The bias current we will assume noiseless.</p>
<p>We are going to use the small-signal circuit shown in <a href="#fig-mosfet-diode-small-signal-w-noise" class="quarto-xref">Figure&nbsp;23</a>.</p>
<div id="cell-fig-mosfet-diode-small-signal-w-noise" class="cell" data-execution_count="15">
<div class="cell-output cell-output-display">
<div id="fig-mosfet-diode-small-signal-w-noise" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-small-signal-w-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-mosfet-diode-small-signal-w-noise-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-39" title="Figure&nbsp;23: The MOSFET diode small-signal model with drain noise source."><img src="analog_circuit_design_files/figure-html/fig-mosfet-diode-small-signal-w-noise-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-small-signal-w-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;23: The MOSFET diode small-signal model with drain noise source.
</figcaption>
</figure>
</div>
</div>
</div>
<p>As we have already calculated the small-signal diode impedance in <a href="#eq-mosfet-diode-impedance" class="quarto-xref">Equation&nbsp;5</a> we will use this result, and just note that the drain current noise of the MOSFET flows through this impedance. The noise voltage at <span class="math inline">\(V_\mathrm{gs}\)</span> is thus given as <span class="math display">\[
\overline{V_\mathrm{n}^2} = |Z_\mathrm{diode}|^2 \overline{I_\mathrm{n,d}^2}.
\]</span></p>
<p>The drain current noise of the MOSFET is given as (introduced in <a href="#sec-mosfet-smallsignal-model" class="quarto-xref">Section&nbsp;2.1.2</a>) <span class="math display">\[
\overline{I_\mathrm{n,d}^2} = 4 k T \gamma g_\mathrm{m}.
\]</span></p>
<p>For low frequencies (ignoring <span class="math inline">\(g_\mathrm{ds}\)</span> and <span class="math inline">\(C_\mathrm{gs}\)</span>) we get <span class="math display">\[
\overline{V_\mathrm{n}^2} = |Z_\mathrm{diode}|^2 \overline{I_\mathrm{n,d}^2} = \frac{1}{g_\mathrm{m}^2} 4 k T \gamma g_\mathrm{m}= \frac{4 k T \gamma}{g_\mathrm{m}}
\]</span> which is the thermal noise of a resistor of value <span class="math inline">\(1 / g_\mathrm{m}\)</span> enhanced by the factor <span class="math inline">\(\gamma\)</span>.</p>
<p>We now calculate the full equation, and after a bit of algebra arrive at <span id="eq-mosfet-diode-noise-psd"><span class="math display">\[
\overline{V_\mathrm{n}^2}(f) = \frac{4 k T \gamma g_\mathrm{m}}{(g_\mathrm{m}+ g_\mathrm{ds})^2 + (2 \pi f C_\mathrm{gs})^2}.
\tag{8}\]</span></span></p>
<p>If we are interested in the PSD of the noise then <a href="#eq-mosfet-diode-noise-psd" class="quarto-xref">Equation&nbsp;8</a> gives us the result. If we are interested in the rms value (the total noise) we need to integrate this equation, using the following identity:</p>
<div class="callout callout-style-default callout-note callout-titled" title="Useful Integral for Noise Calculations">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Useful Integral for Noise Calculations
</div>
</div>
<div class="callout-body-container callout-body">
<p><span id="eq-integral-identity"><span class="math display">\[
\int_0^\infty {\frac{a}{b^2 + c^2 f^2} df} = \frac{\pi}{2} \frac{a}{b \cdot c}
\tag{9}\]</span></span></p>
</div>
</div>
<p>Using the integral help in <a href="#eq-integral-identity" class="quarto-xref">Equation&nbsp;9</a>, we can easily transform <a href="#eq-mosfet-diode-noise-psd" class="quarto-xref">Equation&nbsp;8</a> to <span id="eq-mosfet-diode-noise-rms"><span class="math display">\[
V_\mathrm{n,rms}^2 = \int_0^\infty \overline{V_\mathrm{n}^2}(f) df = \frac{k T \gamma g_\mathrm{m}}{(g_\mathrm{m}+ g_\mathrm{ds}) C_\mathrm{gs}}.
\tag{10}\]</span></span></p>
<p>The form of <a href="#eq-mosfet-diode-noise-rms" class="quarto-xref">Equation&nbsp;10</a> is the exact solution, but we gain additional insight if we assume that <span class="math inline">\(g_\mathrm{m}+ g_\mathrm{ds}\approx g_\mathrm{m}\)</span> and then <span id="eq-mosfet-diode-noise-rms-simplified"><span class="math display">\[
V_\mathrm{n,rms}^2 = \frac{k T \gamma}{C_\mathrm{gs}}.
\tag{11}\]</span></span></p>
<p>Inspecting <a href="#eq-mosfet-diode-noise-rms-simplified" class="quarto-xref">Equation&nbsp;11</a> we see our familiar <span class="math inline">\(kT/C\)</span> noise multiplied by the factor <span class="math inline">\(\gamma\)</span>!</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Total Output Noise of RC-Lowpass">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Total Output Noise of RC-Lowpass
</div>
</div>
<div class="callout-body-container callout-body">
<p>If you have never calculated this before then you should work through the following: Calculate the total output noise of an <span class="math inline">\(RC\)</span>-lowpass filter. Formulate the transfer function in the Laplace domain, and put the eqivalent resistor noise voltage source at the input, calculate the transfer to the output, and then integrate the output PSD (like we did for the MOSFET diode noise).</p>
<p>You fill find that the output noise is <span class="math display">\[
V_\mathrm{n,rms}^2 = \frac{k T}{C}
\]</span> which is independent of <span class="math inline">\(R\)</span>! This is a surprising result, and is the well-known <span class="math inline">\(kT/C\)</span> noise. Intuitively, we could argue that the noise increases with larger <span class="math inline">\(R\)</span>, but at the same time, the bandwidth decreases and therefore <span class="math inline">\(R\)</span> does not add additional noise. More detailed information and an intuitive explanation of <span class="math inline">\(kT/C\)</span> noise can be found in <span class="citation" data-cites="Sheikholeslami_2025_kTC">(<a href="#ref-Sheikholeslami_2025_kTC" role="doc-biblioref">Sheikholeslami 2025</a>)</span>.</p>
<p>Side note: The shortest derivation of this formula involves the <a href="https://en.wikipedia.org/wiki/Equipartition_theorem">equipartition theorem</a>: Any system in thermal equilibrium with a reservoir of temperature <span class="math inline">\(T\)</span> has a fluctuation energy of <span class="math inline">\(kT/2\)</span> per degree of freedom. This <span class="math inline">\(RC\)</span> system has one degree of freedom in the voltage on the capacitor, and the stored energy in the capacitor is <span class="math inline">\(CV_\mathrm{rms}^2/2\)</span>. Equating both energies we find that <span class="math inline">\(V_\mathrm{rms}^2 = kT/C\)</span> <span class="citation" data-cites="Sarpeshkar_1993">(<a href="#ref-Sarpeshkar_1993" role="doc-biblioref">Sarpeshkar, Delbruck, and Mead 1993</a>)</span>.</p>
<p>To calculate the total output noise of a generalized passive network Bode’s noise theorem is quite practical (see <a href="#sec-bode-noise-theorem" class="quarto-xref">Section&nbsp;17.2</a>).</p>
</div>
</div>
<p>Calculating the rms noise voltage for our MOSFET diode we get <span class="math display">\[
\sqrt{V_\mathrm{n,rms}^2} = \sqrt{1.38 \cdot 10^{-23} \cdot 300 \cdot 0.84 / 1.4 \cdot 10^{-15}} = 1.58\,\text{mV},
\]</span> which is a sizeable value! Think about it, can this rms noise voltage be measured with an oscilloscope? If not, why? We run circuits in this technology at <span class="math inline">\(V_\mathrm{DD}= 1.5\,\mathrm{V}\)</span>, which leaves us with a signal swing of ca. <span class="math inline">\(1.1\,\mathrm{V_{pp}}\)</span> (single-ended), resulting in a dynamic range in this case of <span class="math inline">\(20 \log_{10} (0.39 / 1.58 \cdot 10^{-3}) \approx 48\,\text{dB}\)</span> assuming a sinusoidal signal. In order to get a feeling which dynamic range is “good”, we can calculate the required dynamic range of a 16-bit audio ADC to be <span class="math inline">\(6.02 \cdot 16 + 1.76\,\text{dB} = 98.08\,\text{dB} \approx 100\,\text{dB}\)</span>. This calculation should make clear that, for example, the correct sizing of the sample&amp;hold capacitor is crucial for low rms noise voltage.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Be Careful with Parasitic Capacitances in IC Design">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Be Careful with Parasitic Capacitances in IC Design
</div>
</div>
<div class="callout-body-container callout-body">
<p>In general, in integrated circuit design, we often have only small parasitic capacitances on many nodes that could sum up to unwanted high noise according to <a href="#eq-mosfet-diode-noise-rms-simplified" class="quarto-xref">Equation&nbsp;11</a>. If one wants to lower the noise an increased capacitance could limit the bandwidth (and thus the <span class="math inline">\(kT/C\)</span> noise).</p>
</div>
</div>
<div class="callout callout-style-default callout-important callout-titled" title="Large Bandwidth and Noise">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Large Bandwidth and Noise
</div>
</div>
<div class="callout-body-container callout-body">
<p>Remember: Large bandwidth circuits integrate noise over a wide bandwidth resulting in (potentially) considerable rms noise. The way to lower the total noise is to lower the PSD of the noise contributions, which usually requires increased power consumption. So in a nutshell:</p>
<p>Large bandwidth plus small noise equals large power consumption.</p>
</div>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: MOSFET Diode Noise">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: MOSFET Diode Noise
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please build a simulation testbench in Xschem to simulate the noise performance of the MOSFET diode, and confirm the rms noise value that we just calculated. Look at the rms value and the PSD of the noise, and play around with the integration limits. What is the effect? Can you see the flicker noise in the PSD? How much is its contribution to the rms noise? What is the value of <span class="math inline">\(f_\mathrm{co}\)</span>, and does it correspond to the above calculated one?</p>
<p>If you are getting stuck you can look at this Xschem <a href="./xschem/mosfet_diode_noise.sch">testbench</a>, shown in <a href="#fig-mosfet-diode-noise-tb" class="quarto-xref">Figure&nbsp;24</a>.</p>
<div id="fig-mosfet-diode-noise-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-mosfet-diode-noise-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/mosfet_diode_noise.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-40" title="Figure&nbsp;24: Testbench for MOSFET diode noise analysis."><img src="./xschem/mosfet_diode_noise.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-mosfet-diode-noise-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;24: Testbench for MOSFET diode noise analysis.
</figcaption>
</figure>
</div>
</div>
</div>
</section>
<section id="conclusion-1" class="level2" data-number="4.6">
<h2 data-number="4.6" class="anchored" data-anchor-id="conclusion-1"><span class="header-section-number">4.6</span> Conclusion</h2>
<p>In this section we investigated the simple MOSFET-diode circuit. We learned important skills like how to derive a small-signal model and how to calculate important features like noise and open-loop gain for stability analysis. We introduced Middlebrook’s method to have a mechanism to open up loops in simulation (and calculation) without disturbing dc operating points or introduce errors by changing loading conditions.</p>
<p>If you feel that you have not yet mastered these topics or are uncertain in the operation of Xschem or ngspice, please go back to the beginning of the section and read through the theory and redo the exercises.</p>
</section>
</section>
<section id="sec-cs-amplifier" class="level1" data-number="5">
<h1 data-number="5"><span class="header-section-number">5</span> Common-Source Amplifier</h1>
<p>We now want to step up our game, and use more components to design something useful. We will use a basic circuit structure, namely a single-ended common-source amplifier. The structure of this circuit, using a resistor as a load, is shown in <a href="#fig-cs-amplifier" class="quarto-xref">Figure&nbsp;25</a>.</p>
<div id="cell-fig-cs-amplifier" class="cell" data-execution_count="16">
<div class="cell-output cell-output-display">
<div id="fig-cs-amplifier" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cs-amplifier-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cs-amplifier-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-41" title="Figure&nbsp;25: A MOSFET common-source amplifier with resistive load."><img src="analog_circuit_design_files/figure-html/fig-cs-amplifier-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cs-amplifier-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;25: A MOSFET common-source amplifier with resistive load.
</figcaption>
</figure>
</div>
</div>
</div>
<p>The function of this circuit is as follows: Assuming the MOSFET <span class="math inline">\(M_1\)</span> is kept in saturation, then a small-signal voltage <span class="math inline">\(V_\mathrm{in}\)</span> applied at the gate is converted into a drain current <span class="math inline">\(I_\mathrm{d}\)</span> by the MOSFET’s transconductance <span class="math inline">\(g_\mathrm{m}\)</span>. Then, this current is converted into a voltage again in the resistor <span class="math inline">\(R_1\)</span>. Ultimately, we have a dc voltage gain <span class="math inline">\(A_\mathrm{v}\)</span> of</p>
<p><span class="math display">\[
A_\mathrm{v} = \frac{V_\mathrm{out}}{V_\mathrm{in}} \approx - \frac{g_\mathrm{m}V_\mathrm{in} R_1}{V_\mathrm{in}} = - g_\mathrm{m}R_1.
\]</span></p>
<p>As explained above, it is a good approach to see electronic circuit components as</p>
<ul>
<li><strong>voltage</strong>-to-<strong>current</strong> converter(MOSFET as common-source or common-gate; resistor),</li>
<li><strong>current</strong>-to-<strong>voltage</strong> converter (resistor),</li>
<li><strong>current</strong>-to-<strong>current</strong> converter (MOSFET as common-gate), and</li>
<li><strong>voltage</strong>-to-<strong>voltage</strong> converter (MOSFET as common-drain)</li>
</ul>
<p>conversions for better understanding.</p>
<section id="sense-amplifier-driving-50-ohm-matched-load" class="level2" data-number="5.1">
<h2 data-number="5.1" class="anchored" data-anchor-id="sense-amplifier-driving-50-ohm-matched-load"><span class="header-section-number">5.1</span> Sense Amplifier Driving 50 Ohm Matched Load</h2>
<p>Let us now size and design an exemplary implementation of this amplifier (of course using the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> method). In order to have useful real-life specifications, we want to build an amplifier which can be used to sense an on-chip voltage and drive off-chip measurement equipment. Often, this equipment has an input impedance of 50<span class="math inline">\(\Omega\)</span>, and we want to have an impedance-matched output. The voltage gain shall be set to 1 (essentially, we want to sense a voltage and drive the measurement equipment).</p>
<p>The resulting circuit is shown in <a href="#fig-meas-amplifier" class="quarto-xref">Figure&nbsp;26</a>. As the load is usually ground-referred, and we want to avoid a dc-block at the output, we use a PMOS amplifier stage (compare with <a href="#fig-cs-amplifier" class="quarto-xref">Figure&nbsp;25</a>).</p>
<div id="cell-fig-meas-amplifier" class="cell" data-execution_count="17">
<div class="cell-output cell-output-display">
<div id="fig-meas-amplifier" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-meas-amplifier-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-meas-amplifier-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-42" title="Figure&nbsp;26: A MOSFET common-source amplifier with 50 Ohm load."><img src="analog_circuit_design_files/figure-html/fig-meas-amplifier-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-meas-amplifier-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;26: A MOSFET common-source amplifier with 50 Ohm load.
</figcaption>
</figure>
</div>
</div>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: PMOS-Based Measurement Amplifier">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: PMOS-Based Measurement Amplifier
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please think about why exactly we want this measurement amplifier be based on a PMOS instead of an NMOS.</p>
</div>
</div>
<p>The <a href="https://en.wikipedia.org/wiki/Impedance_matching">power matching</a> requirement at the output mandates that <span class="math inline">\(R_1 = R_\mathrm{load}\)</span>, so <span class="math inline">\(R'_1 = R_\mathrm{load} \parallel R_1 = 25\,\Omega\)</span>. The voltage gain requirement of <span class="math inline">\(|A_\mathrm{v}| = 1\)</span> results in <span class="math inline">\(g_\mathrm{m}= 1 / R'_1 = 40\,\text{mS}\)</span>.</p>
<p>We now need to find <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> of <span class="math inline">\(M_1\)</span> and calculate the required bias current <span class="math inline">\(I_\mathrm{D}\)</span>. We also need to find the proper <span class="math inline">\(V_\mathrm{GS}\)</span> to set this current. As usual, we use a Jupyter notebook to calculate these values. Since we require modest speed of this buffer we use a <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}=8\)</span> and set <span class="math inline">\(L = 0.13\,\mu\text{m}\)</span>. The notebook is available <a href="./gmid/sizing_measurement_amplifier.html">here</a>. The resulting circuit including all component values is shown at the end of the notebook (the red input capacitor shows the <span class="math inline">\(C_\mathrm{gg}\)</span> of the MOSFET).</p>
<div id="imp-mosfet-params-ng-m" class="callout callout-style-default callout-important callout-titled" title="MOSFET Parameters NG and M">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Important&nbsp;1: MOSFET Parameters NG and M
</div>
</div>
<div class="callout-body-container callout-body">
<p>When sizing the MOSFET for this example we found that we need a fairly large <span class="math inline">\(W\)</span>, resulting in a MOSFET aspect ratio of <span class="math inline">\(W/L \gg 1000\)</span>. When constructing an integrated circuit out of individual MOSFET we strive for an overall IC dimension that is roughly quadratic. For MOSFET with large aspect ratios we need to get them into a comfortable shape.</p>
<p>In order to achieve this, we construct the MOSFET out of smaller pieces, and the size of this pieces (called “gate fingers”) are controlled by the parameter <code>ng</code>. These MOSFET gate fingers all have the same <span class="math inline">\(L\)</span>, but their width is <span class="math inline">\(W_\mathrm{finger} = W / \text{ng}\)</span>. All this individual smaller MOSFET are connected in parallel.</p>
<p>In order to increase the MOSFET model accuracy, often the maximum value of <span class="math inline">\(W_\mathrm{finger}\)</span> is limited. In the case of SG13G2 <span class="math inline">\(W_\mathrm{finger} \le 10\,\mu\text{m}\)</span>.</p>
<p>In order to construct even larger MOSFET, we can connect multiple MOSFET in parallel. We can do this in the circuit editor by placing and connected these MOSFET; but since this is often used there is a more convenient way: By using the parameter <code>m</code> (“multiplier” or “multiplicity”) we instantiate <span class="math inline">\(m\)</span> MOSFET connected in parallel.</p>
<p>When to use <code>ng</code> and when to use <code>m</code>? The use of <code>ng</code> results in a more compact IC layout, and is thus generally preferable. Only in certain instances (e.g., when using a really large <span class="math inline">\(W\)</span>) <code>m</code> should be used. Further, the thoughtful use of <code>ng</code> <strong>allows to construct all the NMOS and PMOS of a circuit out of the same gate finger elements</strong>. This will result in a very compact layout!</p>
</div>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Measurement Amplifier Simulation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Measurement Amplifier Simulation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please go through the <a href="./gmid/sizing_measurement_amplifier.html">sizing notebook</a> of the measurement amplifier and double-check the calculations. Do you agree that the calculations are correct?</p>
<p>Once you agree with the circuit sizing please build an Xschem simulation testbench where you simulate the small-signal voltage gain <span class="math inline">\(A_\mathrm{v}\)</span> of this measurement amplifier if it is driven with an ideal voltage source. Keep in mind that the maximum MOSFET finger width is 10µm in this technology, so you need to set the parameter <code>ng</code> accordingly (see <a href="#imp-mosfet-params-ng-m" class="quarto-xref">Important&nbsp;1</a>).</p>
<ul>
<li>What is the dc gain of this amplifier when loaded with 50<span class="math inline">\(\Omega\)</span>?</li>
<li>The dc gain is likely not exactly 0dB. Why is this so?</li>
<li>Increase the width <span class="math inline">\(W\)</span> of the PMOS until the gain is correct. What is the <span class="math inline">\(W\)</span> that you had to set, and how much is <span class="math inline">\(I_\mathrm{D}\)</span> now?</li>
<li>What is the bandwidth (i.e., the -3dB corner frequency) of the output voltage, when the voltage source has a source resistance of 1k<span class="math inline">\(\Omega\)</span>?</li>
</ul>
<p>If you get stuck, <a href="./xschem/measurement_amplifier.sch">here</a> is the solution to this exercise, and it is also shown in <a href="#fig-meas-amp-tb" class="quarto-xref">Figure&nbsp;27</a>.</p>
<div id="fig-meas-amp-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-meas-amp-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/measurement_amplifier.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-43" title="Figure&nbsp;27: Simulation schematic of the common-source measurement amplifier."><img src="./xschem/measurement_amplifier.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-meas-amp-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;27: Simulation schematic of the common-source measurement amplifier.
</figcaption>
</figure>
</div>
</div>
</div>
<p>By now we have designed a measurement amplifier based on a common-source stage. One problem with this stage is the relatively large input capacitance <span class="math inline">\(C_\mathrm{GG}\)</span> of approx. 0.3pF, which loads the input source. Another issue even more severe is that the fact that the bias point in this circuit is set by the dc voltage level at the input. In general, we want a setup where the bias points of the circuit are largely independent of the dc input voltages. This is why in integrated circuit design we often design <strong>differential circuits</strong> where the input and output signals are given by the differential voltages, and are largely independent from the common-mode voltages. This is usually an advantage.</p>
</section>
</section>
<section id="sec-current-mirror" class="level1" data-number="6">
<h1 data-number="6"><span class="header-section-number">6</span> Current Mirror</h1>
<p>In this section we will look into a fundamental building block which is often used in integrated circuit design, the <strong>current mirror</strong> <span class="citation" data-cites="Widlar_1965">(<a href="#ref-Widlar_1965" role="doc-biblioref">R. Widlar 1965</a>)</span>. A diagram is shown in <a href="#fig-current-mirror" class="quarto-xref">Figure&nbsp;28</a> with one MOSFET diode converting the incoming bias current into a voltage <span class="math inline">\(V_\mathrm{GS}= f(I_\mathrm{D1}) = f(I_\mathrm{bias})\)</span>, and two output MOSFETs working as current sources, which are biased from the diode. By properly selecting all <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> the input current can be scaled, and multiple copies can be created at once. Shown in the figure are two output currents <span class="math inline">\(I_\mathrm{out1}\)</span> and <span class="math inline">\(I_\mathrm{out2}\)</span>, but any number of parallel branches can be realized (note that this is true for MOSFET as no gate current flows; for the case of BJTs, the base current flowing into the various transistors is subtracted from <span class="math inline">\(I_\mathrm{bias}\)</span>, so usually a compensation circuit is added).</p>
<div id="cell-fig-current-mirror" class="cell" data-execution_count="18">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-44" title="Figure&nbsp;28: A current mirror with two output branches."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;28: A current mirror with two output branches.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Neglecting the impact of <span class="math inline">\(g_\mathrm{ds1}\)</span> and <span class="math inline">\(g_\mathrm{ds2}\)</span>, the output current <span class="math inline">\(I_\mathrm{out1}\)</span> is then given by <span class="math display">\[
I_\mathrm{out1} \approx I_\mathrm{bias} \frac{W_2}{L_2} \frac{L_1}{W_1}
\]</span> and the output current <span class="math inline">\(I_\mathrm{out2}\)</span> is given by <span class="math display">\[
I_\mathrm{out2} \approx I_\mathrm{bias} \frac{W_3}{L_3} \frac{L_1}{W_1}.
\]</span></p>
<p>For good matching care has to be taken that the MOSFET widths and lengths are constructed out of <strong>unit elements</strong> of identical size, where an appropriate amount of these single units are then arranged in series or parallel configuration to arrive at the target <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> (remember MOSFET parameters <code>ng</code> and <code>m</code>, see <a href="#imp-mosfet-params-ng-m" class="quarto-xref">Important&nbsp;1</a>).</p>
<p>As we know from earlier investigations of the MOSFET performance in <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a> the drain current of a MOSFET is a function of <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span>. As long as the MOSFET stays in saturation (i.e., <span class="math inline">\(V_\mathrm{DS}&gt; V_\mathrm{ds,dsat}\)</span>) the drain current is just a mild function of <span class="math inline">\(V_\mathrm{DS}\)</span> (essentially the effect of <span class="math inline">\(g_\mathrm{ds}\)</span>, which is the output conductance of the MOSFET). A fundamental flaw/limitation of the basic current mirror shown in <a href="#fig-current-mirror" class="quarto-xref">Figure&nbsp;28</a> is the mismatch of the <span class="math inline">\(V_\mathrm{DS}\)</span> of the MOSFETs. The input-side diode has <span class="math inline">\(V_\mathrm{GS}= V_\mathrm{DS1}\)</span>, whereas the output current sources have a <span class="math inline">\(V_\mathrm{DS2,3}\)</span> depending on the connected circuitry. Improved current mirrors exist (fixing this flaw), however, when a current mirror is required with mediocre performance requirements this structure can be used for its simplicity.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Current Mirror">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Current Mirror
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please construct a current mirror based on the MOSFET-diode which we sized in <a href="#sec-mosfet-diode" class="quarto-xref">Section&nbsp;4</a>. The input current <span class="math inline">\(I_\mathrm{bias} = 20\,\mu\text{A}\)</span>, and we want three output currents of size <span class="math inline">\(10\,\mu\text{A}\)</span>, <span class="math inline">\(20\,\mu\text{A}\)</span>, and <span class="math inline">\(40\,\mu\text{A}\)</span>.</p>
<p>Sweep the output voltage of all three current branches and see over which voltage range an acceptable current is created. For which output voltage range is the current departing from its ideal value, and why?</p>
<p>You see that the slope of the output current is quite bad, as <span class="math inline">\(g_\mathrm{ds}\)</span> is too large. We can improve this by changing the length to <span class="math inline">\(L = 5\,\mu\text{m}\)</span> (for motivation, please look at the graphs in <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a>). In addition, for a current mirror we are not interested in a high <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> value, so we can use <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}= 5\)</span> in this case. Please size the current mirror MOSFETs accordingly (please round the <span class="math inline">\(W\)</span> to half micron, to keep sizes a bit more practical). Compare this result to the previous one, what changed?</p>
<p>In case you get stuck, here are Xschem schematics for the <a href="./xschem/current_mirror.sch">original</a> and the <a href="./xschem/current_mirror_improved.sch">improved</a> current mirrors.</p>
</div>
</div>
</section>
<section id="sec-diff-pair" class="level1" data-number="7">
<h1 data-number="7"><span class="header-section-number">7</span> Differential Pair</h1>
<p>Like the current mirror in <a href="#sec-current-mirror" class="quarto-xref">Section&nbsp;6</a> the <strong>differential pair</strong> is an ubiquitous building block often used in integrated circuit design <span class="citation" data-cites="Blumlein_1937">(<a href="#ref-Blumlein_1937" role="doc-biblioref">Blumlein 1937</a>)</span>. The fundamental structure is given in <a href="#fig-differential-pair" class="quarto-xref">Figure&nbsp;29</a>.</p>
<div id="cell-fig-differential-pair" class="cell" data-execution_count="19">
<div class="cell-output cell-output-display">
<div id="fig-differential-pair" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-differential-pair-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-differential-pair-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-45" title="Figure&nbsp;29: A differential pair."><img src="analog_circuit_design_files/figure-html/fig-differential-pair-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-differential-pair-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;29: A differential pair.
</figcaption>
</figure>
</div>
</div>
</div>
<p>In order to understand its operation it is instructive to separate the input condition into</p>
<ol type="1">
<li>a purely differential voltage, and</li>
<li>a common-mode voltage,</li>
</ol>
<p>and see what the impact on the output currents is.</p>
<section id="differential-operation-of-the-diffpair" class="level2" data-number="7.1">
<h2 data-number="7.1" class="anchored" data-anchor-id="differential-operation-of-the-diffpair"><span class="header-section-number">7.1</span> Differential Operation of the Diffpair</h2>
<p>For a differential mode of operation we assume that the input common mode voltage is constant, i.e., <span class="math inline">\((V_\mathrm{in,p} + V_\mathrm{in,n})/2 = V_\mathrm{CM}\)</span>. The differential input voltage <span class="math inline">\(v_\mathrm{in} = V_\mathrm{in,p} - V_\mathrm{in,n}\)</span>, so that <span class="math display">\[
V_\mathrm{in,p} = V_\mathrm{CM} + \frac{v_\mathrm{in}}{2}
\]</span> and <span class="math display">\[
V_\mathrm{in,n} = V_\mathrm{CM} - \frac{v_\mathrm{in}}{2}.
\]</span></p>
<p>For a small-signal differential drive the potential at the tail point stays constant and we can treat it as a virtual ground. The output current on each side is then given by (neglecting <span class="math inline">\(g_\mathrm{ds}\)</span> and <span class="math inline">\(g_\mathrm{mb}\)</span> of <span class="math inline">\(M_1\)</span> and <span class="math inline">\(M_2\)</span>) <span class="math display">\[
I_\mathrm{out,p} = g_\mathrm{m1} \left( \frac{V_\mathrm{in}}{2} \right)
\]</span> and <span class="math display">\[
I_\mathrm{out,n} = g_\mathrm{m2} \left( -\frac{V_\mathrm{in}}{2} \right).
\]</span></p>
<p>Usually we assume symmetry in the differential pair, so <span class="math inline">\(g_\mathrm{m1} = g_\mathrm{m2} = g_\mathrm{m}\)</span>. The differential output current <span class="math inline">\(I_\mathrm{out}\)</span> is then given by <span id="eq-differential-pair-dm"><span class="math display">\[
I_\mathrm{out} = I_\mathrm{out,p} - I_\mathrm{out,n} = g_\mathrm{m}V_\mathrm{in}
\tag{12}\]</span></span></p>
<p>We see in <a href="#eq-differential-pair-dm" class="quarto-xref">Equation&nbsp;12</a> that the differential output current is simply the differential input voltage multiplied by the <span class="math inline">\(g_\mathrm{m}\)</span> of the individual transistor. We also note that the bottom conductance <span class="math inline">\(g_\mathrm{tail}\)</span> plays no role for the small-signal differential operation.</p>
</section>
<section id="common-mode-operation-of-the-diffpair" class="level2" data-number="7.2">
<h2 data-number="7.2" class="anchored" data-anchor-id="common-mode-operation-of-the-diffpair"><span class="header-section-number">7.2</span> Common-Mode Operation of the Diffpair</h2>
<p>Usually, the source conductance <span class="math inline">\(g_\mathrm{tail}\)</span> is realized by a current source and ideally should be <span class="math inline">\(g_\mathrm{tail} = 0\)</span>. If this is the case, then the output currents are not a function of the common-mode input voltage (<span class="math inline">\(I_\mathrm{tail}\)</span> is set by the tail current source), and <span class="math display">\[
I_\mathrm{out,p} = I_\mathrm{out,n} = \frac{I_\mathrm{tail}}{2}.
\]</span></p>
<p>However, if we assume a realistic tail current source then <span class="math inline">\(g_\mathrm{tail} &gt; 0\)</span>. For analysis we can simply look at a half circuit since the circuit operation is symmetric. In order to simplify the analysis a bit we remove all capacitors from the MOSFET small-signal model and set <span class="math inline">\(g_\mathrm{ds}= g_\mathrm{mb}= 0\)</span>. We then arrive at the small-signal equivalent circuit shown in <a href="#fig-differential-pair-cm" class="quarto-xref">Figure&nbsp;30</a> (note that we set <span class="math inline">\(V_\mathrm{in,p} = V_\mathrm{in,n} = V_\mathrm{in}\)</span> and <span class="math inline">\(I_\mathrm{out,p} = I_\mathrm{out,n} = I_\mathrm{out}\)</span> under symmetry considerations).</p>
<div id="cell-fig-differential-pair-cm" class="cell" data-execution_count="20">
<div class="cell-output cell-output-display">
<div id="fig-differential-pair-cm" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-differential-pair-cm-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-differential-pair-cm-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-46" title="Figure&nbsp;30: Small-signal model of the differential pair half-circuit in common-mode operation."><img src="analog_circuit_design_files/figure-html/fig-differential-pair-cm-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-differential-pair-cm-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;30: Small-signal model of the differential pair half-circuit in common-mode operation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Formulating KVL for the input-side loop we get <span class="math display">\[
V_\mathrm{in} = V_\mathrm{gs}+ \frac{I_\mathrm{d}}{g_\mathrm{tail}}.
\]</span></p>
<p>With <span class="math inline">\(I_\mathrm{out} = I_\mathrm{d}= g_\mathrm{m}V_\mathrm{gs}\)</span> we arrive at <span id="eq-differential-pair-cm"><span class="math display">\[
I_\mathrm{out} = \frac{g_\mathrm{m}g_\mathrm{tail}}{g_\mathrm{m}+ g_\mathrm{tail}} V_\mathrm{in}
\tag{13}\]</span></span></p>
<p>Interpreting <a href="#eq-differential-pair-cm" class="quarto-xref">Equation&nbsp;13</a> we can distinguish the following extreme cases:</p>
<ol type="1">
<li>If <span class="math inline">\(g_\mathrm{tail} = 0\)</span> (ideal tail current source) then <span class="math inline">\(I_\mathrm{out} = 0\)</span>, the common-mode voltage variation from the input is suppressed and does not show up at the common-mode output current (which is constant due to the ideal tail current source). This is usually the case that we want to achieve.</li>
<li>If <span class="math inline">\(g_\mathrm{tail} \rightarrow \infty\)</span> then <span class="math inline">\(I_\mathrm{out} = g_\mathrm{m}V_\mathrm{in}\)</span>, which means the output current is a function of the MOSFET <span class="math inline">\(g_\mathrm{m}\)</span>. If everything is perfectly matched, then the differential output current is zero, but the common-mode output current changes according to the common-mode input voltage. In special cases this can be a wanted behavior, this configuration is called a “pseudo-differential pair.”</li>
<li>For the typical case that <span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{tail}\)</span> then <span class="math inline">\(I_\mathrm{out} \approx g_\mathrm{tail} V_\mathrm{in}\)</span>.</li>
</ol>
<p>Note that the result of <a href="#eq-differential-pair-cm" class="quarto-xref">Equation&nbsp;13</a> is also valid for the general case of a degenerated common-source transistor stage (see <a href="#fig-common-source-degenerated" class="quarto-xref">Figure&nbsp;31</a>). The effective transconductange <span class="math inline">\(g_\mathrm{m}'\)</span> is given by (<span class="math inline">\(R_\mathrm{degen} = g_\mathrm{tail}^{-1}\)</span>)</p>
<p><span class="math display">\[
g_\mathrm{m}' = \frac{I_\mathrm{out}}{V_\mathrm{in}} = \frac{g_\mathrm{m}g_\mathrm{tail}}{g_\mathrm{m}+ g_\mathrm{tail}} = \frac{1}{g_\mathrm{m}^{-1} + R_\mathrm{degen}}.
\]</span></p>
<p>When no degeneration resistor is used, then <span class="math inline">\(g_\mathrm{m}' = g_\mathrm{m}\)</span>. If a degeneration of <span class="math inline">\(R_\mathrm{degen} \gg g_\mathrm{m}^{-1}\)</span> is used then <span class="math inline">\(g_\mathrm{m}' = 1 / R_\mathrm{degen}\)</span>. This result is worth memorizing.</p>
<div id="cell-fig-common-source-degenerated" class="cell" data-execution_count="21">
<div class="cell-output cell-output-display">
<div id="fig-common-source-degenerated" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-common-source-degenerated-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-common-source-degenerated-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-47" title="Figure&nbsp;31: A MOSFET common-source amplifier with resistive degeneration."><img src="analog_circuit_design_files/figure-html/fig-common-source-degenerated-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-common-source-degenerated-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;31: A MOSFET common-source amplifier with resistive degeneration.
</figcaption>
</figure>
</div>
</div>
</div>
</section>
</section>
<section id="sec-basic-ota" class="level1" data-number="8">
<h1 data-number="8"><span class="header-section-number">8</span> A Basic 5-Transistor OTA</h1>
<p>Armed with the insights of basic transistor operation (<a href="#sec-first-steps" class="quarto-xref">Section&nbsp;2</a> and <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a>) and the working knowledge of the current mirror (<a href="#sec-mosfet-diode" class="quarto-xref">Section&nbsp;4</a> and <a href="#sec-current-mirror" class="quarto-xref">Section&nbsp;6</a>) as well as the differential pair (<a href="#sec-diff-pair" class="quarto-xref">Section&nbsp;7</a>) we can now start to design our first real circuit. A fundamental (simple) circuit that is often used for basic tasks is the 5-transistor operational transconductance amplifier (OTA). A circuit diagram of this 5T-OTA is shown in <a href="#fig-basic-ota" class="quarto-xref">Figure&nbsp;32</a>.</p>
<div id="cell-fig-basic-ota" class="cell" data-execution_count="22">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-48" title="Figure&nbsp;32: The 5-transistor OTA."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;32: The 5-transistor OTA.
</figcaption>
</figure>
</div>
</div>
</div>
<div class="callout callout-style-default callout-warning callout-titled" title="Refresh MOSFET Basic Circuits">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Refresh MOSFET Basic Circuits
</div>
</div>
<div class="callout-body-container callout-body">
<p>While we repeat the basics of elementary MOSFET amplifier stages (like common-source stage, common-gate stage, and current mirror) in this course material, the following compendium <span class="citation" data-cites="Murmann_MOS_stages_2013">(<a href="#ref-Murmann_MOS_stages_2013" role="doc-biblioref">Murmann 2013</a>)</span> is recommended for review. It is freely available at <a href="https://github.com/bmurmann/Book-on-MOS-stages" class="uri">https://github.com/bmurmann/Book-on-MOS-stages</a>.</p>
<p>In addition, we can highly recommend these references <span class="citation" data-cites="Gray_Meyer_5th_ed">Razavi (<a href="#ref-Razavi_Analog_CMOS" role="doc-biblioref">2017</a>)</span> for further study.</p>
</div>
</div>
<p>The operation is as follows: <span class="math inline">\(M_{1,2}\)</span> form a differential pair which is biased by the current source <span class="math inline">\(M_5\)</span>. <span class="math inline">\(M_{5,6}\)</span> form a current mirror, thus the input bias current <span class="math inline">\(I_\mathrm{bias}\)</span> sets the bias current in the OTA. The differential pair <span class="math inline">\(M_{1,2}\)</span> is loaded by the current mirror <span class="math inline">\(M_{3,4}\)</span> which mirrors the drain current of <span class="math inline">\(M_1\)</span> to the right side. Here, the currents from <span class="math inline">\(M_4\)</span> and <span class="math inline">\(M_2\)</span> are summed, and together with the conductance effective at the output node, a voltage builds up.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Operational Amplifier (op-amp, OPA) vs. Operational Transconductance Amplifier (OTA)">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Operational Amplifier (op-amp, OPA) vs.&nbsp;Operational Transconductance Amplifier (OTA)
</div>
</div>
<div class="callout-body-container callout-body">
<p>An <a href="https://en.wikipedia.org/wiki/Operational_amplifier">operational amplifier</a> is a universal electronic building block characterized by (in the ideal case):</p>
<ul>
<li>infinite input impedance at the input ports (<span class="math inline">\(R_\mathrm{in} \rightarrow \infty\)</span>)</li>
<li>zero output resistance, i.e., a voltage output (<span class="math inline">\(R_\mathrm{out} = 0\)</span>)</li>
<li>infinite voltage gain (<span class="math inline">\(A_\mathrm{v} = V_\mathrm{out} / V_\mathrm{in} \rightarrow \infty\)</span>)</li>
</ul>
<p>An <a href="https://en.wikipedia.org/wiki/Operational_transconductance_amplifier">operational transconductance amplifier</a> is a building block characterized by (again in the ideal case):</p>
<ul>
<li>infinite input impedance at the input ports (<span class="math inline">\(R_\mathrm{in} \rightarrow \infty\)</span>)</li>
<li>infinite output resistance, i.e., a current output (<span class="math inline">\(R_\mathrm{out} \rightarrow \infty\)</span>)</li>
<li>infinite transconductance (<span class="math inline">\(G = I_\mathrm{out} / V_\mathrm{in} \rightarrow \infty\)</span>)</li>
</ul>
<p>In integrated circuits, we very often load an OPA/OTA high-ohmic, i.e., with a capacitive load. Hence, an OTA can be used to create a voltage-mode amplifier with high gain, approaching the properties of the OPA. If an OTA is used to drive a low-ohmic load, the voltage gain will be low, and we have to use this block as a transconductance amplifier. Since the output changes behavior depending on high- or low-ohmic loading, we label the output in <a href="#fig-basic-ota" class="quarto-xref">Figure&nbsp;32</a> accordingly.</p>
<p>Why then implement an OTA instead of an OPA? Usually, an OTA is a simpler structure than an OPA. As a general rule, the simplest circuit that can do a job is usually the best choice.</p>
</div>
</div>
<p>We note that <span class="math inline">\(M_{1,2}\)</span> and <span class="math inline">\(M_{3,4}\)</span> need to be symmetric, thus will have the same <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> dimensioning. <span class="math inline">\(M_{5,6}\)</span> we scale accordingly to set the correct bias current in the OTA.</p>
<section id="sec-voltage-buffer-with-ota" class="level2" data-number="8.1">
<h2 data-number="8.1" class="anchored" data-anchor-id="sec-voltage-buffer-with-ota"><span class="header-section-number">8.1</span> Voltage Buffer with OTA</h2>
<p>In order to design an OTA we need an application, and from this we need to derive the circuit specifications. We want to use this OTA to realize a voltage buffer which lightly loads an input voltage source and can drive a large capacitive load. Such a configuration is often used to, e.g., buffer a reference voltage that is needed (and thus loaded) by another circuit. The block diagram of this configuration is shown in <a href="#fig-voltage-buffer-ota" class="quarto-xref">Figure&nbsp;33</a>.</p>
<div id="cell-fig-voltage-buffer-ota" class="cell" data-execution_count="23">
<div class="cell-output cell-output-display">
<div id="fig-voltage-buffer-ota" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-voltage-buffer-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-voltage-buffer-ota-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-49" title="Figure&nbsp;33: A voltage buffer (based on OTA) driving a capacitive load."><img src="analog_circuit_design_files/figure-html/fig-voltage-buffer-ota-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-voltage-buffer-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;33: A voltage buffer (based on OTA) driving a capacitive load.
</figcaption>
</figure>
</div>
</div>
</div>
<p>If the voltage gain of the OTA in <a href="#fig-voltage-buffer-ota" class="quarto-xref">Figure&nbsp;33</a> is high, then <span class="math inline">\(V_\mathrm{out} \approx V_\mathrm{in}\)</span>. We now want to design an OTA for this application fitting the following specification values (see <a href="#tbl-voltage-buffer-spec" class="quarto-xref">Table&nbsp;2</a>). These values are rather typical of what could be expected for such a buffer design.</p>
<div id="tbl-voltage-buffer-spec" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-tbl figure">
<figcaption class="quarto-float-caption-top quarto-float-caption quarto-float-tbl" id="tbl-voltage-buffer-spec-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Table&nbsp;2: Voltage buffer specification
</figcaption>
<div aria-describedby="tbl-voltage-buffer-spec-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<table class="caption-top table">
<colgroup>
<col style="width: 55%">
<col style="width: 35%">
<col style="width: 8%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Specification</th>
<th style="text-align: center;">Value</th>
<th style="text-align: center;">Unit</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Supply voltage</td>
<td style="text-align: center;"><span class="math inline">\(1.45 &lt; \underline{1.5} &lt; 1.55\)</span></td>
<td style="text-align: center;">V</td>
</tr>
<tr class="even">
<td style="text-align: left;">Temperature range (industrial)</td>
<td style="text-align: center;"><span class="math inline">\(-40 &lt; \underline{27} &lt; 125\)</span></td>
<td style="text-align: center;">degC</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Load capacitance <span class="math inline">\(C_\mathrm{load}\)</span></td>
<td style="text-align: center;"><span class="math inline">\(50\)</span></td>
<td style="text-align: center;">fF</td>
</tr>
<tr class="even">
<td style="text-align: left;">Input voltage range (for buffering 2/3 bandgap voltage)</td>
<td style="text-align: center;"><span class="math inline">\(0.7 &lt; \underline{0.8} &lt; 0.9\)</span></td>
<td style="text-align: center;">V</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Signal bandwidth (3dB)</td>
<td style="text-align: center;"><span class="math inline">\(&gt;10\)</span></td>
<td style="text-align: center;">MHz</td>
</tr>
<tr class="even">
<td style="text-align: left;">Output voltage error</td>
<td style="text-align: center;"><span class="math inline">\(&lt;3\)</span></td>
<td style="text-align: center;">%</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Total output noise (rms)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;1\)</span></td>
<td style="text-align: center;">mV<sub>rms</sub></td>
</tr>
<tr class="even">
<td style="text-align: left;">Supply current (as low as possible)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;10\)</span></td>
<td style="text-align: center;">µA</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Stability</td>
<td style="text-align: center;">stable for rated <span class="math inline">\(C_\mathrm{load}\)</span></td>
<td style="text-align: center;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">Turn-on time (settled to with 1%)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;10\)</span></td>
<td style="text-align: center;">µs</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Externally provided bias current (nominal)</td>
<td style="text-align: center;"><span class="math inline">\(20\)</span></td>
<td style="text-align: center;">µA</td>
</tr>
</tbody>
</table>
</div>
</figure>
</div>
</section>
<section id="sec-basic-ota-large-signal" class="level2" data-number="8.2">
<h2 data-number="8.2" class="anchored" data-anchor-id="sec-basic-ota-large-signal"><span class="header-section-number">8.2</span> Large-Signal Analysis of the OTA</h2>
<p>The first step when receiving a design task is to look at the specifications, and see whether they make sense. The detailed performance of the design will be the result of the circuit simulation, but before we step into sizing we need to do a few simple calculations to (a) do back-of-the-envelope gauging if the specification makes sense, and (b) use the derived analytical equations as guide for the sizing procedure.</p>
<p>In terms of large-signal operation, we will now check whether the input and output voltage range, as well as the settling time can be roughly met. Since we do not know yet the resulting <span class="math inline">\(V_\mathrm{GS}\)</span> of the transistors we use <span class="math inline">\(0.6\,\text{V}\)</span> as an initial guess. If we run into issues with that guess we know how to later steer the sizing procedure. The follower configuration showing the transistor-level details including estimated operating points is shown in <a href="#fig-basic-ota-dcop" class="quarto-xref">Figure&nbsp;34</a>.</p>
<div id="cell-fig-basic-ota-dcop" class="cell" data-execution_count="24">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-dcop" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-dcop-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-dcop-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-50" title="Figure&nbsp;34: The 5-transistor OTA with external connections and load capacitor. Estimated dc operating points are shown in blue."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-dcop-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-dcop-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;34: The 5-transistor OTA with external connections and load capacitor. Estimated dc operating points are shown in blue.
</figcaption>
</figure>
</div>
</div>
</div>
<ul>
<li>When the input is at its maximum of <span class="math inline">\(0.9\,\text{V}\)</span>, we see that we need to keep <span class="math inline">\(M_1\)</span> in saturation. We can calculate that <span class="math inline">\(V_\mathrm{DS1} = V_\mathrm{DD}- |V_\mathrm{GS3}| + V_\mathrm{GS1} - V_\mathrm{in} = 1.45 - 0.6 + 0.6 - 0.9 = 0.55\,\text{V}\)</span>, which leaves enough margin.</li>
<li>When the input is at its minimum of <span class="math inline">\(0.7\,\text{V}\)</span>, we see that the <span class="math inline">\(V_\mathrm{DS5}\)</span> of <span class="math inline">\(M_5\)</span> is calculated as <span class="math inline">\(V_\mathrm{DS5} = V_\mathrm{in} - V_\mathrm{GS1} = 0.7 - 0.6 = 0.1\,\text{V}\)</span>, so this leaves little margin, but we can make <span class="math inline">\(V_\mathrm{GS1}\)</span> smaller, so it should work out.</li>
<li>For the output voltage, when the output voltage is on the high side, it leaves <span class="math inline">\(|V_\mathrm{DS4}| = V_\mathrm{DD}- V_\mathrm{out} = 1.45 - 0.9 = 0.55\,\text{V}\)</span>, which is enough margin.</li>
</ul>
<p>In summary, we think that we can make an NMOS-input OTA like the one in <a href="#fig-basic-ota" class="quarto-xref">Figure&nbsp;32</a> (and in <a href="#fig-basic-ota-dcop" class="quarto-xref">Figure&nbsp;34</a>) work for the required supply and input- and output-voltages. If this would not work out, we need to look for further options, like a PMOS-input OTA, or a NMOS/PMOS-input OTA.</p>
<p>Another large-signal specification item that we can quickly check is the settling time. Under slewing conditions, the complete bias current in the OTA is steered towards the output (try to understand why this is the case), so when the output capacitor is fully discharged, and we assume just a linear ramp due to constant-current charging of the output capacitor, the settling time is <span class="math display">\[
T_\mathrm{slew} \approx \frac{C_\mathrm{load} \cdot V_\mathrm{out,max}}{I_\mathrm{tail}} = \frac{50 \cdot 10^{-15} \cdot 0.9}{10 \cdot 10^{-6}} = 4.5\,\text{ns}
\]</span> so this leaves plenty of margin for additional slow-signal settling due to the limited bandwidth, as well as reducing the supply current.</p>
<p>The small-signal settling (assuming one pole at the bandwidth corner frequency) leads to an approximate settling time (1% error corresponds to <span class="math inline">\(\approx 5 \tau\)</span>) of <span class="math display">\[
T_\mathrm{settle} \approx \frac{5}{2 \pi f_\mathrm{c}} = \frac{5}{2 \pi \cdot 10 \times 10^{6}} = 0.08\,\mu\text{s}.
\]</span> which also checks out.</p>
</section>
<section id="sec-basic-ota-small-signal" class="level2" data-number="8.3">
<h2 data-number="8.3" class="anchored" data-anchor-id="sec-basic-ota-small-signal"><span class="header-section-number">8.3</span> Small-Signal Analysis of the OTA</h2>
<p>In order to size the OTA components we need to derive how the MOSFET parameters define the performance. The important small-signal metrics are</p>
<ul>
<li>dc voltage gain <span class="math inline">\(A_0\)</span></li>
<li>gain-bandwidth product (GBW)</li>
<li>output noise</li>
</ul>
<p>The specification for GBW is directly given in <a href="#tbl-voltage-buffer-spec" class="quarto-xref">Table&nbsp;2</a>, while the dc gain we have to calculate from the voltage accuracy specification. For a voltage follower in the configuration shown in <a href="#fig-voltage-buffer-ota" class="quarto-xref">Figure&nbsp;33</a> the voltage gain is given by (see <a href="#fig-voltage-buffer-ota" class="quarto-xref">Figure&nbsp;33</a>) <span id="eq-voltage-buffer-tolerance"><span class="math display">\[
(V_\mathrm{in} - V_\mathrm{out}) \cdot A_0 = V_\mathrm{out} \to \frac{V_\mathrm{out}}{V_\mathrm{in}} = \frac{A_0}{1 + A_0}.
\tag{14}\]</span></span></p>
<p>So in order to reach an output voltage accuracy of at least 3% we need a dc gain of <span class="math inline">\(A_0 &gt; 30.2\,\text{dB}\)</span>. To allow for process and temperature variation we need to add a bit of extra gain as margin.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Small-Signal vs. Large-Signal Operation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Small-Signal vs.&nbsp;Large-Signal Operation
</div>
</div>
<div class="callout-body-container callout-body">
<p>In order to get the correct dc voltage per the specification we require the large-signal gain calculated with <a href="#eq-voltage-buffer-tolerance" class="quarto-xref">Equation&nbsp;14</a>. However, calculating the large-signal gain of a circuit is quite involved (usually mandating the use of a large-signal nonlinear model for the used components), so we typically resort to do a simpler small-signal calculation instead, like in <a href="#sec-basic-ota-small-signal" class="quarto-xref">Section&nbsp;8.3</a>. We deliberately introduce this error, but we should not get confused about the difference between large- and small-signal operation!</p>
</div>
</div>
<section id="ota-small-signal-transfer-function" class="level3" data-number="8.3.1">
<h3 data-number="8.3.1" class="anchored" data-anchor-id="ota-small-signal-transfer-function"><span class="header-section-number">8.3.1</span> OTA Small-Signal Transfer Function</h3>
<p>In order to derive the governing small-signal equations for the OTA we will make a few simplifications:</p>
<ul>
<li>We assume that <span class="math inline">\(g_\mathrm{m1,2} = g_\mathrm{m1} = g_\mathrm{m2}\)</span>, <span class="math inline">\(g_\mathrm{m3,4} = g_\mathrm{m3} = g_\mathrm{m4}\)</span>, and <span class="math inline">\(C_\mathrm{gs3,4} = C_\mathrm{gs3} = C_\mathrm{gs4}\)</span> for symmetry reasons (as <span class="math inline">\(M_1\)</span> and <span class="math inline">\(M_2\)</span> will have to be equally sized, as well as <span class="math inline">\(M_3\)</span> and <span class="math inline">\(M_4\)</span>).</li>
<li>We will set <span class="math inline">\(g_\mathrm{mb}= 0\)</span> for all MOSFETs.</li>
<li>We will further set <span class="math inline">\(C_\mathrm{gd}= 0\)</span> for all MOSFETs except for <span class="math inline">\(M_4\)</span> where we expect a Miller effect on this capacitor, and we could add its effect by increasing the capacitance at the gate node of <span class="math inline">\(M_{3,4}\)</span> (for background please see <a href="#sec-miller-theorem" class="quarto-xref">Section&nbsp;17.1</a>). However, as this does not create a dominant pole in this circuit, we consider this a minor effect (see <a href="#eq-simple-ota-gain" class="quarto-xref">Equation&nbsp;17</a>). Thus, only <span class="math inline">\(2C_\mathrm{gs3,4}\)</span> is considered at the gate node of the current mirror load.</li>
<li>We assume <span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{ds}\)</span>, so we set <span class="math inline">\(g_\mathrm{ds1} = g_\mathrm{ds3} = 0\)</span> as this node is dominated by <span class="math inline">\(g_\mathrm{m3}^{-1}\)</span>.</li>
<li>The drain capacitance of <span class="math inline">\(M_2\)</span> and <span class="math inline">\(M_4\)</span>, as well as the gate capacitance of <span class="math inline">\(M_2\)</span>, we could add to the load capacitance <span class="math inline">\(C_\mathrm{load}\)</span> (see <a href="#fig-basic-ota-dcop" class="quarto-xref">Figure&nbsp;34</a>).</li>
</ul>
<p>The resulting small-signal equivalent circuit is shown in <a href="#fig-basic-ota-small-signal" class="quarto-xref">Figure&nbsp;35</a>.</p>
<div class="callout callout-style-default callout-warning callout-titled" title="Refresh MOSFET Small-Signal Model">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Refresh MOSFET Small-Signal Model
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please review the MOSFET small-signal equivalent model in <a href="#fig-mosfet-small-signal-model" class="quarto-xref">Figure&nbsp;6</a> at this point. For the PMOS just flip the model upside-down.</p>
</div>
</div>
<div id="cell-fig-basic-ota-small-signal" class="cell" data-execution_count="25">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-small-signal" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-51" title="Figure&nbsp;35: 5-transistor OTA open-loop small-signal model. For the closed-loop model, the input voltage V_\mathrm{in,n} is connected to the output voltage V_\mathrm{out}. Note that the blue current source can be replaced by a conductance of g_\mathrm{m3,4}."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;35: 5-transistor OTA open-loop small-signal model. For the closed-loop model, the input voltage <span class="math inline">\(V_\mathrm{in,n}\)</span> is connected to the output voltage <span class="math inline">\(V_\mathrm{out}\)</span>. Note that the blue current source can be replaced by a conductance of <span class="math inline">\(g_\mathrm{m3,4}\)</span>.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We can further simplify <a href="#fig-basic-ota-small-signal" class="quarto-xref">Figure&nbsp;35</a> by realizing that we operate the circuit purely differential and thus the tail point of <span class="math inline">\(M_1\)</span> and <span class="math inline">\(M_2\)</span> can be treated like a virtual ground, we thus short <span class="math inline">\(g_\mathrm{ds5}\)</span>. Therefore, we can move <span class="math inline">\(g_\mathrm{ds2} + g_\mathrm{ds4}\)</span> in parallel to <span class="math inline">\(C_\mathrm{load}\)</span>. The current source <span class="math inline">\(g_\mathrm{m3,4} V_\mathrm{gs3}\)</span> is replaced with the equivalent conductance <span class="math inline">\(g_\mathrm{m3,4}\)</span>. All the previous steps result in the further simplified equivalent circuit shown in <a href="#fig-basic-ota-small-signal-simplified" class="quarto-xref">Figure&nbsp;36</a>.</p>
<div id="cell-fig-basic-ota-small-signal-simplified" class="cell" data-execution_count="26">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-small-signal-simplified" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-small-signal-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-simplified-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-52" title="Figure&nbsp;36: 5-transistor OTA small-signal model with further simplifications."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-simplified-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-small-signal-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;36: 5-transistor OTA small-signal model with further simplifications.
</figcaption>
</figure>
</div>
</div>
</div>
<p>In the simplified circuit model in <a href="#fig-basic-ota-small-signal-simplified" class="quarto-xref">Figure&nbsp;36</a> we can see that we have two poles in the circuit, one at the gate note of <span class="math inline">\(M_{3,4}\)</span>, and one at the output. Realizing that <span class="math inline">\(V_\mathrm{gs1} = V_\mathrm{in,p} = V_\mathrm{in}/2\)</span> and <span class="math inline">\(V_\mathrm{gs2} = V_\mathrm{in,n} = - V_\mathrm{in}/2\)</span> we can formulate KCL at the output node to <span id="eq-simple-ota-eq1"><span class="math display">\[
-g_\mathrm{m3,4} V_\mathrm{gs3} - g_\mathrm{m1,2} \left( - \frac{V_\mathrm{in}}{2} \right) - V_\mathrm{out} (g_\mathrm{ds2} + g_\mathrm{ds4} + s C_\mathrm{load}) = 0.
\tag{15}\]</span></span></p>
<p>We further realize that</p>
<p><span id="eq-simple-ota-eq2"><span class="math display">\[
V_\mathrm{gs3} = -g_\mathrm{m1,2} \frac{V_\mathrm{in}}{2} \frac{1}{g_\mathrm{m3,4} + 2 \cdot s C_\mathrm{gs3,4}}.
  \tag{16}\]</span></span></p>
<p>By combining <a href="#eq-simple-ota-eq1" class="quarto-xref">Equation&nbsp;15</a> and <a href="#eq-simple-ota-eq2" class="quarto-xref">Equation&nbsp;16</a> and after a bit of algebraic manipulation we arrive at</p>
<p><span id="eq-simple-ota-gain"><span class="math display">\[
A(s) = \frac{V_\mathrm{out}(s)}{V_\mathrm{in}(s)} = \frac{g_\mathrm{m1,2}}{2} \frac{2 \cdot g_\mathrm{m34} + 2 \cdot s C_\mathrm{gs3,4}}{(g_\mathrm{m3,4} + 2 \cdot s C_\mathrm{gs3,4}) (g_\mathrm{ds2} + g_\mathrm{ds4} + s C_\mathrm{load})}.
\tag{17}\]</span></span></p>
<p>When we inspect <a href="#eq-simple-ota-gain" class="quarto-xref">Equation&nbsp;17</a> we can see that for low frequencies the (open-loop) gain is</p>
<p><span id="eq-simple-ota-gain-dc"><span class="math display">\[
A(s \to 0) = A_0 = \frac{g_\mathrm{m1,2}}{g_\mathrm{ds2} + g_\mathrm{ds4}}
\tag{18}\]</span></span></p>
<p>which is plausible, and confirms the requirement of a high impedance at the output node. For very large frequencies we get</p>
<p><span id="eq-simple-ota-highf"><span class="math display">\[
A (s \gg) = \frac{g_\mathrm{m1,2}}{2 \cdot s C_\mathrm{load}}
\tag{19}\]</span></span></p>
<p>which is essentially the behavior of an integrator, and we can use <a href="#eq-simple-ota-highf" class="quarto-xref">Equation&nbsp;19</a> to calculate the frequency where the gain drops to <span class="math inline">\(|A(s_\mathrm{ug})| = 1 = g_\mathrm{m1,2}/|2 j \omega_\mathrm{ug} C_\mathrm{load}|\)</span>:</p>
<p><span class="math display">\[
f_\mathrm{ug} = \frac{g_\mathrm{m1,2}}{4 \pi C_\mathrm{load}}
\]</span></p>
<p>Looking at <a href="#eq-simple-ota-gain" class="quarto-xref">Equation&nbsp;17</a>, we see that we have a dominant pole at <span class="math inline">\(s_\mathrm{p}\)</span> and a pole-zero doublet with <span class="math inline">\(s_\mathrm{pd}\)</span>/<span class="math inline">\(s_\mathrm{zd}\)</span>: <span id="eq-basic-ota-dominant-pole"><span class="math display">\[
s_\mathrm{p} = -\frac{g_\mathrm{ds2} + g_\mathrm{ds4}}{C_\mathrm{load}}
\tag{20}\]</span></span> <span id="eq-basic-ota-doublet-pole"><span class="math display">\[
s_\mathrm{pd} = -\frac{g_\mathrm{m3,4}}{2 \cdot C_\mathrm{gs3,4}}
\tag{21}\]</span></span> <span id="eq-basic-ota-doublet-zero"><span class="math display">\[
s_\mathrm{zd} = -\frac{g_\mathrm{m3,4}}{C_\mathrm{gs3,4}}
\tag{22}\]</span></span></p>
<div class="callout callout-style-default callout-note callout-titled" title="Why a Pole-Zero Doublet?">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Why a Pole-Zero Doublet?
</div>
</div>
<div class="callout-body-container callout-body">
<p>Looking at <a href="#eq-basic-ota-doublet-pole" class="quarto-xref">Equation&nbsp;21</a> and <a href="#eq-basic-ota-doublet-zero" class="quarto-xref">Equation&nbsp;22</a> we see that this pair is intimately linked by the same parameters and can only move together. Hence we call it a “doublet”. The effects of pole-zero doublets on the frequency response and settling time of OTAs can be found in <span class="citation" data-cites="Kamath_1974">(<a href="#ref-Kamath_1974" role="doc-biblioref">Kamath, Meyer, and Gray 1974</a>)</span>. This paper shows that doublets may cause severe degradation of settling time while only causing minor changes in the frequency response of the amplifier.</p>
</div>
</div>
</section>
<section id="ota-noise" class="level3" data-number="8.3.2">
<h3 data-number="8.3.2" class="anchored" data-anchor-id="ota-noise"><span class="header-section-number">8.3.2</span> OTA Noise</h3>
<p>For the noise analysis we ignore the pole-zero doublet due to <span class="math inline">\(C_\mathrm{gs3,4}\)</span> (we assume minor impact due to this, hence we set <span class="math inline">\(C_\mathrm{gs3,4} = 0\)</span>) and just consider the dominant pole given by <a href="#eq-basic-ota-dominant-pole" class="quarto-xref">Equation&nbsp;20</a> due to the load capacitance. For the noise analysis at the output we set the positive input signal to ground and connect the output to the negative input, and thus starting from <a href="#fig-basic-ota-small-signal-simplified" class="quarto-xref">Figure&nbsp;36</a> we arrive at the adapted small-signal circuit shown in <a href="#fig-basic-ota-small-signal-noise" class="quarto-xref">Figure&nbsp;37</a>.</p>
<div id="cell-fig-basic-ota-small-signal-noise" class="cell" data-execution_count="27">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-small-signal-noise" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-small-signal-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-noise-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-53" title="Figure&nbsp;37: 5-transistor OTA small-signal model for noise calculation (added noise sources shown in blue)."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-noise-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-small-signal-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;37: 5-transistor OTA small-signal model for noise calculation (added noise sources shown in blue).
</figcaption>
</figure>
</div>
</div>
</div>
<p>For symmetry reasons we can set <span class="math inline">\(\overline{I_\mathrm{n1,2}^2} = \overline{I_\mathrm{n1}^2} = \overline{I_\mathrm{n2}^2}\)</span> and <span class="math inline">\(\overline{I_\mathrm{n3,4}^2} = \overline{I_\mathrm{n3}^2} = \overline{I_\mathrm{n4}^2}\)</span>. We see that we can replace the current source <span class="math inline">\(g_\mathrm{m1,2} V_\mathrm{gs2}\)</span> with its equivalent conductance of <span class="math inline">\(g_\mathrm{m1,2}\)</span>, and this conductance is in parallel to <span class="math inline">\(g_\mathrm{ds2} + g_\mathrm{ds4}\)</span>, hence <span class="math inline">\(g_\mathrm{m1,2} + g_\mathrm{ds2} + g_\mathrm{ds4} \approx g_\mathrm{m1,2}\)</span>. The resulting simplified small-signal noise equivalent circuit is shown in <a href="#fig-basic-ota-small-signal-noise-simplified" class="quarto-xref">Figure&nbsp;38</a>.</p>
<div id="cell-fig-basic-ota-small-signal-noise-simplified" class="cell" data-execution_count="28">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-small-signal-noise-simplified" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-small-signal-noise-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-noise-simplified-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-54" title="Figure&nbsp;38: 5-transistor OTA simplified small-signal model for noise calculation."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-noise-simplified-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-small-signal-noise-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;38: 5-transistor OTA simplified small-signal model for noise calculation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We see that <span class="math display">\[
\overline{V_\mathrm{gs3}^2} = \frac{1}{g_\mathrm{m3,4}^2} \left( \overline{I_\mathrm{n1}^2} + \overline{I_\mathrm{n3}^2} \right).
\]</span></p>
<div class="callout callout-style-default callout-important callout-titled" title="Noise Addition">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Noise Addition
</div>
</div>
<div class="callout-body-container callout-body">
<p>Remember that <strong>uncorrelated</strong> noise quantities need to be power-summed (i.e., <span class="math inline">\(I^2 = I_1^2 + I_2^2\)</span>)!</p>
</div>
</div>
<p>We can then sum the total output noise current <span class="math inline">\(\overline{I_\mathrm{n}}\)</span> as <span class="math display">\[
\overline{I_\mathrm{n}^2} = \overline{I_\mathrm{n2}^2} + \overline{I_\mathrm{n4}^2} + g_\mathrm{m3,4}^2 \frac{1}{g_\mathrm{m3,4}^2} \left( \overline{I_\mathrm{n1}^2} + \overline{I_\mathrm{n3}^2} \right) = 2 \left( \overline{I_\mathrm{n1,2}^2} + \overline{I_\mathrm{n3,4}^2} \right).
\]</span></p>
<p>The output noise voltage is then (using <a href="#eq-mosfet-noise" class="quarto-xref">Equation&nbsp;1</a>) <span class="math display">\[
\begin{split}
\overline{V_\mathrm{n,out}^2}(f) &amp;= \frac{\overline{I_\mathrm{n}^2}}{\left| g_\mathrm{m1,2} + s C_\mathrm{load} \right|^{2}} = \frac{\overline{I_\mathrm{n}^2}}{g_\mathrm{m1,2}^2 + (2 \pi f C_\mathrm{load})^2} \\
&amp;= \frac{8 k T (\gamma_{1,2} g_\mathrm{m1,2} + \gamma_{3,4} g_\mathrm{m3,4})}{g_\mathrm{m1,2}^2 + (2 \pi f C_\mathrm{load})^2}.
\end{split}
\]</span></p>
<p>We can use the identity <a href="#eq-integral-identity" class="quarto-xref">Equation&nbsp;9</a> to calculate the rms output noise to <span id="eq-basic-ota-output-noise"><span class="math display">\[
V_\mathrm{n,out,rms}^2 = \int_0^\infty \overline{V_\mathrm{n,out}^2}(f) \cdot df = \frac{k T}{C_\mathrm{load}} \left( 2 \gamma_{1,2} + 2 \gamma_{3,4} \frac{g_\mathrm{m3,4}}{g_\mathrm{m1,2}} \right).
\tag{23}\]</span></span></p>
<p>Inspecting <a href="#eq-basic-ota-output-noise" class="quarto-xref">Equation&nbsp;23</a> we can see that the integrated output noise is the <span class="math inline">\(k T / C\)</span> noise of the output load capacitor, enhanced by the <span class="math inline">\(\gamma_{12}\)</span> of the input differential pair, plus a (smaller) contribution of the current mirror load <span class="math inline">\(M_{3,4}\)</span>. Intuitively, this result makes sense. We learn that to reduce the output noise we should set <span class="math inline">\(g_\mathrm{m3,4} &lt; g_\mathrm{m1,2}\)</span>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Derivation of 5T-OTA Performance">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Derivation of 5T-OTA Performance
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please take your time and carefully go through the explanations and derivations for the 5-transistor-OTA in <a href="#sec-basic-ota-large-signal" class="quarto-xref">Section&nbsp;8.2</a> and <a href="#sec-basic-ota-small-signal" class="quarto-xref">Section&nbsp;8.3</a>. Try to do the calculations yourself; if you get stuck, review the previous chapters. There are additional useful derivations in <a href="#sec-5t-ota-zout" class="quarto-xref">Section&nbsp;18</a>.</p>
</div>
</div>
</section>
</section>
<section id="sec-basic-ota-sizing" class="level2" data-number="8.4">
<h2 data-number="8.4" class="anchored" data-anchor-id="sec-basic-ota-sizing"><span class="header-section-number">8.4</span> 5T-OTA Sizing</h2>
<p>Armed with the governing equations derived in <a href="#sec-basic-ota-small-signal" class="quarto-xref">Section&nbsp;8.3</a> we can now size the MOSFETs in the OTA, we remember that we have to size <span class="math inline">\(M_{1,2}\)</span> and <span class="math inline">\(M_{3,4}\)</span> equally.</p>
<p>First, we need to select a proper <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> for the MOSFET. Remembering <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a> we see that for the input differential pair we should go for a large <span class="math inline">\(g_\mathrm{m}\)</span>, thus we select a <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}= 10\)</span>. As <span class="math inline">\(g_\mathrm{ds}\)</span> of <span class="math inline">\(M_2\)</span> could limit the dc gain (<a href="#eq-simple-ota-gain-dc" class="quarto-xref">Equation&nbsp;18</a>) we go with a rather long <span class="math inline">\(L = 5\,\mu\text{m}\)</span>. For current sources a small <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> is a good idea, so we start with <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}=5\)</span> (because we can not go too low because of <span class="math inline">\(V_\mathrm{ds,sat}\)</span>) and also an <span class="math inline">\(L = 5\,\mu\text{m}\)</span>. The <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> is also useful to estimate the required drain-source voltage to keep a MOSFET in saturation (i.e., keep the <span class="math inline">\(g_\mathrm{ds}\)</span> small) with this approximate relationship:</p>
<p><span id="eq-gmid-saturation"><span class="math display">\[
V_\mathrm{ds,sat} = \frac{2}{g_\mathrm{m}/I_\mathrm{D}}
\tag{24}\]</span></span></p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: 5T-OTA Sizing">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: 5T-OTA Sizing
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please size the 5T-OTA according to the previous <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> and <span class="math inline">\(L\)</span> suggestions. Please calculate the <span class="math inline">\(W\)</span> of <span class="math inline">\(M_{1-6}\)</span> and the total supply current. Please check wether gain error, total output noise, and turn-on settling is met with the calculated devices sizes and bias currents.</p>
</div>
</div>
<p>The sizing procedure and its calculation are best performed in a Jupyter notebook, as we can easily look up the exact data from the pre-computed tables:</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Solution: 5T-OTA Sizing">
<div class="callout-header d-flex align-content-center collapsed" data-bs-toggle="collapse" data-bs-target=".callout-55-contents" aria-controls="callout-55" aria-expanded="false" aria-label="Toggle callout">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Solution: 5T-OTA Sizing
</div>
<div class="callout-btn-toggle d-inline-block border-0 py-1 ps-1 pe-0 float-end"><i class="callout-toggle"></i></div>
</div>
<div id="callout-55" class="callout-55-contents callout-collapse collapse">
<div class="callout-body-container callout-body">
<section id="sizing-for-basic-5t-ota" class="level1 unnumbered unlisted quarto-embed-nb-cell">
<h1 class="unnumbered unlisted">Sizing for Basic 5T-OTA</h1>
<p><strong>Copyright 2024-2025 Harald Pretl</strong></p>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0</p>
<div id="cell-1" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;jupyter&quot;,&quot;value&quot;:{&quot;source_hidden&quot;:true}}" data-execution_count="1">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb1"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="co"># read table data</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a><span class="im">from</span> pygmid <span class="im">import</span> Lookup <span class="im">as</span> lk</span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a><span class="im">import</span> numpy <span class="im">as</span> np</span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>lv_nmos <span class="op">=</span> lk(<span class="st">'sg13_lv_nmos.mat'</span>)</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>lv_pmos <span class="op">=</span> lk(<span class="st">'sg13_lv_pmos.mat'</span>)</span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a><span class="co"># list of parameters: VGS, VDS, VSB, L, W, NFING, ID, VT, GM, GMB, GDS, CGG, CGB, CGD, CGS, CDD, CSS, STH, SFL</span></span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a><span class="co"># if not specified, minimum L, VDS=max(vgs)/2=0.9 and VSB=0 are used </span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</div>
<div id="cell-2" class="cell" data-execution_count="2">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb2"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="co"># define the given parameters as taken from the specification table or inital guesses</span></span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a>c_load <span class="op">=</span> <span class="fl">50e-15</span></span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a>gm_id_m12 <span class="op">=</span> <span class="dv">10</span></span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a>gm_id_m34 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a>gm_id_m56 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb2-6"><a href="#cb2-6" aria-hidden="true" tabindex="-1"></a>l_12 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb2-7"><a href="#cb2-7" aria-hidden="true" tabindex="-1"></a>l_34 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb2-8"><a href="#cb2-8" aria-hidden="true" tabindex="-1"></a>l_56 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb2-9"><a href="#cb2-9" aria-hidden="true" tabindex="-1"></a>f_bw <span class="op">=</span> <span class="fl">10e6</span> <span class="co"># -3dB bandwidth of the voltage buffer</span></span>
<span id="cb2-10"><a href="#cb2-10" aria-hidden="true" tabindex="-1"></a>i_total_limit <span class="op">=</span> <span class="fl">10e-6</span></span>
<span id="cb2-11"><a href="#cb2-11" aria-hidden="true" tabindex="-1"></a>i_bias_in <span class="op">=</span> <span class="fl">20e-6</span></span>
<span id="cb2-12"><a href="#cb2-12" aria-hidden="true" tabindex="-1"></a>output_voltage <span class="op">=</span> <span class="fl">1.3</span></span>
<span id="cb2-13"><a href="#cb2-13" aria-hidden="true" tabindex="-1"></a>vin_min <span class="op">=</span> <span class="fl">0.7</span></span>
<span id="cb2-14"><a href="#cb2-14" aria-hidden="true" tabindex="-1"></a>vin_max <span class="op">=</span> <span class="fl">0.9</span></span>
<span id="cb2-15"><a href="#cb2-15" aria-hidden="true" tabindex="-1"></a>vdd_min <span class="op">=</span> <span class="fl">1.45</span></span>
<span id="cb2-16"><a href="#cb2-16" aria-hidden="true" tabindex="-1"></a>vdd_max <span class="op">=</span> <span class="fl">1.55</span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</div>
<div id="cell-3" class="cell" data-execution_count="3">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb3"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we get the required gm of M1/2 from the -3dB bandwidth requirement of the voltage buffer specification</span></span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true" tabindex="-1"></a><span class="co"># note that the -3dB bandwidth of the voltage buffer with gain Av=1 is equal to the unity gain bandwidth</span></span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true" tabindex="-1"></a><span class="co"># of the ota, hence we wet them equal here</span></span>
<span id="cb3-4"><a href="#cb3-4" aria-hidden="true" tabindex="-1"></a><span class="co"># we add a factor of 3 to allow for PVT variation plus additional MOSFET parasitic loading</span></span>
<span id="cb3-5"><a href="#cb3-5" aria-hidden="true" tabindex="-1"></a>gm_m12 <span class="op">=</span> f_bw <span class="op">*</span> <span class="dv">3</span> <span class="op">*</span> <span class="dv">4</span><span class="op">*</span>np.pi<span class="op">*</span>c_load</span>
<span id="cb3-6"><a href="#cb3-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gm12 ='</span>, <span class="bu">round</span>(gm_m12<span class="op">/</span><span class="fl">1e-3</span>, <span class="dv">4</span>), <span class="st">'mS'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>gm12 = 0.0188 mS</code></pre>
</div>
</div>
<div id="cell-4" class="cell" data-execution_count="4">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb5"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="co"># since we know gm12 and the gmid we can calculate the bias current</span></span>
<span id="cb5-2"><a href="#cb5-2" aria-hidden="true" tabindex="-1"></a>id_m12 <span class="op">=</span> gm_m12 <span class="op">/</span> gm_id_m12</span>
<span id="cb5-3"><a href="#cb5-3" aria-hidden="true" tabindex="-1"></a>i_total <span class="op">=</span> <span class="dv">2</span><span class="op">*</span>id_m12</span>
<span id="cb5-4"><a href="#cb5-4" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'i_total (exact) ='</span>, <span class="bu">round</span>(i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µA'</span>)</span>
<span id="cb5-5"><a href="#cb5-5" aria-hidden="true" tabindex="-1"></a><span class="co"># we round to 0.5µA bias currents</span></span>
<span id="cb5-6"><a href="#cb5-6" aria-hidden="true" tabindex="-1"></a>i_total <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(i_total <span class="op">/</span> <span class="fl">1e-6</span> <span class="op">*</span> <span class="dv">2</span>) <span class="op">/</span> <span class="dv">2</span> <span class="op">*</span> <span class="fl">1e-6</span>, <span class="fl">0.5e-6</span>)</span>
<span id="cb5-7"><a href="#cb5-7" aria-hidden="true" tabindex="-1"></a>id_m12 <span class="op">=</span> i_total<span class="op">/</span><span class="dv">2</span></span>
<span id="cb5-8"><a href="#cb5-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb5-9"><a href="#cb5-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'i_total (rounded) ='</span>, i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="st">'µA'</span>)</span>
<span id="cb5-10"><a href="#cb5-10" aria-hidden="true" tabindex="-1"></a><span class="cf">if</span> i_total <span class="op">&lt;</span> i_total_limit:</span>
<span id="cb5-11"><a href="#cb5-11" aria-hidden="true" tabindex="-1"></a>    <span class="bu">print</span>(<span class="st">'[info] power consumption target is met!'</span>)</span>
<span id="cb5-12"><a href="#cb5-12" aria-hidden="true" tabindex="-1"></a><span class="cf">else</span>:</span>
<span id="cb5-13"><a href="#cb5-13" aria-hidden="true" tabindex="-1"></a>    <span class="bu">print</span>(<span class="st">'[info] power consumption target is NOT met!'</span>) </span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>i_total (exact) = 3.8 µA
i_total (rounded) = 4.0 µA
[info] power consumption target is met!</code></pre>
</div>
</div>
<div id="cell-5" class="cell" data-execution_count="5">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb7"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we calculate the dc gain</span></span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a>gm_gds_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a>gm_gds_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb7-4"><a href="#cb7-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-5"><a href="#cb7-5" aria-hidden="true" tabindex="-1"></a>gds_m12 <span class="op">=</span> gm_m12 <span class="op">/</span> gm_gds_m12</span>
<span id="cb7-6"><a href="#cb7-6" aria-hidden="true" tabindex="-1"></a>gm_m34 <span class="op">=</span> gm_id_m34 <span class="op">*</span> i_total<span class="op">/</span><span class="dv">2</span></span>
<span id="cb7-7"><a href="#cb7-7" aria-hidden="true" tabindex="-1"></a>gds_m34 <span class="op">=</span> gm_m34 <span class="op">/</span> gm_gds_m34</span>
<span id="cb7-8"><a href="#cb7-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-9"><a href="#cb7-9" aria-hidden="true" tabindex="-1"></a>a0 <span class="op">=</span> gm_m12 <span class="op">/</span> (gds_m12 <span class="op">+</span> gds_m34)</span>
<span id="cb7-10"><a href="#cb7-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'a0 ='</span>, <span class="bu">round</span>(<span class="dv">20</span><span class="op">*</span>np.log10(a0), <span class="dv">1</span>), <span class="st">'dB'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>a0 = 34.8 dB</code></pre>
</div>
</div>
<div id="cell-6" class="cell" data-execution_count="6">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb9"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb9-1"><a href="#cb9-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we calculate the MOSFET capacitance which adds to Cload, to see the impact on the BW</span></span>
<span id="cb9-2"><a href="#cb9-2" aria-hidden="true" tabindex="-1"></a>gm_cgs_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_CGS'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb9-3"><a href="#cb9-3" aria-hidden="true" tabindex="-1"></a>gm_cdd_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_CDD'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb9-4"><a href="#cb9-4" aria-hidden="true" tabindex="-1"></a>gm_cdd_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'GM_CDD'</span>, GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb9-5"><a href="#cb9-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb9-6"><a href="#cb9-6" aria-hidden="true" tabindex="-1"></a>c_load_parasitic <span class="op">=</span> <span class="bu">abs</span>(gm_m12<span class="op">/</span>gm_cgs_m12) <span class="op">+</span> <span class="bu">abs</span>(gm_m12<span class="op">/</span>gm_cdd_m12) <span class="op">+</span> <span class="bu">abs</span>(gm_m34<span class="op">/</span>gm_cdd_m34)</span>
<span id="cb9-7"><a href="#cb9-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'additional load capacitance ='</span>, <span class="bu">round</span>(c_load_parasitic<span class="op">/</span><span class="fl">1e-15</span>, <span class="dv">1</span>), <span class="st">'fF'</span>)</span>
<span id="cb9-8"><a href="#cb9-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb9-9"><a href="#cb9-9" aria-hidden="true" tabindex="-1"></a>f_bw <span class="op">=</span> gm_m12 <span class="op">/</span> (<span class="dv">4</span><span class="op">*</span>np.pi <span class="op">*</span> (c_load <span class="op">+</span> c_load_parasitic))</span>
<span id="cb9-10"><a href="#cb9-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'unity gain bandwidth incl. parasitics ='</span>, <span class="bu">round</span>(f_bw<span class="op">/</span><span class="fl">1e6</span>, <span class="dv">2</span>), <span class="st">'MHz'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>additional load capacitance = 54.9 fF
unity gain bandwidth incl. parasitics = 14.3 MHz</code></pre>
</div>
</div>
<div id="cell-7" class="cell" data-execution_count="7">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb11"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb11-1"><a href="#cb11-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we can now look up the VGS of the MOSFET</span></span>
<span id="cb11-2"><a href="#cb11-2" aria-hidden="true" tabindex="-1"></a>vgs_m12 <span class="op">=</span> lv_nmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="fl">0.0</span>)</span>
<span id="cb11-3"><a href="#cb11-3" aria-hidden="true" tabindex="-1"></a>vgs_m34 <span class="op">=</span> lv_pmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="fl">0.0</span>) </span>
<span id="cb11-4"><a href="#cb11-4" aria-hidden="true" tabindex="-1"></a>vgs_m56 <span class="op">=</span> lv_nmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m56, L<span class="op">=</span>l_56, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="fl">0.0</span>) </span>
<span id="cb11-5"><a href="#cb11-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb11-6"><a href="#cb11-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_12 ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m12), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb11-7"><a href="#cb11-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_34 ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m34), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb11-8"><a href="#cb11-8" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_56 ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m56), <span class="dv">3</span>), <span class="st">'V'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>vgs_12 = 0.367 V
vgs_34 = 0.729 V
vgs_56 = 0.591 V</code></pre>
</div>
</div>
<div id="cell-8" class="cell" data-execution_count="8">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb13"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb13-1"><a href="#cb13-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate settling time due to slewing with the calculated bias current</span></span>
<span id="cb13-2"><a href="#cb13-2" aria-hidden="true" tabindex="-1"></a>t_slew <span class="op">=</span> (c_load <span class="op">+</span> c_load_parasitic) <span class="op">*</span> output_voltage <span class="op">/</span> i_total</span>
<span id="cb13-3"><a href="#cb13-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'slewing time ='</span>, <span class="bu">round</span>(t_slew<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb13-4"><a href="#cb13-4" aria-hidden="true" tabindex="-1"></a>t_settle <span class="op">=</span> <span class="dv">5</span><span class="op">/</span>(<span class="dv">2</span><span class="op">*</span>np.pi<span class="op">*</span>f_bw)</span>
<span id="cb13-5"><a href="#cb13-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'settling time ='</span>, <span class="bu">round</span>(t_settle<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>slewing time = 0.034 µs
settling time = 0.056 µs</code></pre>
</div>
</div>
<div id="cell-9" class="cell" data-execution_count="9">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb15"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb15-1"><a href="#cb15-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate voltage gain error</span></span>
<span id="cb15-2"><a href="#cb15-2" aria-hidden="true" tabindex="-1"></a>gain_error <span class="op">=</span> a0 <span class="op">/</span> (<span class="dv">1</span> <span class="op">+</span> a0)</span>
<span id="cb15-3"><a href="#cb15-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'voltage gain error ='</span>, <span class="bu">round</span>((gain_error<span class="op">-</span><span class="dv">1</span>)<span class="op">*</span><span class="dv">100</span>, <span class="dv">1</span>), <span class="st">'%'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>voltage gain error = -1.8 %</code></pre>
</div>
</div>
<div id="cell-10" class="cell" data-execution_count="10">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb17"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb17-1"><a href="#cb17-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate total rms output noise</span></span>
<span id="cb17-2"><a href="#cb17-2" aria-hidden="true" tabindex="-1"></a>sth_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'STH_GM'</span>, VGS<span class="op">=</span>vgs_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>) <span class="op">*</span> gm_m12</span>
<span id="cb17-3"><a href="#cb17-3" aria-hidden="true" tabindex="-1"></a>gamma_m12 <span class="op">=</span> sth_m12<span class="op">/</span>(<span class="dv">4</span><span class="op">*</span><span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span><span class="op">*</span>gm_m12)</span>
<span id="cb17-4"><a href="#cb17-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb17-5"><a href="#cb17-5" aria-hidden="true" tabindex="-1"></a>sth_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'STH_GM'</span>, VGS<span class="op">=</span>vgs_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span><span class="fl">0.75</span>, VSB<span class="op">=</span><span class="dv">0</span>) <span class="op">*</span> gm_m34</span>
<span id="cb17-6"><a href="#cb17-6" aria-hidden="true" tabindex="-1"></a>gamma_m34 <span class="op">=</span> sth_m34<span class="op">/</span>(<span class="dv">4</span><span class="op">*</span><span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span><span class="op">*</span>gm_m34)</span>
<span id="cb17-7"><a href="#cb17-7" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb17-8"><a href="#cb17-8" aria-hidden="true" tabindex="-1"></a>output_noise_rms <span class="op">=</span> np.sqrt(<span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span> <span class="op">/</span> (c_load <span class="op">+</span> c_load_parasitic) <span class="op">*</span> (<span class="dv">2</span><span class="op">*</span>gamma_m12 <span class="op">+</span> <span class="dv">2</span><span class="op">*</span>gamma_m34 <span class="op">*</span> gm_m34<span class="op">/</span>gm_m12))</span>
<span id="cb17-9"><a href="#cb17-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'output noise ='</span>, <span class="bu">round</span>(output_noise_rms<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µVrms'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>output noise = 354.2 µVrms</code></pre>
</div>
</div>
<div id="cell-11" class="cell" data-execution_count="11">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb19"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb19-1"><a href="#cb19-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate all widths</span></span>
<span id="cb19-2"><a href="#cb19-2" aria-hidden="true" tabindex="-1"></a>id_w_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vgs_m12, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb19-3"><a href="#cb19-3" aria-hidden="true" tabindex="-1"></a>w_12 <span class="op">=</span> id_m12 <span class="op">/</span> id_w_m12</span>
<span id="cb19-4"><a href="#cb19-4" aria-hidden="true" tabindex="-1"></a>w_12_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_12<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb19-5"><a href="#cb19-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2 W ='</span>, <span class="bu">round</span>(w_12, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_12_round, <span class="st">'um'</span>)</span>
<span id="cb19-6"><a href="#cb19-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-7"><a href="#cb19-7" aria-hidden="true" tabindex="-1"></a>id_m34 <span class="op">=</span> id_m12</span>
<span id="cb19-8"><a href="#cb19-8" aria-hidden="true" tabindex="-1"></a>id_w_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span>vgs_m34, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb19-9"><a href="#cb19-9" aria-hidden="true" tabindex="-1"></a>w_34 <span class="op">=</span> id_m34 <span class="op">/</span> id_w_m34</span>
<span id="cb19-10"><a href="#cb19-10" aria-hidden="true" tabindex="-1"></a>w_34_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_34<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>) </span>
<span id="cb19-11"><a href="#cb19-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4 W ='</span>, <span class="bu">round</span>(w_34, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_34_round, <span class="st">'um'</span>)</span>
<span id="cb19-12"><a href="#cb19-12" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-13"><a href="#cb19-13" aria-hidden="true" tabindex="-1"></a>id_w_m5 <span class="op">=</span> lv_nmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m56, L<span class="op">=</span>l_56, VDS<span class="op">=</span>vgs_m56, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb19-14"><a href="#cb19-14" aria-hidden="true" tabindex="-1"></a>w_5 <span class="op">=</span> i_total <span class="op">/</span> id_w_m5</span>
<span id="cb19-15"><a href="#cb19-15" aria-hidden="true" tabindex="-1"></a>w_5_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_5<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb19-16"><a href="#cb19-16" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M5 W ='</span>, <span class="bu">round</span>(w_5, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_5_round, <span class="st">'um'</span>)</span>
<span id="cb19-17"><a href="#cb19-17" aria-hidden="true" tabindex="-1"></a>w_6 <span class="op">=</span> w_5_round <span class="op">*</span> i_bias_in <span class="op">/</span> i_total</span>
<span id="cb19-18"><a href="#cb19-18" aria-hidden="true" tabindex="-1"></a>w_6_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_6<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb19-19"><a href="#cb19-19" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M6 W ='</span>, <span class="bu">round</span>(w_6_round, <span class="dv">2</span>), <span class="st">'um'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>M1/2 W = 1.77 um, rounded W = 2.0 um
M3/4 W = 1.64 um, rounded W = 1.5 um
M5 W = 0.74 um, rounded W = 0.5 um
M6 W = 2.5 um</code></pre>
</div>
</div>
<div id="cell-12" class="cell" data-quarto-private-1="{&quot;key&quot;:&quot;jupyter&quot;,&quot;value&quot;:{&quot;source_hidden&quot;:true}}" data-execution_count="12">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb21"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb21-1"><a href="#cb21-1" aria-hidden="true" tabindex="-1"></a><span class="co"># print out final design values</span></span>
<span id="cb21-2"><a href="#cb21-2" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'5T-OTA dimensioning:'</span>)</span>
<span id="cb21-3"><a href="#cb21-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'--------------------'</span>)</span>
<span id="cb21-4"><a href="#cb21-4" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2 W='</span>, w_12_round, <span class="st">', L='</span>, l_12)</span>
<span id="cb21-5"><a href="#cb21-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4 W='</span>, w_34_round, <span class="st">', L='</span>, l_34)</span>
<span id="cb21-6"><a href="#cb21-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M5   W='</span>, w_5_round, <span class="st">', L='</span>, l_56)</span>
<span id="cb21-7"><a href="#cb21-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M6   W='</span>, w_6_round, <span class="st">', L='</span>, l_56)</span>
<span id="cb21-8"><a href="#cb21-8" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>()</span>
<span id="cb21-9"><a href="#cb21-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'5T-OTA performance summary:'</span>)</span>
<span id="cb21-10"><a href="#cb21-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'---------------------------'</span>)</span>
<span id="cb21-11"><a href="#cb21-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'supply current ='</span>, <span class="bu">round</span>(i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µA'</span>)</span>
<span id="cb21-12"><a href="#cb21-12" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'output noise ='</span>, <span class="bu">round</span>(output_noise_rms<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µVrms'</span>)</span>
<span id="cb21-13"><a href="#cb21-13" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'voltage gain error ='</span>, <span class="bu">round</span>((gain_error<span class="op">-</span><span class="dv">1</span>)<span class="op">*</span><span class="dv">100</span>, <span class="dv">1</span>), <span class="st">'%'</span>)</span>
<span id="cb21-14"><a href="#cb21-14" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'unity gain bandwidth incl. parasitics ='</span>, <span class="bu">round</span>(f_bw<span class="op">/</span><span class="fl">1e6</span>, <span class="dv">2</span>), <span class="st">'MHz'</span>)</span>
<span id="cb21-15"><a href="#cb21-15" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'turn-on time (slewing+settling) ='</span>, <span class="bu">round</span>((t_slew<span class="op">+</span>t_settle)<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb21-16"><a href="#cb21-16" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>()</span>
<span id="cb21-17"><a href="#cb21-17" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'5T-OTA bias point check:'</span>)</span>
<span id="cb21-18"><a href="#cb21-18" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'------------------------'</span>)</span>
<span id="cb21-19"><a href="#cb21-19" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M1 ='</span>, <span class="bu">round</span>(vdd_min<span class="op">-</span>vgs_m34<span class="op">+</span>vgs_m12<span class="op">-</span>vin_max, <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb21-20"><a href="#cb21-20" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M4 ='</span>, <span class="bu">round</span>(vdd_min<span class="op">-</span>vin_max, <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb21-21"><a href="#cb21-21" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M5 ='</span>, <span class="bu">round</span>(vin_min<span class="op">-</span>vgs_m12, <span class="dv">3</span>), <span class="st">'V'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>5T-OTA dimensioning:
--------------------
M1/2 W= 2.0 , L= 5
M3/4 W= 1.5 , L= 5
M5   W= 0.5 , L= 5
M6   W= 2.5 , L= 5

5T-OTA performance summary:
---------------------------
supply current = 4.0 µA
output noise = 354.2 µVrms
voltage gain error = -1.8 %
unity gain bandwidth incl. parasitics = 14.3 MHz
turn-on time (slewing+settling) = 0.09 µs

5T-OTA bias point check:
------------------------
headroom M1 = 0.188 V
headroom M4 = 0.55 V
headroom M5 = 0.333 V</code></pre>
</div>
</div>
<a class="quarto-notebook-link" id="nblink-4" href="gmid/sizing_basic_ota-preview.html#cell-0">Source: Sizing for Basic 5T-OTA</a></section>
</div>
</div>
</div>
</section>
<section id="sec-basic-ota-simulation" class="level2" data-number="8.5">
<h2 data-number="8.5" class="anchored" data-anchor-id="sec-basic-ota-simulation"><span class="header-section-number">8.5</span> 5T-OTA Simulation</h2>
<p>With the initial sizing of the MOSFETs of the 5T-OTA done, we can design the 5T-OTA circuit and setup a simulation testbench to check the performance parameters. Since this is the first time we draw a more complex schematic, and use a hierarchical design, we should note that drawing a schematic is an art, and there exists a set of rules and recommendations how to name pins, how to use annotations, and so on. Please read <a href="#sec-designers-etiquette" class="quarto-xref">Section&nbsp;22</a> before you start into your design work.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: 5T-OTA Design and Testbench">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: 5T-OTA Design and Testbench
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please design the circuit of the 5T-OTA. Put the OTA circuit in a separate schematic, create a symbol for it, and use this symbol in a testbench you create in Xschem for this 5T-OTA used as a voltage buffer as shown in <a href="#fig-voltage-buffer-ota" class="quarto-xref">Figure&nbsp;33</a>. Use typical conditions for the simulation, and check how well the specification in <a href="#tbl-voltage-buffer-spec" class="quarto-xref">Table&nbsp;2</a> is met, and how well the derivations in <a href="#sec-basic-ota-large-signal" class="quarto-xref">Section&nbsp;8.2</a> and <a href="#sec-basic-ota-small-signal" class="quarto-xref">Section&nbsp;8.3</a> fit to the simulation results.</p>
<p>If you get stuck, you can find the testbench and 5T-OTA schematic <a href="./xschem/ota-5t_tb-ac.svg">here</a> (for the small-signal analysis) and <a href="./xschem/ota-5t_tb-tran.svg">here</a> (for the large-signal settling simulation). For interested students, the loop gain analysis with Middlebrook’s and Tian’s method of the 5T-OTA can be found <a href="./xschem/ota-5t_tb-loopgain.svg">here</a>.</p>
</div>
</div>
</section>
<section id="sec-mimatch" class="level2" data-number="8.6">
<h2 data-number="8.6" class="anchored" data-anchor-id="sec-mimatch"><span class="header-section-number">8.6</span> Component Mismatch</h2>
<section id="sec-mosfet-mismatch" class="level3" data-number="8.6.1">
<h3 data-number="8.6.1" class="anchored" data-anchor-id="sec-mosfet-mismatch"><span class="header-section-number">8.6.1</span> MOSFET Mismatch</h3>
<p>So far, we have assumed that implemented MOSFETs show no difference from device to device, which means that two transistors behave completely identical, and the resulting differential circuits are fully symmetric. However, due to manufacturing tolerances, this is not the case in reality. MOSFETs will show <strong>mismatch</strong> due to tiny random fluctuations in manufacturing, and we have to account for this. The mismatch parameters for various components are summarized in <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>.</p>
<p>For a typical MOSFET, we usually consider two main mismatch effects <span class="citation" data-cites="Pelgrom_1989">(<a href="#ref-Pelgrom_1989" role="doc-biblioref">Pelgrom, Duinmaijer, and Welbers 1989</a>)</span>:</p>
<ul>
<li>A variation of the threshold voltage (mainly due to variations in doping levels).</li>
<li>A variation of the critical dimensions of the MOSFET (<span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span> as well as vertical dimensions).</li>
</ul>
<p>Both effects influence the drain current of the MOSFET, and they are indirectly proportional to the size of the MOSFET. So, if we want to reduce the mismatch, we have to increase the size of the MOSFET by increasing its gate area <span class="math inline">\(W \cdot L\)</span>.</p>
<p>If we formulate the drain current mismatch standard deviation <span class="math inline">\(\sigma\left\{\Delta I_\mathrm{D}/ I_\mathrm{D}\right\}\)</span> of two nominally identical MOSFET we get</p>
<p><span id="eq-mosfet-mismatch"><span class="math display">\[
\sigma\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} = \frac{A_\mathrm{mosfet}}{\sqrt{W L}}
\tag{25}\]</span></span></p>
<p>with <span class="math inline">\(A_\mathrm{mosfet}\)</span> being a mismatch parameter for a given CMOS technology and <span class="math inline">\(\sigma\left\{\cdot\right\}\)</span> being the standard deviation of the parameter in parentheses.</p>
<div class="callout callout-style-default callout-note callout-titled" title="MOSFET Mismatch">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>MOSFET Mismatch
</div>
</div>
<div class="callout-body-container callout-body">
<p>Usually, the mismatch in MOSFETs is characterized via two mismatch parameters <span class="citation" data-cites="Pelgrom_1989">(<a href="#ref-Pelgrom_1989" role="doc-biblioref">Pelgrom, Duinmaijer, and Welbers 1989</a>)</span>:</p>
<ul>
<li>The threshold voltage mismatch standard deviation</li>
</ul>
<p><span id="eq-mosfet-mismatch-vth"><span class="math display">\[
\sigma\left\{\Delta V_\mathrm{th}\right\} = \frac{A_\mathrm{vth}}{\sqrt{W L}}
\tag{26}\]</span></span></p>
<ul>
<li>and standard deviation of the size mismatch</li>
</ul>
<p><span id="eq-mosfet-mismatch-kp"><span class="math display">\[
\sigma\left\{\frac{\Delta (W/L)}{(W/L)}\right\} = \frac{A_\mathrm{k}}{\sqrt{W L}}.
\tag{27}\]</span></span></p>
<p>The resulting standard deviation of the input offset voltage <span class="math inline">\(V_\mathrm{offs}\)</span> of a differential pair with small <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> is then given by <span class="citation" data-cites="Razavi_Analog_CMOS">(<a href="#ref-Razavi_Analog_CMOS" role="doc-biblioref">Razavi 2017</a>)</span> <span id="eq-diffpair-offset"><span class="math display">\[
V_\mathrm{offs} = \sqrt{\left( \frac{V_\mathrm{GS}- V_\mathrm{th}}{2} \right)^2 \cdot \sigma^2\left\{\frac{\Delta (W/L)}{{(W/L)}}\right\} + \sigma^2\left\{\Delta V_\mathrm{th}\right\}}.
\tag{28}\]</span></span></p>
<p>The mismatch in the drain current of two current-mirror transistors, characterized as the standard deviation and for small <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>, is given by <span class="citation" data-cites="Razavi_Analog_CMOS">(<a href="#ref-Razavi_Analog_CMOS" role="doc-biblioref">Razavi 2017</a>)</span></p>
<p><span id="eq-currentmirror-offset"><span class="math display">\[
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} = \sigma^2\left\{\frac{\Delta (W/L)}{(W/L)}\right\} + 4 \cdot \sigma^2\left\{\frac{\Delta V_\mathrm{th}}{V_\mathrm{GS}- V_\mathrm{th}}\right\}.
\tag{29}\]</span></span></p>
<p>To minimize the input offset voltage in a differential pair we should strive to minimize <span class="math inline">\(V_\mathrm{GS}\)</span> (i.e., to maximize <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>, see <a href="#eq-diffpair-offset" class="quarto-xref">Equation&nbsp;28</a>) and to minimize the mismatch in current mirrors we should target a large <span class="math inline">\(V_\mathrm{GS}\)</span> (i.e., to minimize <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span>, see <a href="#eq-currentmirror-offset" class="quarto-xref">Equation&nbsp;29</a>). In both cases the MOSFET area <span class="math inline">\(W \cdot L\)</span> needs to be large enough (see <a href="#eq-mosfet-mismatch-vth" class="quarto-xref">Equation&nbsp;26</a> and <a href="#eq-mosfet-mismatch-kp" class="quarto-xref">Equation&nbsp;27</a>).</p>
</div>
</div>
<p>How can we now cope with mismatch in design and simulation? We can account the transitor mismatch according to <a href="#eq-mosfet-mismatch-vth" class="quarto-xref">Equation&nbsp;26</a> and <a href="#eq-mosfet-mismatch-kp" class="quarto-xref">Equation&nbsp;27</a> in circuit analysis and quantify its effect. We can then take this into account when performing the circuit sizing procedure.</p>
<p>We can also simulate the effects of MOSFET mismatch on circuit performance by doing a <a href="https://en.wikipedia.org/wiki/Monte_Carlo_method"><strong>Monte Carlo</strong></a> simulation. Here, a random realization of the variations of all circuit components (where mismatch is modelled) is taken and the circuit is simulated. Then, another random realization is simulated, and so on. In summary, we run the same simulation for different realizations <span class="math inline">\(N\)</span> times and evaluate the resulting variations of the circuit parameters. If <span class="math inline">\(N\)</span> is large enough then the distributions should approach a <a href="https://en.wikipedia.org/wiki/Normal_distribution">Gaussian distribution</a>, and we can then estimate the variances of the circuit parameters. Using statistical analysis we can then assess the <a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication#Device_yield"><strong>yield</strong></a> of a circuit, i.e., how many circuit realizations will meet the specification.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Number of Monte Carlo Simulation Runs">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Number of Monte Carlo Simulation Runs
</div>
</div>
<div class="callout-body-container callout-body">
<p>The number of Monte Carlo simulation runs <span class="math inline">\(N\)</span> has to be large enough to approach Gaussian distributions to allow estimation of the variances. However, this comes at the cost of a large simulation time, so a balance has to be found. Often, <span class="math inline">\(N = 250\)</span> is a good compromise between simulation time and well-behaved parameter distributions.</p>
</div>
</div>
<p>As you can see in the previous discussion, running Monte Carlo simulations is a tedious process due to the large number of involved simulations and the required data processing of the heaps of simulation data. Luckily, CACE supports this type of simulation, and we will use it in <a href="#sec-basic-ota-simulation-pvt" class="quarto-xref">Section&nbsp;8.7</a>.</p>
</section>
<section id="sec-resistor-mismatch" class="level3" data-number="8.6.2">
<h3 data-number="8.6.2" class="anchored" data-anchor-id="sec-resistor-mismatch"><span class="header-section-number">8.6.2</span> Resistor Mismatch</h3>
<p>Similar to the MOSFET mismatch discussed in <a href="#sec-mosfet-mismatch" class="quarto-xref">Section&nbsp;8.6.1</a>, resistors will also show mismatch. Equivalently to <a href="#eq-mosfet-mismatch" class="quarto-xref">Equation&nbsp;25</a> the standard deviation of the resistor mismatch <span class="math inline">\(\sigma\left\{\Delta R / R\right\}\)</span> can be characterized by</p>
<p><span id="eq-resistor-mismatch"><span class="math display">\[
\sigma\left\{\frac{\Delta R}{R}\right\} = \frac{A_\mathrm{res}}{\sqrt{W L}}
\tag{30}\]</span></span></p>
<p>with <span class="math inline">\(A_\mathrm{res}\)</span> being a mismatch parameter for a given CMOS technology.</p>
<p>With <a href="#eq-resistor-mismatch" class="quarto-xref">Equation&nbsp;30</a> we now have two criteria for how to select the width <span class="math inline">\(W\)</span> of a specific resistor (the length <span class="math inline">\(L\)</span> is then derived from the required resistance value with <span class="math inline">\(R = R_\square \cdot L / W\)</span>):</p>
<ol type="1">
<li>The current handling capability (the larger the <span class="math inline">\(W\)</span>, the more dc current a resistor can carry), and</li>
<li>the resistor mismatch (the larger the <span class="math inline">\(W\)</span>, the larger the <span class="math inline">\(W L\)</span> for a given <span class="math inline">\(L/W\)</span>).</li>
</ol>
<p>If a resistor’s dimensions are not limited by the two criteria above then we usually choose the minimum width that is allowed for a given resistor in a specific technology (for SG13G2 it is <span class="math inline">\(L_\mathrm{min} = 0.5\,\mu\text{m}\)</span>) to save area and to minimize the parasitic capacitance of the resistor to substrate.</p>
</section>
<section id="sec-capacitor-mismatch" class="level3" data-number="8.6.3">
<h3 data-number="8.6.3" class="anchored" data-anchor-id="sec-capacitor-mismatch"><span class="header-section-number">8.6.3</span> Capacitor Mismatch</h3>
<p>Similar to the resistor matching discussed in <a href="#sec-resistor-mismatch" class="quarto-xref">Section&nbsp;8.6.2</a>, capacitors will also show mismatch. Equivalently to <a href="#eq-mosfet-mismatch" class="quarto-xref">Equation&nbsp;25</a> the standard deviation of the capacitor mismatch <span class="math inline">\(\sigma\left\{\Delta C / C\right\}\)</span> can be characterized by</p>
<p><span id="eq-capacitor-mismatch"><span class="math display">\[
\sigma\left\{\frac{\Delta C}{C}\right\} = \frac{A_\mathrm{cap}}{\sqrt{W L}}
\tag{31}\]</span></span></p>
</section>
</section>
<section id="sec-basic-ota-simulation-pvt" class="level2" data-number="8.7">
<h2 data-number="8.7" class="anchored" data-anchor-id="sec-basic-ota-simulation-pvt"><span class="header-section-number">8.7</span> 5T-OTA Simulation versus PVT and MC</h2>
<p>As you have seen in <a href="#sec-basic-ota-simulation" class="quarto-xref">Section&nbsp;8.5</a> running simulations by hand is tedious. When we want to check the overall performance, we have to run many simulations over various conditions:</p>
<ol type="1">
<li>The supply voltage of the circuit has tolerances, and thus we need to check the performance against this variation.</li>
<li>The temperature at which the circuit is operated is likely changing. Also the performance against this has to be verified.</li>
<li>When manufacturing the wafers random variations in various process parameters lead to changed parameters of the integrated circuit components. In order to check for this effect, wafer foundries provide model files which shall cover these manufacturing excursions. Simplified, this leads to a slower or faster MOSFET, and usually NMOS and PMOS are not correlated, so we have the process corners <strong>SS</strong>, <strong>SF</strong>, <strong>TT</strong>, <strong>FS</strong>, and <strong>FF</strong>. So far, we have only used the <strong>TT</strong> models in our simulations.</li>
</ol>
<p>The variations listed in the previous list are abbreviated as <strong>PVT</strong> (process, voltage, temperature) variations. In order to finalize a circuit all combinations of these (plus the variations in operating conditions like input voltage) have to be simulated. As you can imagine, this leads to a huge number of simulations, and simulation results which have to be evaluated for pass/fail.</p>
<p>There are two options how to tackle this efficiently:</p>
<ol type="1">
<li>As an experienced designer you have a very solid understanding of the circuit, plus based on the analytic equations you can identify which combination of operating conditions will lead to a worst case performance. Thus, you can drastically reduce the number of corners to simulate, and you run them by hand.</li>
<li>You are using a framework which highly automates this task of running a plethora of different simulations and evaluating the outcome. These frameworks are called simulation runners.</li>
</ol>
<p>Luckily, there are open-source versions of simulation runners available, and we will use <a href="https://github.com/efabless/cace">CACE</a> in this lecture. CACE is written in Python and allows to setup a datasheet in <a href="https://yaml.org">YAML</a> which defines the simulation problem and the performance parameters to evaluate against which limits. The resulting simulations are then run in parallel and the simulation data is evaluated and summarized in various forms.</p>
<p>There is a CACE setup available for our 5T-OTA. The <a href="./cace/voltage-buffer-ota.yaml">datasheet</a> describes the operating conditions and the simulations tasks. For each simulation a testbench template is needed, <a href="./cace/templates/ota-5t-ac.sch">this one</a> is used for ac simulations, <a href="./cace/templates/ota-5t-noise.sch">this one</a> is used for noise simulation, and <a href="./cace/templates/ota-5t-tran.sch">this one</a> is used for transient simulation.</p>
<div class="callout callout-style-default callout-warning callout-titled" title="Running CACE Simulation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Running CACE Simulation
</div>
</div>
<div class="callout-body-container callout-body">
<p>The CACE simulation run can be started with</p>
<div class="code-copy-outer-scaffold"><div class="sourceCode" id="cb23"><pre class="sourceCode bash code-with-copy"><code class="sourceCode bash"><span id="cb23-1"><a href="#cb23-1" aria-hidden="true" tabindex="-1"></a><span class="ex">cace</span> cace/voltage-buffer-ota.yaml</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<p>The simulation results are then placed into the <code>cace/_docs</code> folder. If in addition to the default Markdown report an HTML output is needed for easier review then using Pandoc it can be easily converted and viewed with with</p>
<div class="code-copy-outer-scaffold"><div class="sourceCode" id="cb24"><pre class="sourceCode bash code-with-copy"><code class="sourceCode bash"><span id="cb24-1"><a href="#cb24-1" aria-hidden="true" tabindex="-1"></a><span class="ex">cace/cace_view.sh</span> cace/_docs/ota-5t_schematic.md</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</div>
</div>
<p>After a successful run, a documentation is automatically generated. The result of a full run of this <a href="./xschem/ota-5t.svg">OTA design</a> is presented here:</p>
<div id="nte-basic-ota-cace-result" class="callout callout-style-default callout-note callout-titled" title="CACE Summary for 5T-OTA">
<div class="callout-header d-flex align-content-center collapsed" data-bs-toggle="collapse" data-bs-target=".callout-60-contents" aria-controls="callout-60" aria-expanded="false" aria-label="Toggle callout">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Note&nbsp;2: CACE Summary for 5T-OTA
</div>
<div class="callout-btn-toggle d-inline-block border-0 py-1 ps-1 pe-0 float-end"><i class="callout-toggle"></i></div>
</div>
<div id="callout-60" class="callout-60-contents callout-collapse collapse">
<section id="cace-summary-for-ota-5t" class="level1 unnumbered unlisted callout-body-container callout-body">
<h1 class="unnumbered unlisted">CACE Summary for ota-5t</h1>
<p><strong>netlist source</strong>: schematic</p>
<table class="caption-top table">
<colgroup>
<col style="width: 15%">
<col style="width: 15%">
<col style="width: 11%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 6%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Parameter</th>
<th style="text-align: left;">Tool</th>
<th style="text-align: left;">Result</th>
<th style="text-align: right;">Min Limit</th>
<th style="text-align: right;">Min Value</th>
<th style="text-align: right;">Typ Target</th>
<th style="text-align: right;">Typ Value</th>
<th style="text-align: right;">Max Limit</th>
<th style="text-align: right;">Max Value</th>
<th style="text-align: center;">Status</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Output voltage ratio</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">gain</td>
<td style="text-align: right;">0.97 V/V</td>
<td style="text-align: right;">0.987 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.000 V/V</td>
<td style="text-align: right;">1.03 V/V</td>
<td style="text-align: right;">1.007 V/V</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Bandwidth</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">bw</td>
<td style="text-align: right;">10e6 Hz</td>
<td style="text-align: right;">15550400.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">26912100.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">34052200.000 Hz</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Output voltage ratio (MC)</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">gain_mc</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.998 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.999 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.001 V/V</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Bandwidth (MC)</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">bw_mc</td>
<td style="text-align: right;">10e6 Hz</td>
<td style="text-align: right;">24312600.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">26806900.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">28104300.000 Hz</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Output noise</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">noise</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.308 mV</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.371 mV</td>
<td style="text-align: right;">1 mV</td>
<td style="text-align: right;">0.454 mV</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Settling time</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">tsettle</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.137 us</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.144 us</td>
<td style="text-align: right;">10 us</td>
<td style="text-align: right;">0.156 us</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
</tbody>
</table>
<section id="plots" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="plots">Plots</h2>
</section>
<section id="gain_vs_temp" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_temp">gain_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/gain_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-55" title="gain_vs_temp"><img src="./cace/_docs/ota-5t/schematic/gain_vs_temp.png" class="img-fluid figure-img" alt="gain_vs_temp"></a></p>
<figcaption>gain_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_vin" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_vin">gain_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/gain_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-56" title="gain_vs_vin"><img src="./cace/_docs/ota-5t/schematic/gain_vs_vin.png" class="img-fluid figure-img" alt="gain_vs_vin"></a></p>
<figcaption>gain_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_vdd" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_vdd">gain_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/gain_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-57" title="gain_vs_vdd"><img src="./cace/_docs/ota-5t/schematic/gain_vs_vdd.png" class="img-fluid figure-img" alt="gain_vs_vdd"></a></p>
<figcaption>gain_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_corner" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_corner">gain_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/gain_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-58" title="gain_vs_corner"><img src="./cace/_docs/ota-5t/schematic/gain_vs_corner.png" class="img-fluid figure-img" alt="gain_vs_corner"></a></p>
<figcaption>gain_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_temp" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_temp">bw_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/bw_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-59" title="bw_vs_temp"><img src="./cace/_docs/ota-5t/schematic/bw_vs_temp.png" class="img-fluid figure-img" alt="bw_vs_temp"></a></p>
<figcaption>bw_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_vin" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_vin">bw_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/bw_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-60" title="bw_vs_vin"><img src="./cace/_docs/ota-5t/schematic/bw_vs_vin.png" class="img-fluid figure-img" alt="bw_vs_vin"></a></p>
<figcaption>bw_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_vdd" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_vdd">bw_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/bw_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-61" title="bw_vs_vdd"><img src="./cace/_docs/ota-5t/schematic/bw_vs_vdd.png" class="img-fluid figure-img" alt="bw_vs_vdd"></a></p>
<figcaption>bw_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_corner" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_corner">bw_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/bw_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-62" title="bw_vs_corner"><img src="./cace/_docs/ota-5t/schematic/bw_vs_corner.png" class="img-fluid figure-img" alt="bw_vs_corner"></a></p>
<figcaption>bw_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="gain_mc" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_mc">gain_mc</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/gain_mc.png" class="lightbox" data-gallery="quarto-lightbox-gallery-63" title="gain_mc"><img src="./cace/_docs/ota-5t/schematic/gain_mc.png" class="img-fluid figure-img" alt="gain_mc"></a></p>
<figcaption>gain_mc</figcaption>
</figure>
</div>
</section>
<section id="bw_mc" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_mc">bw_mc</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/bw_mc.png" class="lightbox" data-gallery="quarto-lightbox-gallery-64" title="bw_mc"><img src="./cace/_docs/ota-5t/schematic/bw_mc.png" class="img-fluid figure-img" alt="bw_mc"></a></p>
<figcaption>bw_mc</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_temp" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_temp">noise_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/noise_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-65" title="noise_vs_temp"><img src="./cace/_docs/ota-5t/schematic/noise_vs_temp.png" class="img-fluid figure-img" alt="noise_vs_temp"></a></p>
<figcaption>noise_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_vin" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_vin">noise_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/noise_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-66" title="noise_vs_vin"><img src="./cace/_docs/ota-5t/schematic/noise_vs_vin.png" class="img-fluid figure-img" alt="noise_vs_vin"></a></p>
<figcaption>noise_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_vdd" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_vdd">noise_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/noise_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-67" title="noise_vs_vdd"><img src="./cace/_docs/ota-5t/schematic/noise_vs_vdd.png" class="img-fluid figure-img" alt="noise_vs_vdd"></a></p>
<figcaption>noise_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_corner" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_corner">noise_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/noise_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-68" title="noise_vs_corner"><img src="./cace/_docs/ota-5t/schematic/noise_vs_corner.png" class="img-fluid figure-img" alt="noise_vs_corner"></a></p>
<figcaption>noise_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_temp" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_temp">settling_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/settling_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-69" title="settling_vs_temp"><img src="./cace/_docs/ota-5t/schematic/settling_vs_temp.png" class="img-fluid figure-img" alt="settling_vs_temp"></a></p>
<figcaption>settling_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_vin" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_vin">settling_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/settling_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-70" title="settling_vs_vin"><img src="./cace/_docs/ota-5t/schematic/settling_vs_vin.png" class="img-fluid figure-img" alt="settling_vs_vin"></a></p>
<figcaption>settling_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_vdd" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_vdd">settling_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/settling_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-71" title="settling_vs_vdd"><img src="./cace/_docs/ota-5t/schematic/settling_vs_vdd.png" class="img-fluid figure-img" alt="settling_vs_vdd"></a></p>
<figcaption>settling_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_corner" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_corner">settling_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-5t/schematic/settling_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-72" title="settling_vs_corner"><img src="./cace/_docs/ota-5t/schematic/settling_vs_corner.png" class="img-fluid figure-img" alt="settling_vs_corner"></a></p>
<figcaption>settling_vs_corner</figcaption>
</figure>
</div>
</section>
</section>
</div>
</div>
<section id="pvt-simulation-analysis" class="level3" data-number="8.7.1">
<h3 data-number="8.7.1" class="anchored" data-anchor-id="pvt-simulation-analysis"><span class="header-section-number">8.7.1</span> PVT Simulation Analysis</h3>
<p>Looking at the CACE report in <a href="#nte-basic-ota-cace-result" class="quarto-xref">Note&nbsp;2</a> we see that (luckily) the specification is met for all parameters. This is great news! We now have a design that we carefully simulated across PVT and other corners, and which is ready for layout. Once we have the layout ready, we can extract the wiring parasitic (<span class="math inline">\(R\)</span> and <span class="math inline">\(C\)</span>) as well as other layout-dependent effects like <a href="https://global.oup.com/us/companion.websites/9780195170153/pdf/proximityeffectmodels.pdf">well proximity</a>. Using this augmented netlist we can then again use CACE to check performance across conditions and parameter variations, and if we still pass all specification points then our design is finished.</p>
</section>
<section id="monte-carlo-simulation-analysis" class="level3" data-number="8.7.2">
<h3 data-number="8.7.2" class="anchored" data-anchor-id="monte-carlo-simulation-analysis"><span class="header-section-number">8.7.2</span> Monte Carlo Simulation Analysis</h3>
<p>Looking at the CACE report in <a href="#nte-basic-ota-cace-result" class="quarto-xref">Note&nbsp;2</a> we see that the output voltage specification is not met due to MOSFET mismatch! We have not considered transistor mismatch in the circuit sizing procedure, and as a result the selected MOSFET dimensions prove to be too small. We should now go back and change the transistor sizing (increasing <span class="math inline">\(L\)</span> significantly while keeping the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> values). Likely we will find that some performance parameters are now deteriorating due to the increased MOSFET dimensions, and we need to iterate until all performance metrics are met in the presence of transistor mismatch.</p>
<p>It is not unusual that the power consumption now increases, as we have to increase the size of the MOSFETs for matching, and these larger MOSFETs increase the parasitic capacitances which in turn lead to larger power consumption to keep the required bandwidth by increasing the <span class="math inline">\(g_\mathrm{m}\)</span>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Re-Sizing of 5T-OTA for Mismatch">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Re-Sizing of 5T-OTA for Mismatch
</div>
</div>
<div class="callout-body-container callout-body">
<p>Go back to <a href="#sec-basic-ota-sizing" class="quarto-xref">Section&nbsp;8.4</a> and repeat the sizing procedure of the 5T-OTA by increasing the <span class="math inline">\(L\)</span> of the MOSFETs significantly. Focus first on the differential pair as it will likely have the biggest impact (see <a href="#eq-diffpair-offset" class="quarto-xref">Equation&nbsp;28</a>). Then, tune the size of the output current mirror if necessary (see <a href="#eq-currentmirror-offset" class="quarto-xref">Equation&nbsp;29</a>).</p>
<p>Once you are happy with the sizing result repeat the PVT simulations in CACE to confirm the performance of the voltage buffer including mismatch.</p>
</div>
</div>
</section>
</section>
<section id="sec-ota-variants-single-ended" class="level2" data-number="8.8">
<h2 data-number="8.8" class="anchored" data-anchor-id="sec-ota-variants-single-ended"><span class="header-section-number">8.8</span> OTA Variants</h2>
<p>Following, we are going to discuss two popular variants of the simple 5T-OTA. The first version provides an almost rail-to-rail single-ended output, and can thus be used for a variety of applications requiring this range. The arrangement is shown in <a href="#fig-ota-se-rail-to-rail" class="quarto-xref">Figure&nbsp;39</a>. It is a single-stage amplifier, as the only high-impedance point is at the output where significant voltage-gain is produced. The current mirrors can be used to scale up the current generated in the input differential pair to some extent in the output stage (or can be used to lower the current compared to the bias current in the diffpair); i.e., the bias currents of the input stage and the output stage can be set independently.</p>
<p>Being a single-stage amplifier stability is usually not an issue, as only the output node is high-ohmic; all other nodes feature a MOSFET diode so the node impedance is <span class="math inline">\(\approx g_\mathrm{m}^{-1}\)</span> and thus the according poles are located at high frequencies.</p>
<div id="cell-fig-ota-se-rail-to-rail" class="cell" data-execution_count="29">
<div class="cell-output cell-output-display">
<div id="fig-ota-se-rail-to-rail" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-ota-se-rail-to-rail-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-ota-se-rail-to-rail-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-73" title="Figure&nbsp;39: Single-ended OTA with rail-to-rail output stage."><img src="analog_circuit_design_files/figure-html/fig-ota-se-rail-to-rail-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-ota-se-rail-to-rail-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;39: Single-ended OTA with rail-to-rail output stage.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Another popular version is shown in <a href="#fig-ota-se-twostage" class="quarto-xref">Figure&nbsp;40</a>. Here, we have a two-stage amplifier able to provide higher voltage gain. The first stage (the diffpair loaded by a current mirror) is followed by a single-stage common-source amplifier with current-source load. Being a two-stage amplifier with two high-ohmic nodes, stability is a concern, so usually we need some form of compensation. <a href="#fig-ota-se-twostage" class="quarto-xref">Figure&nbsp;40</a> shows a very simplistic Miller-compensation (see <a href="#sec-miller-compensation" class="quarto-xref">Section&nbsp;13.1</a>) using <span class="math inline">\(C_\mathrm{M}\)</span>. Often, we would want to implement a more advanced scheme. Some examples can be found in <span class="citation" data-cites="Baker_compensating_OPAMP">(<a href="#ref-Baker_compensating_OPAMP" role="doc-biblioref">Baker, n.d.</a>)</span>. An interesting technique is the indirect compensation with cascoded input differential pairs (see <a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a>) for higher power supply rejection. An advantage of this two-stage amplifier (compared with the simple 5T-OTA) is the dc-balanced load on top of the differential pair, as each side sees a voltage drop from <span class="math inline">\(V_\mathrm{DD}\)</span> of one <span class="math inline">\(V_\mathrm{GS}\)</span> (<span class="math inline">\(V_\mathrm{GS3}\)</span> on the left side, <span class="math inline">\(V_\mathrm{GS5}\)</span> on the right side).</p>
<div id="cell-fig-ota-se-twostage" class="cell" data-execution_count="30">
<div class="cell-output cell-output-display">
<div id="fig-ota-se-twostage" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-ota-se-twostage-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-ota-se-twostage-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-74" title="Figure&nbsp;40: Single-ended two-stage OTA with rail-to-rail output."><img src="analog_circuit_design_files/figure-html/fig-ota-se-twostage-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-ota-se-twostage-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;40: Single-ended two-stage OTA with rail-to-rail output.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Note that the circuit of <a href="#fig-ota-se-twostage" class="quarto-xref">Figure&nbsp;40</a> can be easily modified into a low-dropout voltage regulator (LDO). This simple yet often effective circuit is shown in <a href="#fig-simple-ldo" class="quarto-xref">Figure&nbsp;41</a>. The pass transistor <span class="math inline">\(M_\mathrm{pass}\)</span> has to be sized according to the load current and the dropout voltage.</p>
<div id="cell-fig-simple-ldo" class="cell" data-execution_count="31">
<div class="cell-output cell-output-display">
<div id="fig-simple-ldo" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-simple-ldo-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-simple-ldo-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-75" title="Figure&nbsp;41: A basic low-dropout voltage regulator (LDO) with Miller compensation."><img src="analog_circuit_design_files/figure-html/fig-simple-ldo-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-simple-ldo-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;41: A basic low-dropout voltage regulator (LDO) with Miller compensation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>The reference voltage <span class="math inline">\(V_\mathrm{ref}\)</span> is scaled by <span class="math inline">\(R_1\)</span> and <span class="math inline">\(R_2\)</span>, so that the output voltage <span class="math inline">\(V_\mathrm{out}\)</span> is given by</p>
<p><span class="math display">\[
V_\mathrm{out} \approx V_\mathrm{ref} \left( 1 + \frac{R_1}{R_2} \right)
\]</span></p>
<p>if the gain of the OTA is sufficiently high. The quiescent current through <span class="math inline">\(R_{1,2}\)</span> establishes a minimum load current for the LDO, which is often good for stability. More information on LDOs can be found in <span class="citation" data-cites="Razavi_2019_ldo">(<a href="#ref-Razavi_2019_ldo" role="doc-biblioref">Razavi 2019</a>)</span>.</p>
</section>
</section>
<section id="sec-cascode-stage" class="level1" data-number="9">
<h1 data-number="9"><span class="header-section-number">9</span> Cascode Stage</h1>
<p>As we have seen in <a href="#sec-basic-ota" class="quarto-xref">Section&nbsp;8</a> the performance of the OTA is generally quite acceptable (see <a href="#tbl-voltage-buffer-spec" class="quarto-xref">Table&nbsp;2</a>), but we might want to aim for better output voltage accuracy. As our analysis has shown the output voltage tolerance is limited by the open-loop dc gain <span class="math inline">\(A_0\)</span> of the OTA (see <a href="#eq-voltage-buffer-tolerance" class="quarto-xref">Equation&nbsp;14</a>), which in turn is limited by the output conductance of <span class="math inline">\(M_2\)</span> and <span class="math inline">\(M_4\)</span> in <a href="#fig-basic-ota" class="quarto-xref">Figure&nbsp;32</a>, which is also confirmed by the analytical result in <a href="#eq-simple-ota-gain-dc" class="quarto-xref">Equation&nbsp;18</a>.</p>
<p>During the sizing procedure we have seen that the achievable <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{ds}\)</span> ratio of a single MOSFET is limited, even if we increase <span class="math inline">\(L\)</span>. We are thus searching for a better option, and here (local) feedback in form of a <strong>cascode</strong> comes to help.</p>
<p>For analysis of a cascode, we use the following single-transistor stage shown in <a href="#fig-cascode-transistor" class="quarto-xref">Figure&nbsp;42</a>.</p>
<div id="cell-fig-cascode-transistor" class="cell" data-execution_count="32">
<div class="cell-output cell-output-display">
<div id="fig-cascode-transistor" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cascode-transistor-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cascode-transistor-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-76" title="Figure&nbsp;42: A MOSFET cascode circuit."><img src="analog_circuit_design_files/figure-html/fig-cascode-transistor-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cascode-transistor-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;42: A MOSFET cascode circuit.
</figcaption>
</figure>
</div>
</div>
</div>
<p>In order to derive the operation of the cascode analytically, we draw the small-signal equivalent circuit in <a href="#fig-cascode-small-signal" class="quarto-xref">Figure&nbsp;43</a>. We assume that <span class="math inline">\(V_\mathrm{B}\)</span> is a low-ohmic bias voltage, thus we replace it by ac ground. We further set <span class="math inline">\(g_\mathrm{mb}= 0\)</span>.</p>
<div id="cell-fig-cascode-small-signal" class="cell" data-execution_count="33">
<div class="cell-output cell-output-display">
<div id="fig-cascode-small-signal" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cascode-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cascode-small-signal-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-77" title="Figure&nbsp;43: The MOSFET cascode small-signal model."><img src="analog_circuit_design_files/figure-html/fig-cascode-small-signal-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cascode-small-signal-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;43: The MOSFET cascode small-signal model.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Since the gate is assumed at a fixed potential, we can put <span class="math inline">\(C_\mathrm{gs}\)</span> in parallel to <span class="math inline">\(G_\mathrm{S}\)</span> as <span class="math inline">\(G_\mathrm{S}^{*} = G_\mathrm{S} + s C_\mathrm{gs}\)</span>, and we can put <span class="math inline">\(C_\mathrm{gd}\)</span> in parallel to <span class="math inline">\(G_\mathrm{D}\)</span> as <span class="math inline">\(G_\mathrm{D}^{*} = G_\mathrm{D} + s C_\mathrm{gd}\)</span>. As a result we will disregard these capacitors for now, and just consider <span class="math inline">\(G_\mathrm{S}\)</span> and <span class="math inline">\(G_\mathrm{D}\)</span>.</p>
<div id="cell-fig-cascode-small-signal-simplified" class="cell" data-execution_count="34">
<div class="cell-output cell-output-display">
<div id="fig-cascode-small-signal-simplified" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cascode-small-signal-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-78" title="Figure&nbsp;44: The simplified MOSFET cascode small-signal model."><img src="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cascode-small-signal-simplified-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;44: The simplified MOSFET cascode small-signal model.
</figcaption>
</figure>
</div>
</div>
</div>
<section id="cascode-output-impedance" class="level2" data-number="9.1">
<h2 data-number="9.1" class="anchored" data-anchor-id="cascode-output-impedance"><span class="header-section-number">9.1</span> Cascode Output Impedance</h2>
<p>As a first step, we want to calculate the output impedance at the drain of the MOSFET (i.e., looking into the drain). For this, we replace <span class="math inline">\(G_\mathrm{D}\)</span> with a current source. The resulting small-signal equivalent circuit is shown in <a href="#fig-cascode-small-signal-simplified-out" class="quarto-xref">Figure&nbsp;45</a>.</p>
<div id="cell-fig-cascode-small-signal-simplified-out" class="cell" data-execution_count="35">
<div class="cell-output cell-output-display">
<div id="fig-cascode-small-signal-simplified-out" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cascode-small-signal-simplified-out-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-out-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-79" title="Figure&nbsp;45: The simplified MOSFET cascode small-signal model for calculation of the output impedance."><img src="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-out-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cascode-small-signal-simplified-out-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;45: The simplified MOSFET cascode small-signal model for calculation of the output impedance.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We realize that <span class="math inline">\(I_\mathrm{out}\)</span> flows through <span class="math inline">\(G_\mathrm{S}\)</span> and drops <span class="math inline">\(V_\mathrm{gs}\)</span> (note the sign): <span class="math display">\[
V_\mathrm{gs}= -\frac{I_\mathrm{out}}{G_\mathrm{S}}
\]</span></p>
<p>Further, <span class="math inline">\(V_\mathrm{out} = -V_\mathrm{gs}+ V_\mathrm{ds}\)</span>. Calculating KCL at the output node results in <span class="math display">\[
I_\mathrm{out} - g_\mathrm{m}V_\mathrm{gs}- g_\mathrm{ds}V_\mathrm{ds}= 0.
\]</span></p>
<p>Using the previously found identities, and after a bit of algebraic manipulations we arrive at <span id="eq-cascode-output"><span class="math display">\[
g_\mathrm{out} = \frac{I_\mathrm{out}}{V_\mathrm{out}} = \frac{g_\mathrm{ds}}{1 + \frac{g_\mathrm{m}+ g_\mathrm{ds}}{G_\mathrm{S}}} = \frac{g_\mathrm{ds}\cdot G_\mathrm{S}}{G_\mathrm{S} + g_\mathrm{m}+ g_\mathrm{ds}}
\tag{32}\]</span></span></p>
<p>We find that if <span class="math inline">\(G_\mathrm{S} = 0\)</span> (an open) then <span class="math inline">\(g_\mathrm{out} = 0\)</span>, and if <span class="math inline">\(G_\mathrm{S} = \infty\)</span> (a short) then <span class="math inline">\(g_\mathrm{out} = g_\mathrm{ds}\)</span>. We can calculate the benefits of a cascode if we assume we put a cascode on top of a common-source transistor stage (thus <span class="math inline">\(G_\mathrm{S} = g_\mathrm{ds}'\)</span>) and get <span id="eq-cs-cascode-output-impedance"><span class="math display">\[
g_\mathrm{out} = \frac{g_\mathrm{ds}\cdot g_\mathrm{ds}'}{g_\mathrm{ds}' + g_\mathrm{m}+ g_\mathrm{ds}} \approx g_\mathrm{ds}' \frac{g_\mathrm{ds}}{g_\mathrm{m}}.
\tag{33}\]</span></span></p>
<div class="callout callout-style-default callout-important callout-titled" title="Benefit of Cascode (Output)">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Benefit of Cascode (Output)
</div>
</div>
<div class="callout-body-container callout-body">
<p>The output impedance of the lower MOSFET (<span class="math inline">\(r_\mathrm{ds} = 1 / g_\mathrm{ds}'\)</span>) is <strong>increased</strong> by the self-gain of the cascode transistor! This is a powerful technique to increase the output impedance of a transistor stage by cascoding, much better than increasing <span class="math inline">\(L\)</span>.</p>
</div>
</div>
</section>
<section id="cascode-input-impedance" class="level2" data-number="9.2">
<h2 data-number="9.2" class="anchored" data-anchor-id="cascode-input-impedance"><span class="header-section-number">9.2</span> Cascode Input Impedance</h2>
<p>To calculate the input impedance of a cascode (i.e., looking into the source) we replace <span class="math inline">\(G_\mathrm{S}\)</span> with a current source. The resulting small-signal equivalent circuit is shown in <a href="#fig-cascode-small-signal-simplified-in" class="quarto-xref">Figure&nbsp;46</a>.</p>
<div id="cell-fig-cascode-small-signal-simplified-in" class="cell" data-execution_count="36">
<div class="cell-output cell-output-display">
<div id="fig-cascode-small-signal-simplified-in" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-cascode-small-signal-simplified-in-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-in-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-80" title="Figure&nbsp;46: The simplified MOSFET cascode small-signal model for calculation of the input impedance."><img src="analog_circuit_design_files/figure-html/fig-cascode-small-signal-simplified-in-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-cascode-small-signal-simplified-in-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;46: The simplified MOSFET cascode small-signal model for calculation of the input impedance.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We note that <span class="math inline">\(V_\mathrm{gs}= -V_\mathrm{in}\)</span> and that <span class="math inline">\(I_\mathrm{in}\)</span> flows through <span class="math inline">\(G_\mathrm{D}\)</span>, resulting in <span class="math inline">\(V_\mathrm{D} = I_\mathrm{in} / G_\mathrm{D}\)</span>. Note that <span class="math inline">\(V_\mathrm{ds}=  V_\mathrm{D} - V_\mathrm{in}\)</span>. Formulating KCL at the input node results in <span class="math display">\[
I_\mathrm{in} + g_\mathrm{ds}V_\mathrm{ds}+ g_\mathrm{m}V_\mathrm{gs}= 0.
\]</span></p>
<p>After some manipulation we find that <span id="eq-cascode-input"><span class="math display">\[
g_\mathrm{in} = \frac{I_\mathrm{in}}{V_\mathrm{in}} = \frac{(g_\mathrm{m}+ g_\mathrm{ds}) \cdot G_\mathrm{D}}{g_\mathrm{ds}+ G_\mathrm{D}}.
\tag{34}\]</span></span></p>
<p>Setting <span class="math inline">\(G_\mathrm{D} = 0\)</span> (an open) results in <span class="math inline">\(g_\mathrm{in} = 0\)</span> as well, so the input impedance of the cascode is very large when the drain impedance is large.</p>
<p>However, setting <span class="math inline">\(G_\mathrm{D} = \infty\)</span> (a short or low-ohmic impedance) results in the well-known result of <span class="math inline">\(g_\mathrm{in} = g_\mathrm{m}+ g_\mathrm{ds}\approx g_\mathrm{m}\)</span>, which means that the input impedance looking into a cascode is approximately <span class="math inline">\(1/g_\mathrm{m}\)</span>.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Benefit of Cascode (Input)">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Benefit of Cascode (Input)
</div>
</div>
<div class="callout-body-container callout-body">
<p>This has the practical benefit that a capacitance connected at this node results in a high-frequency pole, which is often not critical in terms of stability. Further, the voltage swing at a cascode input node is small due to the often small impedance, and this minimizes the Miller effect at connected inter-node capacitors (see <a href="#sec-miller-theorem" class="quarto-xref">Section&nbsp;17.1</a>).</p>
</div>
</div>
</section>
</section>
<section id="sec-current-mirror-improved" class="level1" data-number="10">
<h1 data-number="10"><span class="header-section-number">10</span> Improved Current Mirrors</h1>
<p>In <a href="#sec-current-mirror" class="quarto-xref">Section&nbsp;6</a>, we looked into the operation of the basic current mirror. While it is a useful structure and easy to implement, its output resistance is limited by the MOSFET’s output conductance <span class="math inline">\(g_\mathrm{ds}\)</span>, and its current mirroring accuracy is also limited by channel-length modulation effects since the <span class="math inline">\(V_\mathrm{DS}\)</span> of the output transistor varies with load conditions, and is thus different from the <span class="math inline">\(V_\mathrm{DS}\)</span> of the reference transistor.</p>
<p>Using the cascode principle introduced in <a href="#sec-cascode-stage" class="quarto-xref">Section&nbsp;9</a>, we can improve both the output resistance and the current mirroring accuracy of the current mirror. The improved current mirror structure is shown in <a href="#fig-current-mirror-highswing" class="quarto-xref">Figure&nbsp;47</a>. We use the so-called “high-swing” cascode structure here.</p>
<div id="cell-fig-current-mirror-highswing" class="cell" data-execution_count="37">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror-highswing" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-highswing-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-highswing-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-81" title="Figure&nbsp;47: A high-swing cascoded current mirror. The voltage drop across the resistor R sets the drain-source voltage of the lower transistors (together with the sizing of the MOSFETs)."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-highswing-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-highswing-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;47: A high-swing cascoded current mirror. The voltage drop across the resistor <span class="math inline">\(R\)</span> sets the drain-source voltage of the lower transistors (together with the sizing of the MOSFETs).
</figcaption>
</figure>
</div>
</div>
</div>
<p>The output impedance according to <a href="#eq-cs-cascode-output-impedance" class="quarto-xref">Equation&nbsp;33</a> of the improved current mirror is approximately given by (<span class="math inline">\(r_\mathrm{ds} = g_\mathrm{ds}^{-1}\)</span> and <span class="math inline">\(g_\mathrm{mcasc}\)</span> are the parameters of the cascode transistor, and <span class="math inline">\(r_\mathrm{ds} = g_\mathrm{ds}^{-1}\)</span> are the parameters of the bottom transistor):</p>
<p><span id="eq-curmir-cascoded-rout"><span class="math display">\[
r_\mathrm{out} = r_\mathrm{ds,casc} + r_\mathrm{ds} \cdot (1 + g_\mathrm{mcasc} \cdot r_\mathrm{ds,casc}).
\tag{35}\]</span></span></p>
<p>We can bias the gate voltages of the cascode transistors with any suitable bias circuit, but a simple way is to use a resistor <span class="math inline">\(R\)</span> as shown in the figure. The voltage drop across this resistor sets the drain-source voltage of the lower transistors (together with the sizing of the MOSFETs). By choosing a sufficiently large value for <span class="math inline">\(R\)</span>, we can ensure that both transistors remain in saturation for the desired range of output currents. The cascode transistors make sure that the drain-source voltage of the output transistor remains nearly constant and equal to the drain-source voltage of the reference transistor, thus improving the current mirroring accuracy.</p>
<p>Another option is to use source degeneration with a resistor. This configuration is shown in <a href="#fig-current-mirror-degeneration" class="quarto-xref">Figure&nbsp;48</a>. Here, the source degeneration resistors <span class="math inline">\(R\)</span> help to stabilize the operating point of the current mirror using series feedback.</p>
<div id="cell-fig-current-mirror-degeneration" class="cell" data-execution_count="38">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror-degeneration" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-degeneration-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-degeneration-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-82" title="Figure&nbsp;48: A current mirror with resistive degeneration."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-degeneration-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-degeneration-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;48: A current mirror with resistive degeneration.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Here, similar to <a href="#eq-curmir-cascoded-rout" class="quarto-xref">Equation&nbsp;35</a>, the output resistance can be approximated by</p>
<p><span id="eq-curmir-degeneration-rout"><span class="math display">\[
r_\mathrm{out} = r_\mathrm{ds} + R \cdot (1 + g_\mathrm{m}\cdot r_\mathrm{ds}).
\tag{36}\]</span></span></p>
<p>A third popular option is to use the so-called regulated current mirror, which uses an additional amplifier to sense the drain potential of the bottom transistor and keep it constant <span class="citation" data-cites="Hosticka.1979">(<a href="#ref-Hosticka.1979" role="doc-biblioref">Hosticka 1979</a>)</span>. Note that the output current will not change if the <span class="math inline">\(V_\mathrm{DS}\)</span> of the bottom transistor is kept constant. We can use any suitable amplifier for this purpose, e.g., a simple OTA as introduced in <a href="#sec-basic-ota" class="quarto-xref">Section&nbsp;8</a>. In the most basic form, we use a common-source stage with a current mirror load as shown in <a href="#fig-current-mirror-reg-casc" class="quarto-xref">Figure&nbsp;49</a>.</p>
<div id="cell-fig-current-mirror-reg-casc" class="cell" data-execution_count="39">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror-reg-casc" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-reg-casc-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-reg-casc-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-83" title="Figure&nbsp;49: A regulated-cascode current mirror. The simple common-source amplifier is used to keep the drain voltage of the bottom transistor constant, thus improving the current mirroring accuracy and output resistance."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-reg-casc-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-reg-casc-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;49: A regulated-cascode current mirror. The simple common-source amplifier is used to keep the drain voltage of the bottom transistor constant, thus improving the current mirroring accuracy and output resistance.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We assume the voltage gain of the auxiliary amplifier to be <span class="math inline">\(A_\mathrm{v} = g_\mathrm{maux} / g_\mathrm{dsaux}\)</span>, where <span class="math inline">\(g_\mathrm{maux}\)</span> and <span class="math inline">\(g_\mathrm{dsaux}\)</span> are the transconductance and output conductance of the auxiliary amplifier, respectively. The output resistance of the regulated cascode current mirror can then be approximated by</p>
<p><span id="eq-curmir-regcasc-rout"><span class="math display">\[
\begin{split}
r_\mathrm{out} &amp;= r_\mathrm{ds,casc} + r_\mathrm{ds} \cdot [1 + g_\mathrm{mcasc} \cdot r_\mathrm{ds,casc} \cdot (1 + g_\mathrm{maux} / g_\mathrm{dsaux})] \\
&amp; \approx r_\mathrm{ds} \cdot g_\mathrm{mcasc} \cdot r_\mathrm{ds,casc} \cdot g_\mathrm{maux} \cdot r_\mathrm{ds,aux}
\end{split}
\tag{37}\]</span></span></p>
<p>which, compared to <a href="#eq-curmir-cascoded-rout" class="quarto-xref">Equation&nbsp;35</a>, is further improved by the gain of the auxiliary amplifier.</p>
<p>We now want to size all these current mirror structures and simulate their performance. We try to size them for similar chip area in order to get a fair comparison. We assume a reference current of <span class="math inline">\(I_\mathrm{bias} = 50\,\mu\text{A}\)</span> and a mirror ratio of 1:1. We size for a minimum voltage headroom for the current sources of <span class="math inline">\(V_\mathrm{DS,min} = 0.4\,\text{V}\)</span>. The calculations are summarized in this <a href="./gmid/sizing_improved_current_mirror.html">sizing notebook</a>.</p>
<p>The resulting circuits are drawn in <a href="#fig-curmir-variations-tb" class="quarto-xref">Figure&nbsp;50</a>. The testbench simulates the dc output characteristics of all four current mirror variations (the three improved ones and the basic one for reference). The testbench also runs a Monte-Carlo simulation to evaluate the current mirroring accuracy under device mismatch (see <a href="#sec-mosfet-mismatch" class="quarto-xref">Section&nbsp;8.6.1</a>).</p>
<div id="fig-curmir-variations-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-curmir-variations-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/current_mirror_variations.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-84" title="Figure&nbsp;50: Simulation schematic of the improved current mirrors."><img src="./xschem/current_mirror_variations.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-curmir-variations-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;50: Simulation schematic of the improved current mirrors.
</figcaption>
</figure>
</div>
<p>The output characteristics from the dc sweep simulation are shown in <a href="#fig-curmir-output" class="quarto-xref">Figure&nbsp;51</a>, and a zoom-in in <a href="#fig-curmir-output-zoom" class="quarto-xref">Figure&nbsp;52</a>. We can see that all improved current mirror structures achieve a significantly higher output resistance compared to the basic current mirror. The regulated cascode structure achieves the highest output resistance, as expected.</p>
<div id="cell-fig-curmir-output" class="cell" data-execution_count="40">
<div class="cell-output cell-output-display">
<div id="fig-curmir-output" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-curmir-output-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-curmir-output-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-85" title="Figure&nbsp;51: Output characteristics of the four current mirror structures."><img src="analog_circuit_design_files/figure-html/fig-curmir-output-output-1.png" width="758" height="566" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-curmir-output-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;51: Output characteristics of the four current mirror structures.
</figcaption>
</figure>
</div>
</div>
</div>
<div id="cell-fig-curmir-output-zoom" class="cell" data-execution_count="41">
<div class="cell-output cell-output-display">
<div id="fig-curmir-output-zoom" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-curmir-output-zoom-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-curmir-output-zoom-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-86" title="Figure&nbsp;52: Output characteristics of the four current mirror structures (zoom in). The high-swing cascode and the regulated cascode achieve significantly higher output resistance compared to the basic and degenerated current mirror."><img src="analog_circuit_design_files/figure-html/fig-curmir-output-zoom-output-1.png" width="758" height="566" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-curmir-output-zoom-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;52: Output characteristics of the four current mirror structures (zoom in). The high-swing cascode and the regulated cascode achieve significantly higher output resistance compared to the basic and degenerated current mirror.
</figcaption>
</figure>
</div>
</div>
</div>
<p>We now look into the results of the Monte-Carlo simulation to evaluate the current mirroring accuracy under device mismatch using 500 runs and a compliance voltage of 0.4 V. The results are summarized in <a href="#fig-curmir-mc" class="quarto-xref">Figure&nbsp;53</a>. We can see that the high-swing cascode and the regulated cascode achieve a very precise nominal current accuracy of almost 50 µA. However, the source-degenerated current mirror shows a significantly reduced spread of the output current, indicating a reduced mismatch of the poly-silicon resistors compared to the MOSFETs.</p>
<div id="cell-fig-curmir-mc" class="cell" data-execution_count="42">
<div class="cell-output cell-output-display">
<div id="fig-curmir-mc" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-curmir-mc-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-curmir-mc-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-87" title="Figure&nbsp;53: Monte Carlo analysis of the four current mirror structures showing current distribution and fitted Gaussian curves."><img src="analog_circuit_design_files/figure-html/fig-curmir-mc-output-1.png" width="758" height="758" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-curmir-mc-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;53: Monte Carlo analysis of the four current mirror structures showing current distribution and fitted Gaussian curves.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Finally, we compare the output noise of the four different current mirror structures in <a href="#fig-curmir-noise" class="quarto-xref">Figure&nbsp;54</a>. We can see that the regulated cascode has the highest output noise due to the additional auxiliary amplifier, while the source-degenerated mirror has the lowest output noise.</p>
<div id="cell-fig-curmir-noise" class="cell" data-execution_count="43">
<div class="cell-output cell-output-display">
<div id="fig-curmir-noise" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-curmir-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-curmir-noise-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-88" title="Figure&nbsp;54: Output noise current vs.&nbsp;frequency for the four current mirror structures."><img src="analog_circuit_design_files/figure-html/fig-curmir-noise-output-1.png" width="757" height="564" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-curmir-noise-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;54: Output noise current vs.&nbsp;frequency for the four current mirror structures.
</figcaption>
</figure>
</div>
</div>
</div>
<section id="sec-low-voltage-regulated-curmir" class="level2" data-number="10.1">
<h2 data-number="10.1" class="anchored" data-anchor-id="sec-low-voltage-regulated-curmir"><span class="header-section-number">10.1</span> Low-Voltage Regulated Current Mirror</h2>
<p>The one drawback of the regulated cascode current mirror shown in <a href="#fig-current-mirror-reg-casc" class="quarto-xref">Figure&nbsp;49</a> is its relatively high compliance voltage, which is due to the fact that <span class="math inline">\(V_\mathrm{DS1} = V_\mathrm{GSaux}\)</span>. One alternative implementation that reduces the compliance voltage is shown in <a href="#fig-current-mirror-reg-casc-lv" class="quarto-xref">Figure&nbsp;55</a>. Here, we use a differential common-gate stage (essentially a current mirror with inputs at the sources of the transistors) as an auxiliary amplifier, which significantly reduces the required voltage headroom, at the expense of a slightly increased circuit complexity <span class="citation" data-cites="Ivanov_Opamp">(<a href="#ref-Ivanov_Opamp" role="doc-biblioref">Ivanov and Filanovsky 2004</a>)</span>. However, the bias current sources <span class="math inline">\(I_\mathrm{bias2,3}\)</span> of the auxiliary amplifier introduce some additional noise and mismatch.</p>
<div id="cell-fig-current-mirror-reg-casc-lv" class="cell" data-execution_count="44">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror-reg-casc-lv" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-reg-casc-lv-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-reg-casc-lv-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-89" title="Figure&nbsp;55: A low-voltage regulated-cascode current mirror. The differential common-gate error amplifier is used to keep the drain voltage of the bottom transistors constant, thus improving the current mirroring accuracy and output resistance."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-reg-casc-lv-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-reg-casc-lv-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;55: A low-voltage regulated-cascode current mirror. The differential common-gate error amplifier is used to keep the drain voltage of the bottom transistors constant, thus improving the current mirroring accuracy and output resistance.
</figcaption>
</figure>
</div>
</div>
</div>
</section>
<section id="sec-curmir-variations-summary" class="level2" data-number="10.2">
<h2 data-number="10.2" class="anchored" data-anchor-id="sec-curmir-variations-summary"><span class="header-section-number">10.2</span> Current Source Variations Summary</h2>
<p>In summary, we can classify the usage of the different current mirror structures as follows:</p>
<ul>
<li>For general applications where output resistance and current accuracy are not critical, the <strong>basic current mirror</strong> can be used. It also has the lowest compliance voltage since only one transistor is stacked.</li>
<li>The <strong>high-swing cascode current mirror</strong> is a good choice when higher output resistance is needed, while still keeping the circuit relatively simple.</li>
<li>The <strong>source-degenerated current mirror</strong> is a good choice when the best current matching and low output noise are required. The additional voltage headroom that is dropped across the source degeneration can be adapted (higher is better), but a minimum value of 0.1 V should be used.</li>
<li>The <strong>regulated cascode current mirror</strong> is the best choice when the highest output resistance is required, and the additional complexity and output noise are acceptable.</li>
<li>The <strong>low-voltage regulated cascode current mirror</strong> is a good alternative to the regulated cascode when a low compliance voltage is required.</li>
</ul>
<p>Please note that the absolute performance can be tweaked by proper sizing. The examples shown here are sized for similar chip area and a fair comparison.</p>
</section>
<section id="sec-current-mirror-matching" class="level2" data-number="10.3">
<h2 data-number="10.3" class="anchored" data-anchor-id="sec-current-mirror-matching"><span class="header-section-number">10.3</span> Current Mirror Matching</h2>
<p>Looking at the different current mirror architectures in <a href="#sec-current-mirror-improved" class="quarto-xref">Section&nbsp;10</a>, we can see that the current mirror matching is dominated by the bottom transistor pair (assuming equal <span class="math inline">\(V_\mathrm{DS}\)</span>), with the exception of the resistively degenerated current mirror. We asserted that the matching of the resistively-degenerated current mirror is improved due to the lower impact of MOSFET mismatch compared to resistor mismatch. We will now substantiate this claim.</p>
<p>We will derive the current mirror matching of a pair of resistively-degenerated current mirror transistors shown in <a href="#fig-current-mirror-degeneration" class="quarto-xref">Figure&nbsp;48</a>.</p>
<div id="cell-fig-current-mirror-matching" class="cell" data-execution_count="45">
<div class="cell-output cell-output-display">
<div id="fig-current-mirror-matching" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-current-mirror-matching-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-current-mirror-matching-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-90" title="Figure&nbsp;56: A current mirror pair with resistive degeneration."><img src="analog_circuit_design_files/figure-html/fig-current-mirror-matching-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-current-mirror-matching-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;56: A current mirror pair with resistive degeneration.
</figcaption>
</figure>
</div>
</div>
</div>
<p>The standard deviation <span class="math inline">\(\sigma\)</span> of the output current difference, normalized to the current, is given by <span class="citation" data-cites="Gray_Meyer_5th_ed">(<a href="#ref-Gray_Meyer_5th_ed" role="doc-biblioref">Gray et al. 2009</a>)</span></p>
<p><span id="eq-curmir-matching"><span class="math display">\[
\begin{split}
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} &amp; = \frac{\sigma^2\left\{\Delta V_\mathrm{th}\right\}}{(V_\mathrm{drv} + V_\mathrm{deg})^2}
+ \left( \frac{V_\mathrm{drv}}{V_\mathrm{drv} + V_\mathrm{deg}} \right)^2 \cdot \sigma^2\left\{\frac{\Delta K}{K}\right\} \\
&amp; + \left( \frac{V_\mathrm{deg}}{V_\mathrm{drv} + V_\mathrm{deg}} \right)^2 \cdot \sigma^2\left\{\frac{\Delta R}{R}\right\}.
\end{split}
\tag{38}\]</span></span></p>
<p>The definition of <span class="math inline">\(V_\mathrm{drv}\)</span> is adapted here and understood as half of the <span class="math inline">\(V_\mathrm{DS}\)</span> saturation voltage, i.e., <span class="math inline">\(V_\mathrm{drv} = V_\mathrm{DS,sat} / 2 \approx I_\mathrm{D}/ g_\mathrm{m}\)</span>. The degeneration voltage is the voltage drop across the degeneration resistors and given by <span class="math inline">\(V_\mathrm{deg} = I_\mathrm{D}\cdot R\)</span>.</p>
<p>The standard deviation of the resistor <span class="math inline">\(\sigma\left\{\Delta R / R\right\}\)</span> can be calculated using <a href="#eq-resistor-mismatch" class="quarto-xref">Equation&nbsp;30</a>. Further, the threshold voltage mismatch <span class="math inline">\(\sigma\left\{\Delta V_\mathrm{th}\right\}\)</span> can be calculated using <a href="#eq-mosfet-mismatch-vth" class="quarto-xref">Equation&nbsp;26</a>.</p>
<p>By using the approximation of <a href="#eq-mosfet-gmid-stronginversion" class="quarto-xref">Equation&nbsp;4</a>, we can express <a href="#eq-curmir-matching" class="quarto-xref">Equation&nbsp;38</a> in terms of our preferred sizing parameter <span class="math inline">\(g_\mathrm{m}/ I_\mathrm{D}\)</span>:</p>
<p><span id="eq-curmir-matching-alt"><span class="math display">\[
\begin{split}
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} &amp; = \frac{\sigma^2\left\{\Delta V_\mathrm{th}\right\}}{[(g_\mathrm{m}/I_\mathrm{D})^{-1} + V_\mathrm{deg}]^2}
+ \left( \frac{1}{1 + V_\mathrm{deg}\cdot g_\mathrm{m}/I_\mathrm{D}} \right)^2 \cdot \sigma^2\left\{\frac{\Delta K}{K}\right\} \\
&amp; + \left( \frac{V_\mathrm{deg} \cdot g_\mathrm{m}/I_\mathrm{D}}{1 + V_\mathrm{deg} \cdot g_\mathrm{m}/I_\mathrm{D}} \right)^2 \cdot \sigma^2\left\{\frac{\Delta R}{R}\right\}.
\end{split}
\tag{39}\]</span></span></p>
<p>The standard deviation of the transconductance parameter mismatch <span class="math inline">\(\sigma\left\{\Delta K / K\right\}\)</span> can be calculated similarly as (which is an alternative form to <a href="#eq-mosfet-mismatch-kp" class="quarto-xref">Equation&nbsp;27</a>)</p>
<p><span id="eq-mosfet-mismatch-kp-alt"><span class="math display">\[
\sigma^2\left\{\frac{\Delta K}{K}\right\} = \sigma^2\left\{\Delta W\right\} \cdot \frac{1}{W^2} + \sigma^2\left\{\Delta L\right\} \cdot \frac{1}{L^2} + \sigma^2\left\{\frac{\Delta \mu}{\mu}\right\} \cdot \frac{1}{W L},
\tag{40}\]</span></span></p>
<p>where <span class="math inline">\(\sigma\left\{\Delta W\right\}\)</span> and <span class="math inline">\(\sigma\left\{\Delta L\right\}\)</span> are the process-dependent mismatch parameters for the width <span class="math inline">\(W\)</span> and length <span class="math inline">\(L\)</span>, respectively, and <span class="math inline">\(\sigma\left\{\Delta \mu / \mu\right\}\)</span> is the mobility mismatch parameter.</p>
<p>The standard deviations of the components of the SG13G2 process are summarized in <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>. For mismatch calculations we can assume them as uncorrelated.</p>
<div id="tbl-sg13g2-mismatch" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-tbl figure">
<figcaption class="quarto-float-caption-top quarto-float-caption quarto-float-tbl" id="tbl-sg13g2-mismatch-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Table&nbsp;3: IHP SG13G2 device mismatch
</figcaption>
<div aria-describedby="tbl-sg13g2-mismatch-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<table class="caption-top table">
<colgroup>
<col style="width: 27%">
<col style="width: 48%">
<col style="width: 23%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Component</th>
<th>Matching Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Resistor <code>rsil</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta R / R\right\} \cdot \sqrt{WL}\)</span></td>
<td>1.2 % µm</td>
</tr>
<tr class="even">
<td style="text-align: left;">Resistor <code>rppd</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta R / R\right\} \cdot \sqrt{WL}\)</span></td>
<td>1.5 % µm</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Resistor <code>rhigh</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta R / R\right\} \cdot \sqrt{WL}\)</span></td>
<td>5 % µm</td>
</tr>
<tr class="even">
<td style="text-align: left;">MIM <code>cap_cmim</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta C / C\right\} \cdot \sqrt{WL}\)</span></td>
<td>1 % µm (estimated)</td>
</tr>
<tr class="odd">
<td style="text-align: left;">MOSFET <code>sg13_lv_nmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta V_\mathrm{th}\right\} \cdot \sqrt{WL}\)</span></td>
<td>3.9 mV µm</td>
</tr>
<tr class="even">
<td style="text-align: left;">MOSFET <code>sg13_lv_nmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta W\right\}\)</span></td>
<td>4 nm</td>
</tr>
<tr class="odd">
<td style="text-align: left;">MOSFET <code>sg13_lv_nmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta L\right\}\)</span></td>
<td>2 nm</td>
</tr>
<tr class="even">
<td style="text-align: left;">MOSFET <code>sg13_lv_nmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta \mu/\mu\right\} \cdot \sqrt{WL}\)</span></td>
<td>0.5 % µm</td>
</tr>
<tr class="odd">
<td style="text-align: left;">MOSFET <code>sg13_lv_pmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta V_\mathrm{th}\right\} \cdot \sqrt{WL}\)</span></td>
<td>2.2 mV µm</td>
</tr>
<tr class="even">
<td style="text-align: left;">MOSFET <code>sg13_lv_pmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta W\right\}\)</span></td>
<td>4 nm</td>
</tr>
<tr class="odd">
<td style="text-align: left;">MOSFET <code>sg13_lv_pmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta L\right\}\)</span></td>
<td>2 nm</td>
</tr>
<tr class="even">
<td style="text-align: left;">MOSFET <code>sg13_lv_pmos</code></td>
<td><span class="math inline">\(\sigma\left\{\Delta \mu/\mu\right\} \cdot \sqrt{WL}\)</span></td>
<td>0.33 % µm</td>
</tr>
</tbody>
</table>
</div>
</figure>
</div>
<p>Inspecting <a href="#eq-curmir-matching" class="quarto-xref">Equation&nbsp;38</a> we can see that by implementing a common-source transistor without source degeneration (i.e., <span class="math inline">\(V_\mathrm{deg} = 0\)</span>), the current mirror matching is dominated by the threshold voltage mismatch and the transconductance parameter mismatch of the MOSFETs:</p>
<p><span id="eq-curmir-matching-nodeg"><span class="math display">\[
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} = \sigma^2\left\{\Delta V_\mathrm{th}\right\} \left( \frac{g_\mathrm{m}}{I_\mathrm{D}} \right)^2 + \sigma^2\left\{\frac{\Delta K}{K}\right\}
\tag{41}\]</span></span></p>
<p>The first term in <a href="#eq-curmir-matching-nodeg" class="quarto-xref">Equation&nbsp;41</a> can be minimized by choosing a low <span class="math inline">\(g_\mathrm{m}/ I_\mathrm{D}\)</span> ratio, while the latter term is minimized by increasing the device area (i.e., increasing <span class="math inline">\(W\)</span> and <span class="math inline">\(L\)</span>).</p>
<p>Looking at the resistively-degenerated current mirror, and using a large degeneration voltage <span class="math inline">\(V_\mathrm{deg}\)</span>, we can simplify <a href="#eq-curmir-matching-alt" class="quarto-xref">Equation&nbsp;39</a> to</p>
<p><span id="eq-curmir-matching-strongdeg"><span class="math display">\[
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} = \sigma^2\left\{\frac{\Delta R}{R}\right\}
\tag{42}\]</span></span></p>
<p>indicating that now the current matching of the degenerated current mirror is defined by the resistor matching only. Since resistors typically have a significantly better matching than MOSFETs, this can lead to a significant improvement in current mirror accuracy.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Current Mirror Matching Calculation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Current Mirror Matching Calculation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Let us now calculate the current mirror matching of the simple current mirror. Using <a href="#eq-curmir-matching-nodeg" class="quarto-xref">Equation&nbsp;41</a>, and using the sizing values of <span class="math inline">\(g_\mathrm{m}/ I_\mathrm{D}= 5\,\text{V}^{-1}\)</span>, <span class="math inline">\(W = 10\,\mu\text{m}\)</span>, and <span class="math inline">\(L = 5\,\mu\text{m}\)</span>, we can calculate the standard deviation of the transconductance parameter mismatch using <a href="#eq-mosfet-mismatch-kp-alt" class="quarto-xref">Equation&nbsp;40</a> and <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>: <span class="math display">\[
\sigma\left\{\frac{\Delta K}{K}\right\} = \sqrt{ \left( \frac{4\,\text{nm}}{10\,\mu\text{m}} \right)^2 + \left( \frac{2\,\text{nm}}{5\,\mu\text{m}} \right)^2 + \left( \frac{0.5\,\%\mu\text{m}}{\sqrt{10\,\mu\text{m} \cdot 5\,\mu\text{m}}} \right)^2 } = 0.08\,\%.
\]</span></p>
<p>The standard deviation of the threshold voltage mismatch can be calculated using <a href="#eq-mosfet-mismatch-vth" class="quarto-xref">Equation&nbsp;26</a> and <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>: <span class="math display">\[
\sigma\left\{\Delta V_\mathrm{th}\right\} = \frac{2\,\text{mV}\mu\text{m}}{\sqrt{10\,\mu\text{m} \cdot 5\,\mu\text{m}}} = 0.28\,\text{mV}.
\]</span></p>
<p>Bringing both results into <a href="#eq-curmir-matching-nodeg" class="quarto-xref">Equation&nbsp;41</a>, we get <span class="math display">\[
\sigma\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} = \sqrt{ (0.28\,\text{mV} \cdot 5\,\text{V}^{-1})^2 + (0.08\,\%)^2} \approx 0.16\,\%.
\]</span> Comparing with the simulation results in <a href="#fig-curmir-mc" class="quarto-xref">Figure&nbsp;53</a> for the basic current mirror, we can see that this matches quite ok with the standard deviation of about <span class="math inline">\(0.21\,\mu\text{A}/48.9\,\mu\text{A} = 0.43\,\%\)</span> obtained from the Monte-Carlo simulation.</p>
<p>Let us now calculate the current mirror matching of the resistively-degenerated current mirror. Using <a href="#eq-curmir-matching-alt" class="quarto-xref">Equation&nbsp;39</a>, we can analyze this configuration. We use the sizing values of <span class="math inline">\(g_\mathrm{m}/ I_\mathrm{D}= 10\,\text{V}^{-1}\)</span>, <span class="math inline">\(W = 20\,\mu\text{m}\)</span>, and <span class="math inline">\(L = 3\,\mu\text{m}\)</span>, for the MOSFET, and <span class="math inline">\(V_\mathrm{deg} = 0.2\,\text{V}\)</span>, <span class="math inline">\(L = 15\,\mu\text{m}\)</span> / <span class="math inline">\(W = 1\,\mu\text{m}\)</span> for the used <code>rppd</code> resistor.</p>
<p>The standard deviation of the transconductance parameter mismatch can be calculated as <span class="math display">\[
\sigma\left\{\frac{\Delta K}{K}\right\} = \sqrt{ \left( \frac{4\,\text{nm}}{20\,\mu\text{m}} \right)^2 + \left( \frac{2\,\text{nm}}{3\,\mu\text{m}} \right)^2 + \left( \frac{0.5\,\%\mu\text{m}}{\sqrt{20\,\mu\text{m} \cdot 3\,\mu\text{m}}} \right)^2 } = 0.07\,\%.
\]</span></p>
<p>The standard deviation of the threshold voltage mismatch can be calculated <span class="math display">\[
\sigma\left\{\Delta V_\mathrm{th}\right\} = \frac{2\,\text{mV}\mu\text{m}}{\sqrt{20\,\mu\text{m} \cdot 3\,\mu\text{m}}} = 0.26\,\text{mV}.
\]</span></p>
<p>The standard deviation of the resistor mismatch can be calculated using <a href="#eq-resistor-mismatch" class="quarto-xref">Equation&nbsp;30</a> and <a href="#tbl-sg13g2-mismatch" class="quarto-xref">Table&nbsp;3</a>: <span class="math display">\[
\sigma\left\{\frac{\Delta R}{R}\right\} = \frac{1.5\,\%\mu\text{m}}{\sqrt{15\,\mu\text{m} \cdot 1\,\mu\text{m}}} = 0.39\,\%.
\]</span></p>
<p>Plugging these results into <a href="#eq-curmir-matching-alt" class="quarto-xref">Equation&nbsp;39</a>, we get <span class="math display">\[
\begin{split}
\sigma^2\left\{\frac{\Delta I_\mathrm{D}}{I_\mathrm{D}}\right\} =&amp;
\left( \frac{0.26\,\text{mV}}{0.1\,\text{V} + 0.2\,\text{V}} \right)^2 +
\left( \frac{1}{1 + 0.2\,\text{V} \cdot 10\,\text{V}^{-1}} \cdot 0.07\,\% \right)^2 \\
&amp; + \left( \frac{0.2\,\text{V} \cdot 10\,\text{V}^{-1}}{1 + 0.2\,\text{V} \cdot 10\,\text{V}^{-1}} \cdot 0.39\,\%\right)^2 \\
=&amp; (0.26\,\%)^2.
\end{split}
\]</span></p>
<p>We see that compared to the basic current mirror, the resistively-degenerated current mirror achieves a significantly improved current matching. This matches quite well with the simulation results in <a href="#fig-curmir-mc" class="quarto-xref">Figure&nbsp;53</a> for the resistively-degenerated current mirror, where we obtained a standard deviation of about <span class="math inline">\(0.12\,\mu\text{A}/48.8\,\mu\text{A} = 0.25\,\%\)</span> from the Monte-Carlo simulation.</p>
</div>
</div>
</section>
</section>
<section id="sec-improved-ota" class="level1" data-number="11">
<h1 data-number="11"><span class="header-section-number">11</span> Improved (Telescopic) OTA</h1>
<p>With the new learned know-how of the cascode stage we can set out to improve our original basic 5T-OTA design. Essentially this means to add cascodes to <span class="math inline">\(M_2\)</span> and <span class="math inline">\(M_4\)</span> in <a href="#fig-basic-ota" class="quarto-xref">Figure&nbsp;32</a>. For symmetry reasons we will add cascodes to both sides, and the resulting schematic is shown in <a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a>. This configuration is also referred to as <strong>“telescopic OTA”</strong> (likely because of the stacked structure, where all the transistors are stacked in current path like the tubes of a telescope).</p>
<div id="cell-fig-improved-ota" class="cell" data-execution_count="46">
<div class="cell-output cell-output-display">
<div id="fig-improved-ota" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-improved-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-improved-ota-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-91" title="Figure&nbsp;57: The improved OTA based on the 5T-OTA design."><img src="analog_circuit_design_files/figure-html/fig-improved-ota-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-improved-ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;57: The improved OTA based on the 5T-OTA design.
</figcaption>
</figure>
</div>
</div>
</div>
<p>The transistor name appendix “C” indicates a cascode device sitting atop its base transistor. The bias voltage <span class="math inline">\(V_\mathrm{bias2}\)</span> is referenced to <span class="math inline">\(V_\mathrm{DD}\)</span> (it is shown differently in <a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a> to simplify the schematic), and the floating bias voltage <span class="math inline">\(V_\mathrm{bias1}\)</span> creates a voltage bias for <span class="math inline">\(M_\mathrm{1C}\)</span> and <span class="math inline">\(M_\mathrm{2C}\)</span> relative to the tail point, so that the <span class="math inline">\(V_\mathrm{DS}\)</span> of <span class="math inline">\(M_{1,2}\)</span> stays constant with a changing common-mode input voltage.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Cascode Bias Voltage Generation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Cascode Bias Voltage Generation
</div>
</div>
<div class="callout-body-container callout-body">
<p>It is critically import for a stable performance across PVT that the bias voltages for the cascode gates are created in a manner that tracks variations with process, temperature, and supply voltage!</p>
</div>
</div>
<p>The current mirror constructed out of <span class="math inline">\(M_\mathrm{3,3C}\)</span> and <span class="math inline">\(M_\mathrm{4,4C}\)</span> is a special kind of <strong>cascode current mirror for low-voltage operation</strong>, also referred to as high-swing cascode current mirror <span class="citation" data-cites="Jespers_Murmann_2017">(<a href="#ref-Jespers_Murmann_2017" role="doc-biblioref">Jespers and Murmann 2017</a>)</span>. This type is very often used, as it forces the <span class="math inline">\(V_\mathrm{GS}\)</span> and <span class="math inline">\(V_\mathrm{DS}\)</span> of <span class="math inline">\(M_{3,4}\)</span> to be equal, so the current mirror ratio is independent of <span class="math inline">\(g_\mathrm{ds}\)</span>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Cascode Current Mirror vs. High-Swing Cascode Current Mirror">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Cascode Current Mirror vs.&nbsp;High-Swing Cascode Current Mirror
</div>
</div>
<div class="callout-body-container callout-body">
<p>Try to verify the above statement of equal drain-source voltages by deriving both, an equation for <span class="math inline">\(V_\mathrm{DS4}\)</span> assuming a high-swing cascode current mirror (<a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a>) and <span class="math inline">\(V_\mathrm{DS4}\)</span> in case of a simple cascode current mirror, where the reference branch <span class="math inline">\((M_\mathrm{3,3C})\)</span> is comprised of two MOSFET diodes.</p>
</div>
</div>
<p>Further, by properly selecting the bias voltages of the cascode a low-voltage operation is achieved as <span class="math inline">\(V_\mathrm{DS}\)</span> can be minimized, allowing even triode operation of the current-mirror MOSFETs (as, noted above, a large <span class="math inline">\(g_\mathrm{ds}\)</span> is not a big issue).</p>
<p>A simplified small-signal gain calculation of this improved OTA uses the result of <a href="#eq-simple-ota-gain-dc" class="quarto-xref">Equation&nbsp;18</a> and <a href="#eq-cs-cascode-output-impedance" class="quarto-xref">Equation&nbsp;33</a> to arrive at the approximate dc gain of <span id="eq-improved-ota-gain-dc"><span class="math display">\[
A_0 \approx \frac{g_\mathrm{m12}}{g_\mathrm{ds2} \frac{g_\mathrm{ds2C}}{g_\mathrm{m2C}} + g_\mathrm{ds4} \frac{g_\mathrm{ds4C}}{g_\mathrm{m4C}}}
\tag{43}\]</span></span> leading to a significant boost in dc gain due to cascoding. We will use this increased gain to reduce the <span class="math inline">\(L\)</span> of all MOSFET to</p>
<ol type="1">
<li>save area (a smaller <span class="math inline">\(L\)</span> will lead to a smaller <span class="math inline">\(W\)</span> for a given <span class="math inline">\(W/L\)</span> ratio) and</li>
<li>push the additional poles and zeros at the inner nodes of the cascode transistors (e.g., the connection of the drain of <span class="math inline">\(M_4\)</span> to the source of <span class="math inline">\(M_\mathrm{4C}\)</span>) to higher frequencies to result in stable behavior and a reasonable gain transfer function (too many poles and zeros in the pass band of the amplifier create many issues with stability margin).</li>
</ol>
<section id="sec-improved-ota-sizing" class="level2" data-number="11.1">
<h2 data-number="11.1" class="anchored" data-anchor-id="sec-improved-ota-sizing"><span class="header-section-number">11.1</span> Sizing the Improved OTA</h2>
<p>Like the sizing of the 5T-OTA in <a href="#sec-basic-ota-sizing" class="quarto-xref">Section&nbsp;8.4</a> we will again use the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> method using a Python notebook. Instead of using <span class="math inline">\(L = 5\,\mu\text{m}\)</span> we will this time use a reduced <span class="math inline">\(L = 0.5\,\mu\text{m}\)</span> for <span class="math inline">\(M_\mathrm{1/1C,2/2C,3/3C,4/4C}\)</span> (for speed reasons) and <span class="math inline">\(L = 5\,\mu\text{m}\)</span> for <span class="math inline">\(M_\mathrm{5,6}\)</span> for better common-mode rejection (the tail current mirror is less critical in terms of speed and stability).</p>
<p>We set <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}= 13\)</span> across the board for a good trade-off between speed, current efficiency, and voltage headroom for the MOSFETs (this is now way more critical than in the basic 5T-OTA as we stack now double as many MOSFET at the same supply voltage). Please look at <a href="#sec-gmid-method" class="quarto-xref">Section&nbsp;3</a> to confirm this choice.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Improved OTA Sizing">
<div class="callout-header d-flex align-content-center collapsed" data-bs-toggle="collapse" data-bs-target=".callout-67-contents" aria-controls="callout-67" aria-expanded="false" aria-label="Toggle callout">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Improved OTA Sizing
</div>
<div class="callout-btn-toggle d-inline-block border-0 py-1 ps-1 pe-0 float-end"><i class="callout-toggle"></i></div>
</div>
<div id="callout-67" class="callout-67-contents callout-collapse collapse">
<div class="callout-body-container callout-body">
<section id="sizing-for-basic-improved-ota" class="level1 unnumbered unlisted quarto-embed-nb-cell">
<h1 class="unnumbered unlisted">Sizing for Basic (Improved) OTA</h1>
<p><strong>Copyright 2024-2025 Harald Pretl</strong></p>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0</p>
<div id="cell-1" class="cell" data-execution_count="1">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb25"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb25-1"><a href="#cb25-1" aria-hidden="true" tabindex="-1"></a><span class="co"># read table data</span></span>
<span id="cb25-2"><a href="#cb25-2" aria-hidden="true" tabindex="-1"></a><span class="im">from</span> pygmid <span class="im">import</span> Lookup <span class="im">as</span> lk</span>
<span id="cb25-3"><a href="#cb25-3" aria-hidden="true" tabindex="-1"></a><span class="im">import</span> numpy <span class="im">as</span> np</span>
<span id="cb25-4"><a href="#cb25-4" aria-hidden="true" tabindex="-1"></a>lv_nmos <span class="op">=</span> lk(<span class="st">'sg13_lv_nmos.mat'</span>)</span>
<span id="cb25-5"><a href="#cb25-5" aria-hidden="true" tabindex="-1"></a>lv_pmos <span class="op">=</span> lk(<span class="st">'sg13_lv_pmos.mat'</span>)</span>
<span id="cb25-6"><a href="#cb25-6" aria-hidden="true" tabindex="-1"></a><span class="co"># list of parameters: VGS, VDS, VSB, L, W, NFING, ID, VT, GM, GMB, GDS, CGG, CGB, CGD, CGS, CDD, CSS, STH, SFL</span></span>
<span id="cb25-7"><a href="#cb25-7" aria-hidden="true" tabindex="-1"></a><span class="co"># if not specified, minimum L, VDS=max(vgs)/2=0.9 and VSB=0 are used </span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</div>
<div id="cell-2" class="cell" data-execution_count="2">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb26"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb26-1"><a href="#cb26-1" aria-hidden="true" tabindex="-1"></a><span class="co"># define the given parameters as taken from the specification table or initial guesses</span></span>
<span id="cb26-2"><a href="#cb26-2" aria-hidden="true" tabindex="-1"></a>c_load <span class="op">=</span> <span class="fl">50e-15</span></span>
<span id="cb26-3"><a href="#cb26-3" aria-hidden="true" tabindex="-1"></a>gm_id_m12 <span class="op">=</span> <span class="dv">13</span></span>
<span id="cb26-4"><a href="#cb26-4" aria-hidden="true" tabindex="-1"></a>gm_id_m12c <span class="op">=</span> <span class="dv">13</span></span>
<span id="cb26-5"><a href="#cb26-5" aria-hidden="true" tabindex="-1"></a>gm_id_m34 <span class="op">=</span> <span class="dv">13</span></span>
<span id="cb26-6"><a href="#cb26-6" aria-hidden="true" tabindex="-1"></a>gm_id_m34c <span class="op">=</span> <span class="dv">13</span></span>
<span id="cb26-7"><a href="#cb26-7" aria-hidden="true" tabindex="-1"></a>gm_id_m56 <span class="op">=</span> <span class="dv">13</span></span>
<span id="cb26-8"><a href="#cb26-8" aria-hidden="true" tabindex="-1"></a>l_12 <span class="op">=</span> <span class="fl">0.5</span></span>
<span id="cb26-9"><a href="#cb26-9" aria-hidden="true" tabindex="-1"></a>l_12c <span class="op">=</span> <span class="fl">0.5</span></span>
<span id="cb26-10"><a href="#cb26-10" aria-hidden="true" tabindex="-1"></a>l_34 <span class="op">=</span> <span class="fl">0.5</span></span>
<span id="cb26-11"><a href="#cb26-11" aria-hidden="true" tabindex="-1"></a>l_34c <span class="op">=</span> <span class="fl">0.5</span></span>
<span id="cb26-12"><a href="#cb26-12" aria-hidden="true" tabindex="-1"></a>l_56 <span class="op">=</span> <span class="dv">5</span></span>
<span id="cb26-13"><a href="#cb26-13" aria-hidden="true" tabindex="-1"></a>f_bw <span class="op">=</span> <span class="fl">10e6</span> <span class="co"># -3dB bandwidth of the voltage buffer</span></span>
<span id="cb26-14"><a href="#cb26-14" aria-hidden="true" tabindex="-1"></a>i_total_limit <span class="op">=</span> <span class="fl">10e-6</span> <span class="co"># we plan 2x5uA in addition for additional bias voltage generation</span></span>
<span id="cb26-15"><a href="#cb26-15" aria-hidden="true" tabindex="-1"></a>i_bias_in <span class="op">=</span> <span class="fl">5e-6</span></span>
<span id="cb26-16"><a href="#cb26-16" aria-hidden="true" tabindex="-1"></a>output_voltage <span class="op">=</span> <span class="fl">1.3</span></span>
<span id="cb26-17"><a href="#cb26-17" aria-hidden="true" tabindex="-1"></a>vin_min <span class="op">=</span> <span class="fl">0.7</span></span>
<span id="cb26-18"><a href="#cb26-18" aria-hidden="true" tabindex="-1"></a>vin_max <span class="op">=</span> <span class="fl">0.9</span></span>
<span id="cb26-19"><a href="#cb26-19" aria-hidden="true" tabindex="-1"></a>vdd_min <span class="op">=</span> <span class="fl">1.45</span></span>
<span id="cb26-20"><a href="#cb26-20" aria-hidden="true" tabindex="-1"></a>vdd_max <span class="op">=</span> <span class="fl">1.55</span></span>
<span id="cb26-21"><a href="#cb26-21" aria-hidden="true" tabindex="-1"></a>vds_headroom <span class="op">=</span> <span class="fl">0.2</span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</div>
<div id="cell-3" class="cell" data-execution_count="3">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb27"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb27-1"><a href="#cb27-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we get the required gm of M1/2 from the -3dB bandwidth requirement of the voltage buffer specification</span></span>
<span id="cb27-2"><a href="#cb27-2" aria-hidden="true" tabindex="-1"></a><span class="co"># note that the -3dB bandwidth of the voltage buffer with gain Av=1 is equal to the unity gain bandwidth</span></span>
<span id="cb27-3"><a href="#cb27-3" aria-hidden="true" tabindex="-1"></a><span class="co"># of the ota, hence we wet them equal here</span></span>
<span id="cb27-4"><a href="#cb27-4" aria-hidden="true" tabindex="-1"></a><span class="co"># we add a factor of 3 to allow for PVT variation plus additional MOSFET parasitic loading</span></span>
<span id="cb27-5"><a href="#cb27-5" aria-hidden="true" tabindex="-1"></a><span class="co"># we also add an additional factor of 2 to get more dc gain (and there is power still in the budget)</span></span>
<span id="cb27-6"><a href="#cb27-6" aria-hidden="true" tabindex="-1"></a>gm_m12 <span class="op">=</span> f_bw <span class="op">*</span> <span class="dv">3</span> <span class="op">*</span> <span class="dv">4</span><span class="op">*</span>np.pi<span class="op">*</span>c_load <span class="op">*</span> <span class="dv">3</span></span>
<span id="cb27-7"><a href="#cb27-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gm12 ='</span>, <span class="bu">round</span>(gm_m12<span class="op">/</span><span class="fl">1e-3</span>, <span class="dv">4</span>), <span class="st">'mS'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>gm12 = 0.0565 mS</code></pre>
</div>
</div>
<div id="cell-4" class="cell" data-execution_count="4">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb29"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb29-1"><a href="#cb29-1" aria-hidden="true" tabindex="-1"></a><span class="co"># since we know gm12 and the gmid we can calculate the bias current</span></span>
<span id="cb29-2"><a href="#cb29-2" aria-hidden="true" tabindex="-1"></a>id_m12 <span class="op">=</span> gm_m12 <span class="op">/</span> gm_id_m12</span>
<span id="cb29-3"><a href="#cb29-3" aria-hidden="true" tabindex="-1"></a>i_total <span class="op">=</span> <span class="dv">2</span><span class="op">*</span>id_m12</span>
<span id="cb29-4"><a href="#cb29-4" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'i_total (exact) ='</span>, <span class="bu">round</span>(i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µA'</span>)</span>
<span id="cb29-5"><a href="#cb29-5" aria-hidden="true" tabindex="-1"></a><span class="co"># we round to 0.5µA bias currents</span></span>
<span id="cb29-6"><a href="#cb29-6" aria-hidden="true" tabindex="-1"></a>i_total <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(i_total <span class="op">/</span> <span class="fl">1e-6</span> <span class="op">*</span> <span class="dv">2</span>) <span class="op">/</span> <span class="dv">2</span> <span class="op">*</span> <span class="fl">1e-6</span>, <span class="fl">0.5e-6</span>)</span>
<span id="cb29-7"><a href="#cb29-7" aria-hidden="true" tabindex="-1"></a><span class="co"># here is a manual override to set the current; we keep a reserve of 2µA for bias branch</span></span>
<span id="cb29-8"><a href="#cb29-8" aria-hidden="true" tabindex="-1"></a>i_total <span class="op">=</span> <span class="fl">8e-6</span></span>
<span id="cb29-9"><a href="#cb29-9" aria-hidden="true" tabindex="-1"></a>id_m12 <span class="op">=</span> i_total<span class="op">/</span><span class="dv">2</span></span>
<span id="cb29-10"><a href="#cb29-10" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb29-11"><a href="#cb29-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'i_total (rounded) ='</span>, i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="st">'µA'</span>)</span>
<span id="cb29-12"><a href="#cb29-12" aria-hidden="true" tabindex="-1"></a><span class="cf">if</span> i_total <span class="op">&lt;</span> i_total_limit:</span>
<span id="cb29-13"><a href="#cb29-13" aria-hidden="true" tabindex="-1"></a>    <span class="bu">print</span>(<span class="st">'[info] power consumption target is met!'</span>)</span>
<span id="cb29-14"><a href="#cb29-14" aria-hidden="true" tabindex="-1"></a><span class="cf">else</span>:</span>
<span id="cb29-15"><a href="#cb29-15" aria-hidden="true" tabindex="-1"></a>    <span class="bu">print</span>(<span class="st">'[info] power consumption target is NOT met!'</span>) </span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>i_total (exact) = 8.7 µA
i_total (rounded) = 8.0 µA
[info] power consumption target is met!</code></pre>
</div>
</div>
<div id="cell-5" class="cell" data-execution_count="5">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb31"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb31-1"><a href="#cb31-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we calculate the dc gain</span></span>
<span id="cb31-2"><a href="#cb31-2" aria-hidden="true" tabindex="-1"></a>gm_gds_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">2</span><span class="op">*</span>vds_headroom)</span>
<span id="cb31-3"><a href="#cb31-3" aria-hidden="true" tabindex="-1"></a>gm_gds_m12c <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m12c, L<span class="op">=</span>l_12c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">3</span><span class="op">*</span>vds_headroom)</span>
<span id="cb31-4"><a href="#cb31-4" aria-hidden="true" tabindex="-1"></a>gm_gds_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb31-5"><a href="#cb31-5" aria-hidden="true" tabindex="-1"></a>gm_gds_m34c <span class="op">=</span> lv_pmos.lookup(<span class="st">'GM_GDS'</span>, GM_ID<span class="op">=</span>gm_id_m34c, L<span class="op">=</span>l_34c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span>vds_headroom)</span>
<span id="cb31-6"><a href="#cb31-6" aria-hidden="true" tabindex="-1"></a><span class="co"># conductance of lower cascoded differential pair</span></span>
<span id="cb31-7"><a href="#cb31-7" aria-hidden="true" tabindex="-1"></a>gds_m12 <span class="op">=</span> gm_m12 <span class="op">/</span> gm_gds_m12</span>
<span id="cb31-8"><a href="#cb31-8" aria-hidden="true" tabindex="-1"></a>gds_m12_casc <span class="op">=</span> gds_m12 <span class="op">/</span> gm_gds_m12c</span>
<span id="cb31-9"><a href="#cb31-9" aria-hidden="true" tabindex="-1"></a><span class="co"># conductance of upper cascoded current mirror</span></span>
<span id="cb31-10"><a href="#cb31-10" aria-hidden="true" tabindex="-1"></a>gm_m34 <span class="op">=</span> gm_id_m34 <span class="op">*</span> i_total<span class="op">/</span><span class="dv">2</span></span>
<span id="cb31-11"><a href="#cb31-11" aria-hidden="true" tabindex="-1"></a>gds_m34 <span class="op">=</span> gm_m34 <span class="op">/</span> gm_gds_m34</span>
<span id="cb31-12"><a href="#cb31-12" aria-hidden="true" tabindex="-1"></a>gds_m34_casc <span class="op">=</span> gds_m34 <span class="op">/</span> gm_gds_m34c</span>
<span id="cb31-13"><a href="#cb31-13" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb31-14"><a href="#cb31-14" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gds_12 ='</span>, <span class="bu">round</span>(gds_m12<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb31-15"><a href="#cb31-15" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gm_12c/gds_12c ='</span>,<span class="bu">round</span>(<span class="bu">float</span>(gm_gds_m12c), <span class="dv">1</span>))</span>
<span id="cb31-16"><a href="#cb31-16" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gds_34 ='</span>, <span class="bu">round</span>(gds_m34<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb31-17"><a href="#cb31-17" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'gm_34c/gds_34c ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(gm_gds_m34c), <span class="dv">1</span>))</span>
<span id="cb31-18"><a href="#cb31-18" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb31-19"><a href="#cb31-19" aria-hidden="true" tabindex="-1"></a>a0 <span class="op">=</span> gm_m12 <span class="op">/</span> (gds_m12_casc <span class="op">+</span> gds_m34_casc)</span>
<span id="cb31-20"><a href="#cb31-20" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'a0 ='</span>, <span class="bu">round</span>(<span class="dv">20</span><span class="op">*</span>np.log10(a0), <span class="dv">1</span>), <span class="st">'dB'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>gds_12 = 4.026 µs
gm_12c/gds_12c = 13.4
gds_34 = 2.031 µs
gm_34c/gds_34c = 24.9
a0 = 43.4 dB</code></pre>
</div>
</div>
<div id="cell-6" class="cell" data-execution_count="6">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb33"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb33-1"><a href="#cb33-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we calculate the MOSFET capacitance which adds to Cload, to see the impact on the BW</span></span>
<span id="cb33-2"><a href="#cb33-2" aria-hidden="true" tabindex="-1"></a>gm_cgs_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_CGS'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">2</span><span class="op">*</span>vds_headroom)</span>
<span id="cb33-3"><a href="#cb33-3" aria-hidden="true" tabindex="-1"></a>gm_cdd_m12c <span class="op">=</span> lv_nmos.lookup(<span class="st">'GM_CDD'</span>, GM_ID<span class="op">=</span>gm_id_m12c, L<span class="op">=</span>l_12c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">3</span><span class="op">*</span>vds_headroom)</span>
<span id="cb33-4"><a href="#cb33-4" aria-hidden="true" tabindex="-1"></a>gm_cdd_m34c <span class="op">=</span> lv_pmos.lookup(<span class="st">'GM_CDD'</span>, GM_ID<span class="op">=</span>gm_id_m34c, L<span class="op">=</span>l_34c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span>vds_headroom)</span>
<span id="cb33-5"><a href="#cb33-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb33-6"><a href="#cb33-6" aria-hidden="true" tabindex="-1"></a>c_load_parasitic <span class="op">=</span> <span class="bu">abs</span>(gm_m12<span class="op">/</span>gm_cgs_m12) <span class="op">+</span> <span class="bu">abs</span>(gm_m12<span class="op">/</span>gm_cdd_m12c) <span class="op">+</span> <span class="bu">abs</span>(gm_m34<span class="op">/</span>gm_cdd_m34c)</span>
<span id="cb33-7"><a href="#cb33-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'additional load capacitance ='</span>, <span class="bu">round</span>(c_load_parasitic<span class="op">/</span><span class="fl">1e-15</span>, <span class="dv">1</span>), <span class="st">'fF'</span>)</span>
<span id="cb33-8"><a href="#cb33-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb33-9"><a href="#cb33-9" aria-hidden="true" tabindex="-1"></a>f_bw <span class="op">=</span> gm_m12 <span class="op">/</span> (<span class="dv">4</span><span class="op">*</span>np.pi <span class="op">*</span> (c_load <span class="op">+</span> c_load_parasitic))</span>
<span id="cb33-10"><a href="#cb33-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'unity gain bandwidth incl. parasitics ='</span>, <span class="bu">round</span>(f_bw<span class="op">/</span><span class="fl">1e6</span>, <span class="dv">2</span>), <span class="st">'MHz'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>additional load capacitance = 5.5 fF
unity gain bandwidth incl. parasitics = 81.15 MHz</code></pre>
</div>
</div>
<div id="cell-7" class="cell" data-execution_count="7">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb35"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb35-1"><a href="#cb35-1" aria-hidden="true" tabindex="-1"></a><span class="co"># we can now look up the VGS of the MOSFET</span></span>
<span id="cb35-2"><a href="#cb35-2" aria-hidden="true" tabindex="-1"></a>vgs_m12 <span class="op">=</span> lv_nmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">2</span><span class="op">*</span>vds_headroom)</span>
<span id="cb35-3"><a href="#cb35-3" aria-hidden="true" tabindex="-1"></a>vgs_m12c <span class="op">=</span> lv_nmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m12c, L<span class="op">=</span>l_12c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">3</span><span class="op">*</span>vds_headroom)</span>
<span id="cb35-4"><a href="#cb35-4" aria-hidden="true" tabindex="-1"></a>vgs_m34 <span class="op">=</span> lv_pmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="fl">0.0</span>) </span>
<span id="cb35-5"><a href="#cb35-5" aria-hidden="true" tabindex="-1"></a>vgs_m34c <span class="op">=</span> lv_pmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m34c, L<span class="op">=</span>l_34c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span>vds_headroom) </span>
<span id="cb35-6"><a href="#cb35-6" aria-hidden="true" tabindex="-1"></a>vgs_m56 <span class="op">=</span> lv_nmos.look_upVGS(GM_ID<span class="op">=</span>gm_id_m56, L<span class="op">=</span>l_56, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="fl">0.0</span>) </span>
<span id="cb35-7"><a href="#cb35-7" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb35-8"><a href="#cb35-8" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_12  ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m12), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb35-9"><a href="#cb35-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_12c ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m12c), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb35-10"><a href="#cb35-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_34  ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m34), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb35-11"><a href="#cb35-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_34c ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m34c), <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb35-12"><a href="#cb35-12" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'vgs_56  ='</span>, <span class="bu">round</span>(<span class="bu">float</span>(vgs_m56), <span class="dv">3</span>), <span class="st">'V'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>vgs_12  = 0.436 V
vgs_12c = 0.458 V
vgs_34  = 0.475 V
vgs_34c = 0.512 V
vgs_56  = 0.318 V</code></pre>
</div>
</div>
<div id="cell-8" class="cell" data-execution_count="8">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb37"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb37-1"><a href="#cb37-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate settling time due to slewing with the calculated bias current</span></span>
<span id="cb37-2"><a href="#cb37-2" aria-hidden="true" tabindex="-1"></a>t_slew <span class="op">=</span> (c_load <span class="op">+</span> c_load_parasitic) <span class="op">*</span> output_voltage <span class="op">/</span> i_total</span>
<span id="cb37-3"><a href="#cb37-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'slewing time  ='</span>, <span class="bu">round</span>(t_slew<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb37-4"><a href="#cb37-4" aria-hidden="true" tabindex="-1"></a>t_settle <span class="op">=</span> <span class="dv">5</span><span class="op">/</span>(<span class="dv">2</span><span class="op">*</span>np.pi<span class="op">*</span>f_bw)</span>
<span id="cb37-5"><a href="#cb37-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'settling time ='</span>, <span class="bu">round</span>(t_settle<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>slewing time  = 0.009 µs
settling time = 0.01 µs</code></pre>
</div>
</div>
<div id="cell-9" class="cell" data-execution_count="9">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb39"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb39-1"><a href="#cb39-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate voltage gain error</span></span>
<span id="cb39-2"><a href="#cb39-2" aria-hidden="true" tabindex="-1"></a>gain_error <span class="op">=</span> a0 <span class="op">/</span> (<span class="dv">1</span> <span class="op">+</span> a0)</span>
<span id="cb39-3"><a href="#cb39-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'voltage gain error ='</span>, <span class="bu">round</span>((gain_error<span class="op">-</span><span class="dv">1</span>)<span class="op">*</span><span class="dv">100</span>, <span class="dv">1</span>), <span class="st">'%'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>voltage gain error = -0.7 %</code></pre>
</div>
</div>
<div id="cell-10" class="cell" data-execution_count="10">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb41"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb41-1"><a href="#cb41-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate total rms output noise</span></span>
<span id="cb41-2"><a href="#cb41-2" aria-hidden="true" tabindex="-1"></a>sth_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'STH_GM'</span>, VGS<span class="op">=</span>vgs_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">2</span><span class="op">*</span>vds_headroom) <span class="op">*</span> gm_m12</span>
<span id="cb41-3"><a href="#cb41-3" aria-hidden="true" tabindex="-1"></a>gamma_m12 <span class="op">=</span> sth_m12<span class="op">/</span>(<span class="dv">4</span><span class="op">*</span><span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span><span class="op">*</span>gm_m12)</span>
<span id="cb41-4"><a href="#cb41-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb41-5"><a href="#cb41-5" aria-hidden="true" tabindex="-1"></a>sth_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'STH_GM'</span>, VGS<span class="op">=</span>vgs_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">0</span>) <span class="op">*</span> gm_m34</span>
<span id="cb41-6"><a href="#cb41-6" aria-hidden="true" tabindex="-1"></a>gamma_m34 <span class="op">=</span> sth_m34<span class="op">/</span>(<span class="dv">4</span><span class="op">*</span><span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span><span class="op">*</span>gm_m34)</span>
<span id="cb41-7"><a href="#cb41-7" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb41-8"><a href="#cb41-8" aria-hidden="true" tabindex="-1"></a>output_noise_rms <span class="op">=</span> np.sqrt(<span class="fl">1.38e-23</span><span class="op">*</span><span class="dv">300</span> <span class="op">/</span> (c_load <span class="op">+</span> c_load_parasitic) <span class="op">*</span> (<span class="dv">2</span><span class="op">*</span>gamma_m12 <span class="op">+</span> <span class="dv">2</span><span class="op">*</span>gamma_m34 <span class="op">*</span> gm_m34<span class="op">/</span>gm_m12))</span>
<span id="cb41-9"><a href="#cb41-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'output noise ='</span>, <span class="bu">round</span>(output_noise_rms<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µVrms'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>output noise = 555.4 µVrms</code></pre>
</div>
</div>
<div id="cell-11" class="cell" data-execution_count="11">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb43"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb43-1"><a href="#cb43-1" aria-hidden="true" tabindex="-1"></a><span class="co"># calculate all widths</span></span>
<span id="cb43-2"><a href="#cb43-2" aria-hidden="true" tabindex="-1"></a>id_w_m12 <span class="op">=</span> lv_nmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m12, L<span class="op">=</span>l_12, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">2</span><span class="op">*</span>vds_headroom)</span>
<span id="cb43-3"><a href="#cb43-3" aria-hidden="true" tabindex="-1"></a>w_12 <span class="op">=</span> id_m12 <span class="op">/</span> id_w_m12</span>
<span id="cb43-4"><a href="#cb43-4" aria-hidden="true" tabindex="-1"></a>w_12_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_12<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb43-5"><a href="#cb43-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2  W ='</span>, <span class="bu">round</span>(w_12, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_12_round, <span class="st">'um'</span>)</span>
<span id="cb43-6"><a href="#cb43-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb43-7"><a href="#cb43-7" aria-hidden="true" tabindex="-1"></a>id_m12c <span class="op">=</span> id_m12</span>
<span id="cb43-8"><a href="#cb43-8" aria-hidden="true" tabindex="-1"></a>id_w_m12c <span class="op">=</span> lv_nmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m12c, L<span class="op">=</span>l_12c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">3</span><span class="op">*</span>vds_headroom)</span>
<span id="cb43-9"><a href="#cb43-9" aria-hidden="true" tabindex="-1"></a>w_12c <span class="op">=</span> id_m12c <span class="op">/</span> id_w_m12c</span>
<span id="cb43-10"><a href="#cb43-10" aria-hidden="true" tabindex="-1"></a>w_12c_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_12c<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb43-11"><a href="#cb43-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2c W ='</span>, <span class="bu">round</span>(w_12c, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_12c_round, <span class="st">'um'</span>)</span>
<span id="cb43-12"><a href="#cb43-12" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb43-13"><a href="#cb43-13" aria-hidden="true" tabindex="-1"></a>id_m34 <span class="op">=</span> id_m12</span>
<span id="cb43-14"><a href="#cb43-14" aria-hidden="true" tabindex="-1"></a>id_w_m34 <span class="op">=</span> lv_pmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m34, L<span class="op">=</span>l_34, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb43-15"><a href="#cb43-15" aria-hidden="true" tabindex="-1"></a>w_34 <span class="op">=</span> id_m34 <span class="op">/</span> id_w_m34</span>
<span id="cb43-16"><a href="#cb43-16" aria-hidden="true" tabindex="-1"></a>w_34_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_34<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>) </span>
<span id="cb43-17"><a href="#cb43-17" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4  W ='</span>, <span class="bu">round</span>(w_34, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_34_round, <span class="st">'um'</span>)</span>
<span id="cb43-18"><a href="#cb43-18" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb43-19"><a href="#cb43-19" aria-hidden="true" tabindex="-1"></a>id_m34c <span class="op">=</span> id_m12</span>
<span id="cb43-20"><a href="#cb43-20" aria-hidden="true" tabindex="-1"></a>id_w_m34c <span class="op">=</span> lv_pmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m34c, L<span class="op">=</span>l_34c, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span>vds_headroom)</span>
<span id="cb43-21"><a href="#cb43-21" aria-hidden="true" tabindex="-1"></a>w_34c <span class="op">=</span> id_m34c <span class="op">/</span> id_w_m34c</span>
<span id="cb43-22"><a href="#cb43-22" aria-hidden="true" tabindex="-1"></a>w_34c_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_34c<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>) </span>
<span id="cb43-23"><a href="#cb43-23" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4c W ='</span>, <span class="bu">round</span>(w_34c, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_34c_round, <span class="st">'um'</span>)</span>
<span id="cb43-24"><a href="#cb43-24" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb43-25"><a href="#cb43-25" aria-hidden="true" tabindex="-1"></a>id_w_m5 <span class="op">=</span> lv_nmos.lookup(<span class="st">'ID_W'</span>, GM_ID<span class="op">=</span>gm_id_m56, L<span class="op">=</span>l_56, VDS<span class="op">=</span>vds_headroom, VSB<span class="op">=</span><span class="dv">0</span>)</span>
<span id="cb43-26"><a href="#cb43-26" aria-hidden="true" tabindex="-1"></a>w_5 <span class="op">=</span> i_total <span class="op">/</span> id_w_m5</span>
<span id="cb43-27"><a href="#cb43-27" aria-hidden="true" tabindex="-1"></a>w_5_round <span class="op">=</span> <span class="bu">max</span>(<span class="bu">round</span>(w_5<span class="op">*</span><span class="dv">2</span>)<span class="op">/</span><span class="dv">2</span>, <span class="fl">0.5</span>)</span>
<span id="cb43-28"><a href="#cb43-28" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M5    W ='</span>, <span class="bu">round</span>(w_5, <span class="dv">2</span>), <span class="st">'um, rounded W ='</span>, w_5_round, <span class="st">'um'</span>)</span>
<span id="cb43-29"><a href="#cb43-29" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb43-30"><a href="#cb43-30" aria-hidden="true" tabindex="-1"></a>w_6 <span class="op">=</span> w_5_round <span class="op">*</span> i_bias_in <span class="op">/</span> i_total</span>
<span id="cb43-31"><a href="#cb43-31" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M6    W ='</span>, <span class="bu">round</span>(w_6, <span class="dv">2</span>), <span class="st">'um'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>M1/2  W = 0.83 um, rounded W = 1.0 um
M1/2c W = 0.8 um, rounded W = 1.0 um
M3/4  W = 3.28 um, rounded W = 3.5 um
M3/4c W = 2.99 um, rounded W = 3.0 um
M5    W = 14.2 um, rounded W = 14.0 um
M6    W = 8.75 um</code></pre>
</div>
</div>
<div id="cell-12" class="cell" data-execution_count="12">
<div class="code-copy-outer-scaffold"><div class="sourceCode cell-code" id="cb45"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb45-1"><a href="#cb45-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Print out final design values</span></span>
<span id="cb45-2"><a href="#cb45-2" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'Improved OTA dimensioning:'</span>)</span>
<span id="cb45-3"><a href="#cb45-3" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'--------------------------'</span>)</span>
<span id="cb45-4"><a href="#cb45-4" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2  W='</span>, w_12_round, <span class="st">', L='</span>, l_12)</span>
<span id="cb45-5"><a href="#cb45-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M1/2c W='</span>, w_12c_round, <span class="st">', L='</span>, l_12c)</span>
<span id="cb45-6"><a href="#cb45-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4  W='</span>, w_34_round, <span class="st">', L='</span>, l_34)</span>
<span id="cb45-7"><a href="#cb45-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M3/4c W='</span>, w_34c_round, <span class="st">', L='</span>, l_34c)</span>
<span id="cb45-8"><a href="#cb45-8" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M5   W='</span>, w_5_round, <span class="st">', L='</span>, l_56)</span>
<span id="cb45-9"><a href="#cb45-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'M6   W='</span>, <span class="bu">round</span>(w_6, <span class="dv">2</span>), <span class="st">', L='</span>, l_56)</span>
<span id="cb45-10"><a href="#cb45-10" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>()</span>
<span id="cb45-11"><a href="#cb45-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'Improved OTA performance summary:'</span>)</span>
<span id="cb45-12"><a href="#cb45-12" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'---------------------------------'</span>)</span>
<span id="cb45-13"><a href="#cb45-13" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'supply current ='</span>, <span class="bu">round</span>(i_total<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µA'</span>)</span>
<span id="cb45-14"><a href="#cb45-14" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'output noise ='</span>, <span class="bu">round</span>(output_noise_rms<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">1</span>), <span class="st">'µVrms'</span>)</span>
<span id="cb45-15"><a href="#cb45-15" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'voltage gain error ='</span>, <span class="bu">round</span>((gain_error<span class="op">-</span><span class="dv">1</span>)<span class="op">*</span><span class="dv">100</span>, <span class="dv">1</span>), <span class="st">'%'</span>)</span>
<span id="cb45-16"><a href="#cb45-16" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'unity gain bandwidth incl. parasitics ='</span>, <span class="bu">round</span>(f_bw<span class="op">/</span><span class="fl">1e6</span>, <span class="dv">2</span>), <span class="st">'MHz'</span>)</span>
<span id="cb45-17"><a href="#cb45-17" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'turn-on time (slewing+settling) ='</span>, <span class="bu">round</span>((t_slew<span class="op">+</span>t_settle)<span class="op">/</span><span class="fl">1e-6</span>, <span class="dv">3</span>), <span class="st">'µs'</span>)</span>
<span id="cb45-18"><a href="#cb45-18" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>()</span>
<span id="cb45-19"><a href="#cb45-19" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'Improved OTA bias point check:'</span>)</span>
<span id="cb45-20"><a href="#cb45-20" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'------------------------------'</span>)</span>
<span id="cb45-21"><a href="#cb45-21" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M1+M1c ='</span>, <span class="bu">round</span>(vdd_min<span class="op">-</span>vgs_m34<span class="op">+</span>vgs_m12<span class="op">-</span>vin_max, <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb45-22"><a href="#cb45-22" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M4+M4c ='</span>, <span class="bu">round</span>(vdd_min<span class="op">-</span>vin_max, <span class="dv">3</span>), <span class="st">'V'</span>)</span>
<span id="cb45-23"><a href="#cb45-23" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="st">'headroom M5     ='</span>, <span class="bu">round</span>(vin_min<span class="op">-</span>vgs_m12, <span class="dv">3</span>), <span class="st">'V'</span>)</span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
<div class="cell-output cell-output-stdout">
<pre><code>Improved OTA dimensioning:
--------------------------
M1/2  W= 1.0 , L= 0.5
M1/2c W= 1.0 , L= 0.5
M3/4  W= 3.5 , L= 0.5
M3/4c W= 3.0 , L= 0.5
M5   W= 14.0 , L= 5
M6   W= 8.75 , L= 5

Improved OTA performance summary:
---------------------------------
supply current = 8.0 µA
output noise = 555.4 µVrms
voltage gain error = -0.7 %
unity gain bandwidth incl. parasitics = 81.15 MHz
turn-on time (slewing+settling) = 0.019 µs

Improved OTA bias point check:
------------------------------
headroom M1+M1c = 0.512 V
headroom M4+M4c = 0.55 V
headroom M5     = 0.264 V</code></pre>
</div>
</div>
<a class="quarto-notebook-link" id="nblink-5" href="gmid/sizing_basic_ota_improved-preview.html#cell-0">Source: Sizing for Basic (Improved) OTA</a></section>
</div>
</div>
</div>
<p>Looking at this sizing result we see that we achieve an improved <span class="math inline">\(A0 &gt; 43\,\text{dB}\)</span> while meeting also the other performance requirements of <a href="#tbl-voltage-buffer-spec" class="quarto-xref">Table&nbsp;2</a> with margin. In addition, we check the voltage headroom of the critical MOSFET to see if we can squeeze it into the available supply voltage range, and see that this is possible with our above choice selection of parameters.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Improved OTA Sizing">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Improved OTA Sizing
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please take a detailed look at the above sizing notebook and play with the numbers and calculations. Do you find a better trade-off for the input parameters? Can you understand the thinking process behind the choices and calculations?</p>
</div>
</div>
</section>
<section id="designing-the-improved-ota" class="level2" data-number="11.2">
<h2 data-number="11.2" class="anchored" data-anchor-id="designing-the-improved-ota"><span class="header-section-number">11.2</span> Designing the Improved OTA</h2>
<p>Based on the collected experience in this lecture and the result of the sizing procedure in <a href="#sec-improved-ota-sizing" class="quarto-xref">Section&nbsp;11.1</a> you should be able to design this OTA. If you want, please go ahead and try an implementation and check its performance with CACE.</p>
<p>As an alternative there is a prepared OTA design shown in <a href="#fig-improved-ota-design" class="quarto-xref">Figure&nbsp;58</a> which we will discuss in detail next.</p>
<div id="fig-improved-ota-design" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-improved-ota-design-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-improved.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-92" title="Figure&nbsp;58: Improved OTA design in Xschem."><img src="./xschem/ota-improved.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-improved-ota-design-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;58: Improved OTA design in Xschem.
</figcaption>
</figure>
</div>
<section id="discussion-of-the-ota-design" class="level3" data-number="11.2.1">
<h3 data-number="11.2.1" class="anchored" data-anchor-id="discussion-of-the-ota-design"><span class="header-section-number">11.2.1</span> Discussion of the OTA Design</h3>
<p>We will now do an analysis of the circuit design of the OTA including all the complications which make this design practical.</p>
<ol type="1">
<li>For easier navigation, the device identifier are consistent with the circuit sketch in <a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a>.</li>
<li>Some MOSFET dimensions are rounded to make a better fit in the IC layout. Please also look carefully at <span class="math inline">\(W\)</span>, <span class="math inline">\(L\)</span>, and <span class="math inline">\(\mathrm{ng}\)</span>. The parameter <span class="math inline">\(\mathrm{ng}\)</span> defines how the total <span class="math inline">\(W\)</span> of a MOSFET should be split into individual MOSFET fingers with <span class="math inline">\(W_\mathrm{f} = W / \mathrm{ng}\)</span>. This is done to arrive at a suitably sized MOSFET physical implementation. As we will not deal with IC layout in this lecture we will leave it at that.</li>
<li>In order to allow good matching in the IC layout, MOSFETs (and other components) have to be constructed from equal pieces. To that end, <span class="math inline">\(W/L\)</span> scaling is done using unit elements (see finger width <span class="math inline">\(W_\mathrm{f}\)</span>). Sometimes, besides <span class="math inline">\(W\)</span> the length <span class="math inline">\(L\)</span> has to be scaled, and this leads to the oddly-looking series stacking of some MOSFET (easily recognizable by the connected gates). In order to increase circuit readability, a subcircuit could be constructed hiding this series stacking of MOSFET, but it is sometimes easier to avoid subcircuits. There is a fine line in this trade-off, sometime a depth of 4 is the decision point between subcircuit use/no-use.</li>
<li>As you can (hopefully) see the circuit is carefully drawn to ease readability. Important nets are named, text comments state certain properties like nominal voltage levels, bias currents, etc. Current sensing elements are added to directly see the dc currents in the circuit simulation.</li>
<li>The bias voltage generation for the cascodes is included as well. The voltage drop for the bottom transistors is developed by properly scaling the MOSFETs in the reference branch. We reduce the <span class="math inline">\(W/L\)</span> ratio to increase the <span class="math inline">\(V_\mathrm{GS}\)</span> to create a voltage headroom for the bottom MOSFET. We are using a dummy branch for bias generation (constructed with <span class="math inline">\(M_\mathrm{7-10}\)</span>).</li>
<li>The floating bias voltage <span class="math inline">\(V_\mathrm{bias1}\)</span> is created by implementing a current source from <span class="math inline">\(V_\mathrm{DD}\)</span> (<span class="math inline">\(M_\mathrm{9}\)</span>), then a MOSFET diode <span class="math inline">\(M_{10}\)</span>, and an increased current towards <span class="math inline">\(V_\mathrm{SS}\)</span> through <span class="math inline">\(M_\mathrm{5}\)</span>.</li>
<li>Power-down transistors <span class="math inline">\(M_{\mathrm{pd,}x}\)</span> are added to allow a proper shutdown of the circuit with a digital enable input. It is generally a good idea to clamp floating nodes in off-mode so that no issues during power-down (like increased leakage currents) or delayed startup or shutdown are occurring. It is further a good design principle to buffer all incoming digital signals with inverters (<span class="math inline">\(M_\mathrm{pd,1-4}\)</span>) connected to the local supply. This lowers the risk of unwanted noise coupling or excessive slew rates on the incoming digital signals.</li>
<li>Sensitive bias nodes are buffered with decoupling capacitors. We are using MOSFETs as nonlinear capacitors, which is not an issue in this application, but we value the increased capacitive density. Please note how the MOSFET are connected (some are tied to <span class="math inline">\(V_\mathrm{DD}\)</span> while others are tied to <span class="math inline">\(V_\mathrm{SS}\)</span>).</li>
</ol>
<div class="callout callout-style-default callout-note callout-titled" title="Parallel Connection">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Parallel Connection
</div>
</div>
<div class="callout-body-container callout-body">
<p>Note that a parallel connection of devices is effectively possible using the multiplier notation of Xschem.</p>
</div>
</div>
</section>
</section>
<section id="simulation-of-improved-ota" class="level2" data-number="11.3">
<h2 data-number="11.3" class="anchored" data-anchor-id="simulation-of-improved-ota"><span class="header-section-number">11.3</span> Simulation of Improved OTA</h2>
<p>Now that the circuit design of the improved OTA is done, we can use the same simulation testbenches as for the basic OTA. The testbenches are shown in <a href="#fig-improved-ota-design-tb-ac" class="quarto-xref">Figure&nbsp;59</a>, <a href="#fig-improved-ota-design-tb-tran" class="quarto-xref">Figure&nbsp;60</a>, and <a href="#fig-improved-ota-design-tb-loopgain" class="quarto-xref">Figure&nbsp;61</a>.</p>
<div id="fig-improved-ota-design-tb-ac" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-improved-ota-design-tb-ac-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-improved_tb-ac.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-93" title="Figure&nbsp;59: Simulation testbench of the improved OTA design (small-signal)."><img src="./xschem/ota-improved_tb-ac.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-improved-ota-design-tb-ac-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;59: Simulation testbench of the improved OTA design (small-signal).
</figcaption>
</figure>
</div>
<div id="fig-improved-ota-design-tb-tran" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-improved-ota-design-tb-tran-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-improved_tb-tran.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-94" title="Figure&nbsp;60: Simulation testbench of the improved OTA design (large-signal)."><img src="./xschem/ota-improved_tb-tran.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-improved-ota-design-tb-tran-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;60: Simulation testbench of the improved OTA design (large-signal).
</figcaption>
</figure>
</div>
<div id="fig-improved-ota-design-tb-loopgain" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-improved-ota-design-tb-loopgain-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-improved_tb-loopgain.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-95" title="Figure&nbsp;61: Simulation testbench of the improved OTA design (loop gain analysis)."><img src="./xschem/ota-improved_tb-loopgain.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-improved-ota-design-tb-loopgain-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;61: Simulation testbench of the improved OTA design (loop gain analysis).
</figcaption>
</figure>
</div>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Improved OTA Initial Simulation">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Improved OTA Initial Simulation
</div>
</div>
<div class="callout-body-container callout-body">
<p>Please use the above testbenches to simulate the improved OTA:</p>
<ol type="1">
<li>Check the dc bias points. Are they good? How stable are they across PVT variations?</li>
<li>What are the small-signal parameters like gain, noise and bandwidth? Are they fitting the specification?</li>
<li>What is large-signal performance? Is the settling fast enough? Is the settling well behaved, i.e., are there overshoots or other strange ringing indicating potential stability issues?</li>
<li>Try to improve the design. Change various device parameters and see what happens. Whenever you change something, check the dc operating point first. If the dc operating point is not good no further simulations make sense.</li>
</ol>
</div>
</div>
</section>
<section id="corner-simulation-of-improved-ota" class="level2" data-number="11.4">
<h2 data-number="11.4" class="anchored" data-anchor-id="corner-simulation-of-improved-ota"><span class="header-section-number">11.4</span> Corner Simulation of Improved OTA</h2>
<p>Just like for the basic OTA we use the CACE system to check the performance of the improved OTA design holistically across variations like PVT and input signal variations. The results of the CACE run are shown below in <a href="#nte-improved-ota-cace-result" class="quarto-xref">Note&nbsp;3</a>.</p>
<div id="nte-improved-ota-cace-result" class="callout callout-style-default callout-note callout-titled" title="CACE Summary for Improved OTA">
<div class="callout-header d-flex align-content-center collapsed" data-bs-toggle="collapse" data-bs-target=".callout-71-contents" aria-controls="callout-71" aria-expanded="false" aria-label="Toggle callout">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
Note&nbsp;3: CACE Summary for Improved OTA
</div>
<div class="callout-btn-toggle d-inline-block border-0 py-1 ps-1 pe-0 float-end"><i class="callout-toggle"></i></div>
</div>
<div id="callout-71" class="callout-71-contents callout-collapse collapse">
<section id="cace-summary-for-ota-improved" class="level1 unnumbered unlisted callout-body-container callout-body">
<h1 class="unnumbered unlisted">CACE Summary for ota-improved</h1>
<p><strong>netlist source</strong>: schematic</p>
<table class="caption-top table">
<colgroup>
<col style="width: 15%">
<col style="width: 15%">
<col style="width: 11%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 7%">
<col style="width: 9%">
<col style="width: 6%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Parameter</th>
<th style="text-align: left;">Tool</th>
<th style="text-align: left;">Result</th>
<th style="text-align: right;">Min Limit</th>
<th style="text-align: right;">Min Value</th>
<th style="text-align: right;">Typ Target</th>
<th style="text-align: right;">Typ Value</th>
<th style="text-align: right;">Max Limit</th>
<th style="text-align: right;">Max Value</th>
<th style="text-align: center;">Status</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Output voltage ratio</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">gain</td>
<td style="text-align: right;">0.99 V/V</td>
<td style="text-align: right;">1.000 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.002 V/V</td>
<td style="text-align: right;">1.01 V/V</td>
<td style="text-align: right;">1.006 V/V</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Bandwidth</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">bw</td>
<td style="text-align: right;">10e6 Hz</td>
<td style="text-align: right;">146600000.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">206653000.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">254164000.000 Hz</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Output voltage ratio (MC)</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">gain_mc</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.002 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.002 V/V</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">1.002 V/V</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Bandwidth (MC)</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">bw_mc</td>
<td style="text-align: right;">10e6 Hz</td>
<td style="text-align: right;">204156000.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">207620500.000 Hz</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">210269000.000 Hz</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Output noise</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">noise</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.309 mV</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.391 mV</td>
<td style="text-align: right;">0.6 mV</td>
<td style="text-align: right;">0.530 mV</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
<tr class="even">
<td style="text-align: left;">Settling time</td>
<td style="text-align: left;">ngspice</td>
<td style="text-align: left;">tsettle</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.134 us</td>
<td style="text-align: right;">any</td>
<td style="text-align: right;">0.141 us</td>
<td style="text-align: right;">1 us</td>
<td style="text-align: right;">0.151 us</td>
<td style="text-align: center;">Pass ✅</td>
</tr>
</tbody>
</table>
<section id="plots-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="plots-1">Plots</h2>
</section>
<section id="gain_vs_temp-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_temp-1">gain_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/gain_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-96" title="gain_vs_temp"><img src="./cace/_docs/ota-improved/schematic/gain_vs_temp.png" class="img-fluid figure-img" alt="gain_vs_temp"></a></p>
<figcaption>gain_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_vin-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_vin-1">gain_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/gain_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-97" title="gain_vs_vin"><img src="./cace/_docs/ota-improved/schematic/gain_vs_vin.png" class="img-fluid figure-img" alt="gain_vs_vin"></a></p>
<figcaption>gain_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_vdd-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_vdd-1">gain_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/gain_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-98" title="gain_vs_vdd"><img src="./cace/_docs/ota-improved/schematic/gain_vs_vdd.png" class="img-fluid figure-img" alt="gain_vs_vdd"></a></p>
<figcaption>gain_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="gain_vs_corner-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_vs_corner-1">gain_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/gain_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-99" title="gain_vs_corner"><img src="./cace/_docs/ota-improved/schematic/gain_vs_corner.png" class="img-fluid figure-img" alt="gain_vs_corner"></a></p>
<figcaption>gain_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_temp-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_temp-1">bw_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/bw_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-100" title="bw_vs_temp"><img src="./cace/_docs/ota-improved/schematic/bw_vs_temp.png" class="img-fluid figure-img" alt="bw_vs_temp"></a></p>
<figcaption>bw_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_vin-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_vin-1">bw_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/bw_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-101" title="bw_vs_vin"><img src="./cace/_docs/ota-improved/schematic/bw_vs_vin.png" class="img-fluid figure-img" alt="bw_vs_vin"></a></p>
<figcaption>bw_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_vdd-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_vdd-1">bw_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/bw_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-102" title="bw_vs_vdd"><img src="./cace/_docs/ota-improved/schematic/bw_vs_vdd.png" class="img-fluid figure-img" alt="bw_vs_vdd"></a></p>
<figcaption>bw_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="bw_vs_corner-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_vs_corner-1">bw_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/bw_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-103" title="bw_vs_corner"><img src="./cace/_docs/ota-improved/schematic/bw_vs_corner.png" class="img-fluid figure-img" alt="bw_vs_corner"></a></p>
<figcaption>bw_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="gain_mc-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="gain_mc-1">gain_mc</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/gain_mc.png" class="lightbox" data-gallery="quarto-lightbox-gallery-104" title="gain_mc"><img src="./cace/_docs/ota-improved/schematic/gain_mc.png" class="img-fluid figure-img" alt="gain_mc"></a></p>
<figcaption>gain_mc</figcaption>
</figure>
</div>
</section>
<section id="bw_mc-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="bw_mc-1">bw_mc</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/bw_mc.png" class="lightbox" data-gallery="quarto-lightbox-gallery-105" title="bw_mc"><img src="./cace/_docs/ota-improved/schematic/bw_mc.png" class="img-fluid figure-img" alt="bw_mc"></a></p>
<figcaption>bw_mc</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_temp-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_temp-1">noise_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/noise_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-106" title="noise_vs_temp"><img src="./cace/_docs/ota-improved/schematic/noise_vs_temp.png" class="img-fluid figure-img" alt="noise_vs_temp"></a></p>
<figcaption>noise_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_vin-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_vin-1">noise_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/noise_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-107" title="noise_vs_vin"><img src="./cace/_docs/ota-improved/schematic/noise_vs_vin.png" class="img-fluid figure-img" alt="noise_vs_vin"></a></p>
<figcaption>noise_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_vdd-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_vdd-1">noise_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/noise_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-108" title="noise_vs_vdd"><img src="./cace/_docs/ota-improved/schematic/noise_vs_vdd.png" class="img-fluid figure-img" alt="noise_vs_vdd"></a></p>
<figcaption>noise_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="noise_vs_corner-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="noise_vs_corner-1">noise_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/noise_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-109" title="noise_vs_corner"><img src="./cace/_docs/ota-improved/schematic/noise_vs_corner.png" class="img-fluid figure-img" alt="noise_vs_corner"></a></p>
<figcaption>noise_vs_corner</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_temp-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_temp-1">settling_vs_temp</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/settling_vs_temp.png" class="lightbox" data-gallery="quarto-lightbox-gallery-110" title="settling_vs_temp"><img src="./cace/_docs/ota-improved/schematic/settling_vs_temp.png" class="img-fluid figure-img" alt="settling_vs_temp"></a></p>
<figcaption>settling_vs_temp</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_vin-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_vin-1">settling_vs_vin</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/settling_vs_vin.png" class="lightbox" data-gallery="quarto-lightbox-gallery-111" title="settling_vs_vin"><img src="./cace/_docs/ota-improved/schematic/settling_vs_vin.png" class="img-fluid figure-img" alt="settling_vs_vin"></a></p>
<figcaption>settling_vs_vin</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_vdd-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_vdd-1">settling_vs_vdd</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/settling_vs_vdd.png" class="lightbox" data-gallery="quarto-lightbox-gallery-112" title="settling_vs_vdd"><img src="./cace/_docs/ota-improved/schematic/settling_vs_vdd.png" class="img-fluid figure-img" alt="settling_vs_vdd"></a></p>
<figcaption>settling_vs_vdd</figcaption>
</figure>
</div>
</section>
<section id="settling_vs_corner-1" class="level2 unnumbered unlisted">
<h2 class="unnumbered unlisted anchored" data-anchor-id="settling_vs_corner-1">settling_vs_corner</h2>
<div class="quarto-figure quarto-figure-center">
<figure class="figure">
<p><a href="./cace/_docs/ota-improved/schematic/settling_vs_corner.png" class="lightbox" data-gallery="quarto-lightbox-gallery-113" title="settling_vs_corner"><img src="./cace/_docs/ota-improved/schematic/settling_vs_corner.png" class="img-fluid figure-img" alt="settling_vs_corner"></a></p>
<figcaption>settling_vs_corner</figcaption>
</figure>
</div>
</section>
</section>
</div>
</div>
<p>The improved performance allows to improve the specifications in a few important points, notably the output voltage tolerance which is an important metric for a reference voltage buffer. We have intentionally increased the power consumption a little bit, but we negotiated with the chip lead designer a changed bias current level, so overall the situation is even slightly improved. The new situation with the improved design is summarized in <a href="#tbl-voltage-buffer-spec-improved" class="quarto-xref">Table&nbsp;4</a> (unchanged entries are not shown).</p>
<div id="tbl-voltage-buffer-spec-improved" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-tbl figure">
<figcaption class="quarto-float-caption-top quarto-float-caption quarto-float-tbl" id="tbl-voltage-buffer-spec-improved-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Table&nbsp;4: Voltage buffer specification
</figcaption>
<div aria-describedby="tbl-voltage-buffer-spec-improved-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<table class="caption-top table">
<colgroup>
<col style="width: 54%">
<col style="width: 17%">
<col style="width: 17%">
<col style="width: 11%">
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Specification</th>
<th style="text-align: center;">Basic 5T-OTA</th>
<th style="text-align: center;">Improved OTA</th>
<th style="text-align: center;">Unit</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Output voltage error</td>
<td style="text-align: center;"><span class="math inline">\(&lt;3\)</span></td>
<td style="text-align: center;"><span class="math inline">\(&lt;1\)</span></td>
<td style="text-align: center;">%</td>
</tr>
<tr class="even">
<td style="text-align: left;">Total output noise (rms)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;1\)</span></td>
<td style="text-align: center;"><span class="math inline">\(&lt;0.6\)</span></td>
<td style="text-align: center;">mV<sub>rms</sub></td>
</tr>
<tr class="odd">
<td style="text-align: left;">Supply current (as low as possible)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;10\)</span></td>
<td style="text-align: center;"><span class="math inline">\(&lt;20\)</span></td>
<td style="text-align: center;">µA</td>
</tr>
<tr class="even">
<td style="text-align: left;">Turn-on time (settled to with 1%)</td>
<td style="text-align: center;"><span class="math inline">\(&lt;10\)</span></td>
<td style="text-align: center;"><span class="math inline">\(&lt;1\)</span></td>
<td style="text-align: center;">µs</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Externally provided bias current (nominal)</td>
<td style="text-align: center;"><span class="math inline">\(20\)</span></td>
<td style="text-align: center;"><span class="math inline">\(5\)</span></td>
<td style="text-align: center;">µA</td>
</tr>
</tbody>
</table>
</div>
</figure>
</div>
</section>
</section>
<section id="biasing" class="level1" data-number="12">
<h1 data-number="12"><span class="header-section-number">12</span> Biasing</h1>
<p>So far, we have pushed one unresolved issue in front of us. We have studied ways to multiply and scale bias currents using current mirrors (see <a href="#sec-current-mirror" class="quarto-xref">Section&nbsp;6</a>) and we have also found ways to buffer (and scale) bias voltages (see <a href="#sec-voltage-buffer-with-ota" class="quarto-xref">Section&nbsp;8.1</a>, scaling can be readily achieved by using a resistive divider in the feedback path). We can generate bias voltages by running a current through a resistor. However, what has not been discussed so far is <strong>how to generate one stable bias current in the first place</strong>.</p>
<p>If we would have a stable reference voltage, then we can use the arrangement shown in <a href="#fig-bias-current-gen" class="quarto-xref">Figure&nbsp;62</a> to generate a bias current that is given by (note the use of feedback using an error amplifier which could be a simple OTA)</p>
<p><span class="math display">\[
I_\mathrm{bias} = \frac{V_\mathrm{ref}}{R_1}.
\]</span></p>
<p>Using <span class="math inline">\(A_1\)</span> and <span class="math inline">\(M_1\)</span> the voltage <span class="math inline">\(V_\mathrm{ref}\)</span> is regulated across <span class="math inline">\(R_1\)</span> and available at the drain of <span class="math inline">\(M_1\)</span>.</p>
<div id="cell-fig-bias-current-gen" class="cell" data-execution_count="47">
<div class="cell-output cell-output-display">
<div id="fig-bias-current-gen" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bias-current-gen-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-bias-current-gen-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-114" title="Figure&nbsp;62: A constant-current generator based on OTA."><img src="analog_circuit_design_files/figure-html/fig-bias-current-gen-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bias-current-gen-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;62: A constant-current generator based on OTA.
</figcaption>
</figure>
</div>
</div>
</div>
<p>The resistor <span class="math inline">\(R_1\)</span> will show variation with the process tolerance, but we can either (a) use an external resistor for a precise current generation, or (b) use some sort of trimming to correct this resistor value. Depending on the further use of the bias currents a variation of the resistor might no be a bad thing. Assuming we use the resulting bias current to generate somewhere a bias voltage <span class="math inline">\(V_\mathrm{bias}\)</span> by running the current through resistor <span class="math inline">\(R_2\)</span>, then this voltage is given by</p>
<p><span class="math display">\[
V_\mathrm{bias} = R_2 I_\mathrm{bias} = \frac{R_2}{R_1} V_\mathrm{ref}.
\]</span></p>
<p>We can see in the above equation that the absolute values of <span class="math inline">\(R_1\)</span> and <span class="math inline">\(R_2\)</span> do not play a role, only the <em>ratio</em> is important. Luckily, components in integrated circuits match very well, so we can multiply and scale one reference voltage <span class="math inline">\(V_\mathrm{ref}\)</span> across our IC.</p>
<p>Since all components on chip will experience manufacturing tolerances of at least <span class="math inline">\(\pm 10\%\)</span> we strive for something more accurate. We can resort to an off-chip property like an externally provided reference current or voltage, or use the power supply as a voltage reference (often, power supply rails are specified to <span class="math inline">\(\pm 5 \ldots 10\%\)</span>).</p>
<p>The only option left is to use a material property of the silicon itself for stable reference voltage generation.</p>
<section id="bandgap-reference" class="level2" data-number="12.1">
<h2 data-number="12.1" class="anchored" data-anchor-id="bandgap-reference"><span class="header-section-number">12.1</span> Bandgap Reference</h2>
<p>It has been realized that a bipolar junction transistor (BJT) has the wonderful property, that the base-emitter voltage <span class="math inline">\(V_\mathrm{BE}\)</span> has the following approximate relationship vs.&nbsp;temperature <span class="citation" data-cites="Widlar_1971">(<a href="#ref-Widlar_1971" role="doc-biblioref">R. J. Widlar 1971</a>)</span></p>
<p><span id="eq-vbe-vs-temp"><span class="math display">\[
V_\mathrm{BE}\approx V_\mathrm{g0} \left( 1 - \frac{T}{T_0} \right) + V_\mathrm{BE0} \left( \frac{T}{T_0} \right)
\tag{44}\]</span></span></p>
<p>where <span class="math inline">\(V_\mathrm{g0} = 1.205\,\text{V}\)</span> is the bandgap voltage of silicon at <span class="math inline">\(0\,\text{K}\)</span> and <span class="math inline">\(V_\mathrm{BE0}\)</span> is the base-emitter voltage of a BJT as reference temperature <span class="math inline">\(T_0\)</span>. Further, the difference in <span class="math inline">\(V_\mathrm{BE}\)</span> of two BJT operated at different emitter current densities <span class="math inline">\(J_1\)</span> and <span class="math inline">\(J_2\)</span> is given as</p>
<p><span id="eq-delta-vbe-vs-temp"><span class="math display">\[
\Delta V_\mathrm{BE}= \frac{k T}{q} \ln \left( \frac{J_1}{J_2} \right)
\tag{45}\]</span></span></p>
<p>with <span class="math inline">\(k\)</span> the Boltzmann constant, and <span class="math inline">\(q\)</span> the elementary charge.</p>
<p>Adding <a href="#eq-vbe-vs-temp" class="quarto-xref">Equation&nbsp;44</a> and <a href="#eq-delta-vbe-vs-temp" class="quarto-xref">Equation&nbsp;45</a> results in a reference voltage of value</p>
<p><span id="eq-bandgap-voltage-with-temp"><span class="math display">\[
V_\mathrm{ref} =  V_\mathrm{g0} \left( 1 - \frac{T}{T_0} \right) + V_\mathrm{BE0} \left( \frac{T}{T_0} \right) +  \frac{k T}{q} \ln \left( \frac{J_1}{J_2} \right)
\tag{46}\]</span></span></p>
<p>which can be made temperature-insensitive when the terms, which are a function of <span class="math inline">\(T\)</span>, cancel each other, and only</p>
<p><span id="eq-bandgap-voltage"><span class="math display">\[
V_\mathrm{ref} =  V_\mathrm{g0}
\tag{47}\]</span></span></p>
<p>remains. We thus have created an on-chip reference (called the <a href="https://en.wikipedia.org/wiki/Bandgap_voltage_reference"><em>bandgap voltage reference</em></a>) which is almost independent of manufacturing tolerances with a very small temperature coefficient. Of course, this is only true neglecting second-order effects, but nevertheless, reference accuracies of <span class="math inline">\(\pm 1 \ldots 3\%\)</span> without trimming are perfectly possible.</p>
<p>The original implementation in <span class="citation" data-cites="Widlar_1971">(<a href="#ref-Widlar_1971" role="doc-biblioref">R. J. Widlar 1971</a>)</span> uses NPN transistors. The question is, where do we find BJT in a CMOS process? Luckily, when looking at the typical implementations, we find that there is a layer sandwich of P-N-P available. While the PNPs constructed parasitically out of this available layers are available for free without extra processing cost, they are very slow, show unusually small <span class="math inline">\(\beta &lt; 10\)</span>, and the collector is tied to <span class="math inline">\(V_\mathrm{SS}\)</span> as it is the substrate. Still, for bandgap references, they are very useful.</p>
<p>A simple implementation of a bandgap reference circuit is shown in <a href="#fig-bandgap-simple" class="quarto-xref">Figure&nbsp;63</a>. If we scale <span class="math inline">\(R_1\)</span> and <span class="math inline">\(R_2\)</span> correctly then we can achieve <a href="#eq-bandgap-voltage" class="quarto-xref">Equation&nbsp;47</a>. Note that the output voltage is ca. <span class="math inline">\(1.2\,\text{V}\)</span>, so operating this circuit on low supply voltages will be problematic.</p>
<div id="cell-fig-bandgap-simple" class="cell" data-execution_count="48">
<div class="cell-output cell-output-display">
<div id="fig-bandgap-simple" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-simple-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-bandgap-simple-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-115" title="Figure&nbsp;63: A simple bandgap reference."><img src="analog_circuit_design_files/figure-html/fig-bandgap-simple-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-simple-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;63: A simple bandgap reference.
</figcaption>
</figure>
</div>
</div>
</div>
<p><span class="math inline">\(M_1\)</span> to <span class="math inline">\(M_4\)</span> are scaled in a way that in both branches the same bias current is flowing. Further, <span class="math inline">\(M_1\)</span> and <span class="math inline">\(M_2\)</span> ensure that there is the same potential at their sources. Since the PNP are scaled by the factor <span class="math inline">\(n\)</span> (thus the current density is different) so that the following voltage develops across <span class="math inline">\(R_1\)</span>:</p>
<p><span class="math display">\[
\Delta V_\mathrm{BE}= \frac{k T}{q} \ln m
\]</span></p>
<p>Hence, the bias current in all the branches is given by</p>
<p><span id="eq-bandgap-bias-current"><span class="math display">\[
I_\mathrm{bias} = \frac{\Delta V_\mathrm{BE}}{R_1} = \frac{1}{R_1} \frac{k T}{q} \ln m.
\tag{48}\]</span></span></p>
<p>Inspecting <a href="#eq-bandgap-bias-current" class="quarto-xref">Equation&nbsp;48</a> we see that <span class="math inline">\(I_\mathrm{bias} = k_1 T\)</span> is a linear function of temperature <span class="math inline">\(T\)</span>, a property that is very useful and called <strong>PTAT</strong> (proportional to absolute temperature). With <span class="math inline">\(M_5\)</span> we mirror this bias current into the output branch, and the output voltage <span class="math inline">\(V_\mathrm{ref}\)</span> is then given by</p>
<p><span class="math display">\[
V_\mathrm{ref} = V_\mathrm{BE}+ \frac{R_2}{R_1} \frac{k T}{q} \ln m.  
\]</span></p>
<p>By proper selection of <span class="math inline">\(R_1\)</span>, <span class="math inline">\(R_2\)</span> and <span class="math inline">\(m\)</span> we can satisfy <a href="#eq-bandgap-voltage-with-temp" class="quarto-xref">Equation&nbsp;46</a> to result in <a href="#eq-bandgap-voltage" class="quarto-xref">Equation&nbsp;47</a>.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Improved Bandgap Reference">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Improved Bandgap Reference
</div>
</div>
<div class="callout-body-container callout-body">
<p>For an improved implementation of <a href="#fig-bandgap-simple" class="quarto-xref">Figure&nbsp;63</a>, the current mirrors should be cascoded, and a startup circuit should be included to guarantee proper operation after enabling it. Further, <a href="#eq-vbe-vs-temp" class="quarto-xref">Equation&nbsp;44</a> and <a href="#eq-delta-vbe-vs-temp" class="quarto-xref">Equation&nbsp;45</a> build on the relationship <span class="math inline">\(I_\mathrm{C} = f(V_\mathrm{BE})\)</span>, while we control <span class="math inline">\(I_\mathrm{E}\)</span> in this circuit. If <span class="math inline">\(\beta\)</span> is large then <span class="math inline">\(I_\mathrm{C} \approx I_\mathrm{E}\)</span>, but this is not the case for the used PNPs.</p>
<p>Many more different bandgap architectures exist, with the Kuijk <span class="citation" data-cites="Kuijk_bandgap">(<a href="#ref-Kuijk_bandgap" role="doc-biblioref">Kuijk 1973</a>)</span> or the Brokaw <span class="citation" data-cites="Brokaw_bandgap">(<a href="#ref-Brokaw_bandgap" role="doc-biblioref">Brokaw 1974</a>)</span> types being popular choices.</p>
</div>
</div>
<p>The circuit of <a href="#fig-bandgap-simple" class="quarto-xref">Figure&nbsp;63</a> has been implemented in Xschem and is shown in <a href="#fig-bandgap-schematic" class="quarto-xref">Figure&nbsp;64</a>. The current sources have been improved by using cascodes. We are using the low-voltage current mirror type already introduced in <a href="#sec-improved-ota" class="quarto-xref">Section&nbsp;11</a>. The bias voltages for the cascodes are generated via the voltage drops of <span class="math inline">\(R_3\)</span> and <span class="math inline">\(R_4\)</span>, respectively.</p>
<p>No base current compensation for the BJTs is implemented, as it is assumed that the <span class="math inline">\(\beta\)</span> of the PNP are similar although they are operated at different emitter current densities.</p>
<p>Note the addition of a startup branch with <span class="math inline">\(M_\mathrm{startup}\)</span> which is inactive during normal operation but will inject a startup current if no proper bias point has yet been found.</p>
<p>There is no circuitry added for enabling/disabling the circuit, which would also be needed for a practical implementation. As usual, the MOSFET sizing has been done in this <a href="./gmid/sizing_bandgap_simple.html">notebook</a>.</p>
<p>The resistors <span class="math inline">\(R_{1-4}\)</span> have been implemented out of unit elements of ca. <span class="math inline">\(5\,\text{k}\Omega\)</span> for optimum matching. Building a bandgap for the first time on silicon likely will show a slightly deviating temperature coefficient, which is why we keep a few dummy resistors around in <span class="math inline">\(R_2\)</span> to compensate the TC in a redesign.</p>
<div id="fig-bandgap-schematic" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-schematic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/bandgap_simple.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-116" title="Figure&nbsp;64: Simple bandgap reference circuit in Xschem."><img src="./xschem/bandgap_simple.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-schematic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;64: Simple bandgap reference circuit in Xschem.
</figcaption>
</figure>
</div>
<p>The Xschem schematic is available <a href="./xschem/bandgap_simple.sch">here</a> and the simulated reference voltage vs.&nbsp;temperature is shown in <a href="#fig-bandgap-sim-result" class="quarto-xref">Figure&nbsp;65</a>. For a typical process we achieve a TC of <span class="math inline">\(\pm 0.2\%\)</span>.</p>
<div id="cell-fig-bandgap-sim-result" class="cell" data-execution_count="49">
<div class="cell-output cell-output-display">
<div id="fig-bandgap-sim-result" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-sim-result-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-bandgap-sim-result-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-117" title="Figure&nbsp;65: Reference voltage from simulated bandgap circuit."><img src="analog_circuit_design_files/figure-html/fig-bandgap-sim-result-output-1.png" width="614" height="429" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-sim-result-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;65: Reference voltage from simulated bandgap circuit.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Please note how tight the dc operating point is in this design to keep all MOSFET saturated. We only use <span class="math inline">\(100\,\text{mV}\)</span> nominally as headroom. The circuit in <a href="#fig-bandgap-schematic" class="quarto-xref">Figure&nbsp;64</a> works only marginally at <span class="math inline">\(V_\mathrm{DD}= 1.5\,\text{V}\)</span>, but would not work at <span class="math inline">\(1.2\,\text{V}\)</span> or lower. Improved circuit architectures for <span class="math inline">\(&lt;1\,\text{V}\)</span> operation exist; see <span class="citation" data-cites="Banba_1999">(<a href="#ref-Banba_1999" role="doc-biblioref">Banba et al. 1999</a>)</span> or <span class="citation" data-cites="Eberlein_2018">(<a href="#ref-Eberlein_2018" role="doc-biblioref">Eberlein, Panagopoulos, and Pretl 2018</a>)</span>.</p>
</section>
<section id="sec-banba-bandgap" class="level2" data-number="12.2">
<h2 data-number="12.2" class="anchored" data-anchor-id="sec-banba-bandgap"><span class="header-section-number">12.2</span> Banba Bandgap Reference</h2>
<p>The Banba reference <span class="citation" data-cites="Banba_1999">(<a href="#ref-Banba_1999" role="doc-biblioref">Banba et al. 1999</a>)</span> is quite a bit trickier to design than the classical bandgap shown in <a href="#fig-bandgap-simple" class="quarto-xref">Figure&nbsp;63</a>. It requires the use of an error amplifier; luckily, we can use the 5T-OTA which we designed in <a href="#sec-basic-ota" class="quarto-xref">Section&nbsp;8</a>. Since a loop is involved the startup of this circuit is not easy and requires the use of a transient simulation and a proper pre-charge of critical nodes. We can use the ngspice scripting language to (a) set the temperature for a sweep, (b) run a transient simulation, and (c) capture the final reference voltage and save it.</p>
<p>A first design has been implemented and is shown in <a href="#fig-bandgap-banba-schematic" class="quarto-xref">Figure&nbsp;66</a>, and the testbench is shown in <a href="#fig-bandgap-banba-tb" class="quarto-xref">Figure&nbsp;67</a>. The supply voltage (which could be lower than <span class="math inline">\(1.5\,\text{V}\)</span>) is limited by our OTA design; however, it works well at <span class="math inline">\(V_\mathrm{DD}= 1.5\,\text{V}\)</span>. The simulated reference voltage (which is scaled to roughly <span class="math inline">\(V_\mathrm{bandgap} / 2\)</span>) is shown in <a href="#fig-bandgap-banba-sim-result" class="quarto-xref">Figure&nbsp;68</a>.</p>
<div id="fig-bandgap-banba-schematic" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-banba-schematic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/bandgap_banba.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-118" title="Figure&nbsp;66: Banba bandgap reference circuit in Xschem."><img src="./xschem/bandgap_banba.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-banba-schematic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;66: Banba bandgap reference circuit in Xschem.
</figcaption>
</figure>
</div>
<p>Note the self-biasing of the OTA with the current generated in the reference branches. The feedback loop needs capacitors for stabilization, and we use area-efficient MOSFET for this task. For a detailed explanation of this circuit please refer to <span class="citation" data-cites="Banba_1999">(<a href="#ref-Banba_1999" role="doc-biblioref">Banba et al. 1999</a>)</span>, but in brief, the operation is as follows:</p>
<p>The CTAT and PTAT currents required for compensating each others TC’s are built using a <span class="math inline">\(\Delta V_\mathrm{BE}\)</span> cell (given the PTAT current) with parallel resistors (providing the CTAT current). Voltages are sensed using an error amplifier and current sources are controlled to achieve matching currents in both branches. This current can then also be mirrored to flow through another resistor which can be scaled to produce the output voltage.</p>
<p>In comparison to the classical bandgap reference shown in <a href="#fig-bandgap-simple" class="quarto-xref">Figure&nbsp;63</a> (where the developed currents in all branches are PTAT) the currents developed in the Banba reference are constant vs.&nbsp;temperature.</p>
<p>The minimum supply voltage for the Banba reference is the <span class="math inline">\(V_\mathrm{BE}\)</span> of the PNP plus the saturation voltage of one MOSFET current source, so ca. <span class="math inline">\(V_\mathrm{DDmin} \ge 0.8\,\text{V} + 0.2\,\text{V} \approx 1\,\text{V}\)</span>. Of course we also need to design an OTA which can work at this low supply.</p>
<div id="fig-bandgap-banba-tb" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-banba-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/bandgap_banba_tb.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-119" title="Figure&nbsp;67: Banba bandgap testbench Xschem."><img src="./xschem/bandgap_banba_tb.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-banba-tb-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;67: Banba bandgap testbench Xschem.
</figcaption>
</figure>
</div>
<div id="cell-fig-bandgap-banba-sim-result" class="cell" data-execution_count="50">
<div class="cell-output cell-output-display">
<div id="fig-bandgap-banba-sim-result" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-bandgap-banba-sim-result-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-bandgap-banba-sim-result-output-1.png" class="lightbox" data-gallery="quarto-lightbox-gallery-120" title="Figure&nbsp;68: Reference voltage from simulated Banba bandgap circuit."><img src="analog_circuit_design_files/figure-html/fig-bandgap-banba-sim-result-output-1.png" width="614" height="429" class="figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-bandgap-banba-sim-result-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;68: Reference voltage from simulated Banba bandgap circuit.
</figcaption>
</figure>
</div>
</div>
</div>
<p>A well described design of a Banba bandgap reference (including a two-stage OTA and a regulated cascode for the output current mirror), covering much more details than discussed here, can be found in <span class="citation" data-cites="Razavi_2021_bandgap">(<a href="#ref-Razavi_2021_bandgap" role="doc-biblioref">Razavi 2021</a>)</span>.</p>
<div class="callout callout-style-default callout-tip callout-titled" title="Exercise: Improved Low-Voltage Bandgap">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Tip</span>Exercise: Improved Low-Voltage Bandgap
</div>
</div>
<div class="callout-body-container callout-body">
<p>As an <em>optional</em> exercise for advanced users: Design a bandgap circuit following [Razavi_2021_bandgap]. Implement the shown two-stage OTA and the regulated cascode.</p>
<p>As a starting point, the design of <a href="#sec-banba-bandgap" class="quarto-xref">Section&nbsp;12.2</a> can be used. As this design will contain more blocks, please build up a hierarchical design, with the OTAs designed in separate subcircuits.</p>
</div>
</div>
</section>
</section>
<section id="sec-differential-ota" class="level1" data-number="13">
<h1 data-number="13"><span class="header-section-number">13</span> Differential OTAs</h1>
<p>So far, we have discussed the implementation of OTAs with a differential input and a single-ended output. Often, in integrated circuits, we want to implement fully differential signal chains, as this allows an almost-rail-to-rail swing around a common-mode voltage. Further, noise pickup due to limited power-supply rejection ratio (PSRR) or coupling into the differential signal routing can be suppressed by designing amplifiers with high common-mode rejection ratio (CMRR).</p>
<p>The OTA presented in <a href="#sec-ota-variants-single-ended" class="quarto-xref">Section&nbsp;8.8</a> can be readily adapted for differential output. Striving for maximum utility, we are discussing a popular two-stage differential-output OTA with a special kind of load, shown in <a href="#fig-diff-ota-resload" class="quarto-xref">Figure&nbsp;69</a>.</p>
<div id="cell-fig-diff-ota-resload" class="cell" data-execution_count="51">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-resload" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-resload-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-resload-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-121" title="Figure&nbsp;69: Differential two-stage OTA with resistive load."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-resload-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-resload-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;69: Differential two-stage OTA with resistive load.
</figcaption>
</figure>
</div>
</div>
</div>
<p>This OTA shows a load on top of the differential pair that we have not yet studied. It is instructive to analyze this structure in terms of differential and common-mode operation.</p>
<p>For common-mode operation (i.e., injecting the same current into the drain of <span class="math inline">\(M_3\)</span> and <span class="math inline">\(M_4\)</span>) we have the same voltage at the drains of <span class="math inline">\(M_{3,5}\)</span>, thus <span class="math inline">\(V_\mathrm{DS3}=V_\mathrm{DS5}\)</span>. We have thus no current flowing through <span class="math inline">\(R_{1,2}\)</span> and as a result <span class="math inline">\(V_\mathrm{DS3}=V_\mathrm{DS5} = V_\mathrm{X} = V_\mathrm{GS3} = V_\mathrm{GS5} = V_\mathrm{GS3,5}\)</span>. We realize that <span class="math inline">\(M_3\)</span> and <span class="math inline">\(M_5\)</span> are diode-connected for common-mode operation. We thus have well-defined dc operating points, and also low common-mode gain, since the common-mode load is <span class="math inline">\(g_\mathrm{m3}^{-1} \parallel g_\mathrm{m5}^{-1}\)</span>.</p>
<p>For pure differential operation, the mid-point <span class="math inline">\(X\)</span> of <span class="math inline">\(R_{1,2}\)</span> acts as a virtual ground. The bias voltage <span class="math inline">\(V_\mathrm{GS3,5}\)</span> is thus not changed (it is set only by the common-mode operation) and thus <span class="math inline">\(M_3\)</span> and <span class="math inline">\(M_5\)</span> operate as current sources. The differential load impedance is high and is given by <span class="math inline">\(R_\mathrm{load} = (R_1 + R_2) \parallel (g_\mathrm{ds3}^{-1} + g_\mathrm{ds5}^{-1})\)</span>.</p>
<p>In addition, we realize that <span class="math inline">\(V_\mathrm{GS4} = V_\mathrm{GS3} = V_\mathrm{GS5} = V_\mathrm{GS6}\)</span> for common-mode operation, hence the quiescent current of <span class="math inline">\(M_{4,6}\)</span> is set in a current-mirror-like fashion by the diode-connected <span class="math inline">\(M_{3,5}\)</span>.</p>
<p>For differential operation, the differential pair of <span class="math inline">\(M_{1,2}\)</span> is loaded by <span class="math inline">\(R_\mathrm{load}\)</span> and provides fairly high gain. The second gain stage is formed by current-source-loaded common-source stages <span class="math inline">\(M_{4,6}\)</span> and provides additional gain (of course, this is a function of the load impedance).</p>
<p>As soon as we implement a two-stage amplifier we need to look into stability. We likely have more than two poles, and in the case of the amplifier in <a href="#fig-diff-ota-resload" class="quarto-xref">Figure&nbsp;69</a> we have a low-frequency pole at the drains of <span class="math inline">\(M_{1,3}\)</span> and <span class="math inline">\(M_{2,5}\)</span> and a further low-frequency pole at the output. Any additional pole will add further phase shift making stability critical. We now need a method to stabilize this amplifier and thus we will look into <em>Miller compensation</em>.</p>
<p>Of course, loop gain analysis of differential OTAs can and should be carried out. An exemplary testbench where the loop gain is simulated with Rosenstark’s, Middlebrook’s, and Tian’s method can be found <a href="xschem/ota-differential_tb-loopgain.sch">here</a>. Note that there is no underlying circuit right now and it should only show how it could be done.</p>
<section id="sec-miller-compensation" class="level2" data-number="13.1">
<h2 data-number="13.1" class="anchored" data-anchor-id="sec-miller-compensation"><span class="header-section-number">13.1</span> Miller Compensation</h2>
<p>A popular way to stabilize a multi-pole feedback-system is to make one pole dominant, and try to shift the other poles to sufficiently high frequencies, that we have enough <a href="https://en.wikipedia.org/wiki/Phase_margin">phase margin</a> in the closed-loop system. We may strive for <span class="math inline">\(60^\circ\)</span> as this will only cause a minor peaking in the frequency response <span class="citation" data-cites="Gray_Meyer_5th_ed">(<a href="#ref-Gray_Meyer_5th_ed" role="doc-biblioref">Gray et al. 2009</a>)</span>.</p>
<p>The question now is where to implement this dominant pole. In order to create a low-frequency pole we need a high-impedance point and a large capacitance. Placing just a large capacitor is unwelcome, as this causes large area consumption on chip.</p>
<p>Luckily, we know from the analysis in <a href="#sec-miller-theorem" class="quarto-xref">Section&nbsp;17.1</a> that we can use voltage gain to increase the apparent value of a capacitor by feedback. Inspecting our circuit in <a href="#fig-diff-ota-resload" class="quarto-xref">Figure&nbsp;69</a> we see that we have voltage gain from node <span class="math inline">\(A\)</span> to node <span class="math inline">\(B\)</span> and node <span class="math inline">\(A'\)</span> and <span class="math inline">\(B'\)</span>, respectively. This means we have an opportunity to strap a capacitor between those nodes, and create a dominant pole at node <span class="math inline">\(A\)</span> (and <span class="math inline">\(A'\)</span>).</p>
<p>We can now add these so-called “Miller capacitors” to our circuit. The result is shown in <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a>. (We have also added resistors in series with the capacitors; we ignore these resistors for the time being).</p>
<div id="cell-fig-diff-ota-resload-miller" class="cell" data-execution_count="52">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-resload-miller" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-resload-miller-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-resload-miller-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-122" title="Figure&nbsp;70: Differential two-stage OTA with resistive load and Miller compensation."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-resload-miller-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-resload-miller-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;70: Differential two-stage OTA with resistive load and Miller compensation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>It is instructive to look at the small-signal equivalent circuit of the common-source stage <span class="math inline">\(M_4\)</span> loaded by current-source <span class="math inline">\(M_7\)</span>. The resulting model is shown in <a href="#fig-miller-comp-model" class="quarto-xref">Figure&nbsp;71</a> (we are ignoring the bulk effect of <span class="math inline">\(M_4\)</span>, and lump components of <span class="math inline">\(M_{4,7}\)</span> into the input and the output impedances formed by <span class="math inline">\(C_\mathrm{L}\)</span>, <span class="math inline">\(C_\mathrm{in}\)</span>, <span class="math inline">\(g_\mathrm{in}\)</span> and <span class="math inline">\(g_\mathrm{out}\)</span>).</p>
<div id="cell-fig-miller-comp-model" class="cell" data-execution_count="53">
<div class="cell-output cell-output-display">
<div id="fig-miller-comp-model" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-miller-comp-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-miller-comp-model-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-123" title="Figure&nbsp;71: Small-signal model of common-source stage with Miller compensation."><img src="analog_circuit_design_files/figure-html/fig-miller-comp-model-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-miller-comp-model-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;71: Small-signal model of common-source stage with Miller compensation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>In order to analyze the transfer function and thus the poles and zeros of this configuration we formulate KCL at the input and output node and the current through <span class="math inline">\(C_\mathrm{m}\)</span> (we set <span class="math inline">\(R_\mathrm{m}=0\)</span> for now):</p>
<p><span id="eq-miller-comp-kcl1"><span class="math display">\[
I_\mathrm{in} + I_\mathrm{m} - V_\mathrm{gs} (s C_\mathrm{in} + g_\mathrm{in}) = 0
\tag{49}\]</span></span></p>
<p><span id="eq-miller-comp-kcl2"><span class="math display">\[
-I_\mathrm{m} - g_\mathrm{m}V_\mathrm{gs} - V_\mathrm{out} (s C_\mathrm{L} + g_\mathrm{out}) = 0
\tag{50}\]</span></span></p>
<p><span id="eq-miller-comp-kcl3"><span class="math display">\[
I_\mathrm{m} = s C_\mathrm{m} (V_\mathrm{out} - V_\mathrm{gs})
\tag{51}\]</span></span></p>
<p>Using <a href="#eq-miller-comp-kcl3" class="quarto-xref">Equation&nbsp;51</a> in <a href="#eq-miller-comp-kcl1" class="quarto-xref">Equation&nbsp;49</a> and <a href="#eq-miller-comp-kcl2" class="quarto-xref">Equation&nbsp;50</a> and then calculating the transfer function we arrive at</p>
<p><span id="eq-miller-comp-kcl4"><span class="math display">\[
\frac{V_\mathrm{out}}{I_\mathrm{in}} = \frac{s C_\mathrm{m} - g_\mathrm{m}}{(s C_\mathrm{m} + s C_\mathrm{L} + g_\mathrm{out})(s C_\mathrm{m} + s C_\mathrm{in} + g_\mathrm{in}) - (s C_\mathrm{m} - g_\mathrm{m}) s C_\mathrm{m}}.
\tag{52}\]</span></span></p>
<p>In order to check <a href="#eq-miller-comp-kcl4" class="quarto-xref">Equation&nbsp;52</a> we can set <span class="math inline">\(s C_\mathrm{m} = 0\)</span> and see whether we can interpret the result:</p>
<p><span id="eq-miller-comp-kcl5"><span class="math display">\[
\frac{V_\mathrm{out}}{I_\mathrm{in}} = -\frac{g_\mathrm{m}}{(s C_\mathrm{L} + g_\mathrm{out})(s C_\mathrm{in} + g_\mathrm{in})} = -\frac{g_\mathrm{m}}{g_\mathrm{out} g_\mathrm{in}}
\frac{1}{\left( 1 + \frac{s C_\mathrm{L}}{g_\mathrm{out}} \right)}
\frac{1}{\left( 1 + \frac{s C_\mathrm{in}}{g_\mathrm{in}} \right)}
\tag{53}\]</span></span></p>
<p>We find that <a href="#eq-miller-comp-kcl5" class="quarto-xref">Equation&nbsp;53</a> looks reasonable, as we have the correct dc gain of <span class="math inline">\(-g_\mathrm{m}/(g_\mathrm{out} g_\mathrm{in})\)</span> and two poles, one at the input and one at the output.</p>
<p>We now return to the more interesting case of <span class="math inline">\(s C_\mathrm{m} \neq 0\)</span>. We use the reasonable assumption that <span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{in,out}\)</span> to simplify the algebra and result in an interpretable result. After quite a few pages of algebraic manipulations (please try for yourself!) we arrive at</p>
<p><span id="eq-miller-comp-pz"><span class="math display">\[
\frac{V_\mathrm{out}}{I_\mathrm{in}} = -\frac{g_\mathrm{m}}{g_\mathrm{out} g_\mathrm{in}}
\frac{\left( 1 - \frac{s C_\mathrm{m}}{g_\mathrm{m}} \right)}
{
\left( 1 + s \frac{C_\mathrm{L} + C_\mathrm{in} + \frac{C_\mathrm{in} C_\mathrm{L}}{C_\mathrm{m}}}{g_\mathrm{m}} \right)
\left( 1 + s \frac{C_\mathrm{m} \frac{g_\mathrm{m}}{g_\mathrm{out}}}{g_\mathrm{in}} \right)
}.
\tag{54}\]</span></span></p>
<p>Looking at <a href="#eq-miller-comp-pz" class="quarto-xref">Equation&nbsp;54</a> we can identify important changes compared to <a href="#eq-miller-comp-kcl5" class="quarto-xref">Equation&nbsp;53</a>. We have the intended low-frequency pole <span class="math inline">\(s_\mathrm{p1}\)</span> at the input where the capacitor <span class="math inline">\(C_\mathrm{m}\)</span> is increased by the dc gain of the common-source stage <span class="math inline">\(g_\mathrm{m}/ g_\mathrm{out}\)</span>:</p>
<p><span class="math display">\[
s_\mathrm{p1} = -\frac{g_\mathrm{in}}{C_\mathrm{m} \frac{g_\mathrm{m}}{g_\mathrm{out}}}
\]</span></p>
<p>We further have a high frequency pole <span class="math inline">\(s_\mathrm{p2}\)</span> where the pole at the output has been shifted to higher frequencies! This is a very welcome effect called <em>pole splitting</em>, and it helps to stabilize the feedback system, as the nondominant (output) pole is shifted out in frequency while the dominant (input) pole is pulled in.</p>
<p><span class="math display">\[
s_\mathrm{p2} = -\frac{g_\mathrm{m}}{C_\mathrm{L} + C_\mathrm{in} + \frac{C_\mathrm{in} C_\mathrm{L}}{C_\mathrm{m}}}
\]</span></p>
<p>Together, the movement of poles <span class="math inline">\(s_\mathrm{p1}\)</span> and <span class="math inline">\(s_\mathrm{p2}\)</span> is a great deal in terms of stability. However, not all is rosy, as we have to also look at the numerator of <a href="#eq-miller-comp-pz" class="quarto-xref">Equation&nbsp;54</a>. Here we see that a zero <span class="math inline">\(s_\mathrm{z}\)</span> has been formed, unfortunately a quite bad one. Calculating its location as</p>
<p><span id="eq-miller-zero"><span class="math display">\[
s_\mathrm{z} = +\frac{g_\mathrm{m}}{C_\mathrm{m}}
\tag{55}\]</span></span></p>
<p>we see that it is located in the <em>right half-plane</em> of the s-domain. Such a zero leads to a rise of the magnitude of the transfer function (this is generally not a bad thing), but the phase contribution of this zero is negative. This means that we are loosing phase margin, yet we push available gain to higher frequencies; in other words, we are degrading phase- and gain-margin!</p>
<p>A circuit-level interpretation of this effect is that while the Miller capacitor is wanted at the input of the amplifier (i.e., the feedback path), it also allows the input signal to pass to the output (i.e., the forward path). Since in normal operation the signal is inverted and in feed-forward mode it is not we have this unwanted effect of phase shift.</p>
<p>Luckily, there are several techniques to break the feed-forward path while keeping the feedback path (e.g., using a source follower to drive the output side of the Miller capacitor). For our purposes, we use a slightly simpler technique of adding a resistor in series to the Miller capacitor (see <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a> and <a href="#fig-miller-comp-model" class="quarto-xref">Figure&nbsp;71</a>). Doing this we can modify the location of this zero, and even push it into the left-half-plane. This is excellent news for stability, as now this zero helps to improve gain- and phase-margin!</p>
<p>Repeating the calculation of the transfer function <span class="math inline">\(V_\mathrm{out} / I_\mathrm{in}\)</span> including <span class="math inline">\(R_\mathrm{m}\)</span> we see that the zero location is changed and can be calculated as (the pole locations are also slightly changed due to the addition of <span class="math inline">\(R_\mathrm{m}\)</span>, but we will not discuss the resulting equations here)</p>
<p><span id="eq-miller-zero-comp"><span class="math display">\[
s_\mathrm{z} = \frac{g_\mathrm{m}}{C_\mathrm{m} (1 - g_\mathrm{m}R_\mathrm{m})}
\tag{56}\]</span></span></p>
<p>If we do not use the resistor (i.e., <span class="math inline">\(R_\mathrm{m}=0\)</span>) then <a href="#eq-miller-zero-comp" class="quarto-xref">Equation&nbsp;56</a> collapses to <a href="#eq-miller-zero" class="quarto-xref">Equation&nbsp;55</a>. If <span class="math inline">\(g_\mathrm{m}R_\mathrm{m} &lt; 1\)</span> then the zero stays in the right half-plane; if <span class="math inline">\(g_\mathrm{m}R_\mathrm{m} &gt; 1\)</span> then the zero moves into the left half-plane (this is what we want). If <span class="math inline">\(g_\mathrm{m}R_\mathrm{m} = 1\)</span> then we have compensated the zero at it moves to <span class="math inline">\(-\infty\)</span>; however, in practice exact compensation is not easy to establish across conditions, so we want to move the zero into the left half-plane. Adding a bit of margin want to size</p>
<p><span class="math display">\[
R_\mathrm{m} &gt; \frac{2}{g_\mathrm{m}}.
\]</span></p>
</section>
<section id="common-mode-regulation" class="level2" data-number="13.2">
<h2 data-number="13.2" class="anchored" data-anchor-id="common-mode-regulation"><span class="header-section-number">13.2</span> Common-Mode Regulation</h2>
<p>In fully-differential (i.e., differential inputs and outputs) OTAs we have a new issue concerning common-mode voltage control: Depending on the feedback network around the OTA we might or might not have a defined dc operating point (common-mode wise). Think of the following scenario: If implement an integrator with an OTA then the feedback network from output to input consists of a capacitor. This means that the output of the OTA is loaded very high ohmic, and any small current mismatch between <span class="math inline">\(M_4\)</span>/<span class="math inline">\(M_7\)</span> or <span class="math inline">\(M_6\)</span>/<span class="math inline">\(M_8\)</span> (see <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a>) will cause a strong deviation of the dc operating point at the output!</p>
<p>We can not accept that the dc operating points in a circuit are ill defined. We thus need a way to establish the dc operating point. Using the diode-resistive load for the differential pair in <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a> the dc operating point there is well-defined by the diode-connected <span class="math inline">\(M_{3,5}\)</span>. However, the output stage is different, and we need to add circuitry to also control the dc operating point there.</p>
<p>One well-known way is to sense the common-mode voltage using two resistors (similar to <span class="math inline">\(R_{1,2}\)</span> in <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a>), and compare this measured common-mode voltage to a reference voltage using an error amplifier. Then the output of the error amplifier controls the common-mode voltage, e.g., by driving the gates of <span class="math inline">\(M_{7,8}\)</span> in <a href="#fig-diff-ota-resload-miller" class="quarto-xref">Figure&nbsp;70</a>.</p>
<div class="callout callout-style-default callout-important callout-titled" title="Differential and Common-Mode Loops">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Differential and Common-Mode Loops
</div>
</div>
<div class="callout-body-container callout-body">
<p>When using an error amplifier to regulate a common-mode point keep in mind that you need to check the differential and common-mode stability of these various loops! This can lead to tricky situations, especially under large-signal excitation where the common-mode sensing might not work as expected!</p>
<p>In order to get a differential circuit stable one often has to make the common-mode loop faster than the differential loops. So simple, high-speed error amplifiers are an advantage.</p>
<p>In summary, stability investigations are critically important for differential circuits, and never forget to check for common-mode stability as well!</p>
</div>
</div>
<p>Instead of a common-mode regulation loop (and all its complications regarding stability) often a common-mode setting is sufficient (after all, a somewhat imprecise setting of the dc points is good enough). A common-mode setting has the advantage that no error amplifier is required. We will also use this approach of a common-mode loop setting in the adapted differential OTA shown in <a href="#fig-diff-ota-resload-miller-cm" class="quarto-xref">Figure&nbsp;72</a>.</p>
<div id="cell-fig-diff-ota-resload-miller-cm" class="cell" data-execution_count="54">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-resload-miller-cm" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-resload-miller-cm-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-resload-miller-cm-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-124" title="Figure&nbsp;72: Differential two-stage OTA with resistive load, Miller compensation and output common-mode control."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-resload-miller-cm-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-resload-miller-cm-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;72: Differential two-stage OTA with resistive load, Miller compensation and output common-mode control.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Resistors <span class="math inline">\(R_{3,4}\)</span> sense the output voltages and create a replica of the common-mode point (assuming <span class="math inline">\(R_3 = R_4\)</span>). This common-mode point is connected to the gates of <span class="math inline">\(M_{7,8}\)</span> to essentially connect <span class="math inline">\(M_{7,8}\)</span> like a diode (only for common-mode operation); in differential mode, <span class="math inline">\(M_7\)</span> and <span class="math inline">\(M_8\)</span> act as current source, like the load of the differential pair <span class="math inline">\(M_{3,5}\)</span>. However, since we want to set the common-mode voltage at the output independently from <span class="math inline">\(V_\mathrm{GS7,8}\)</span> we also pull a current through <span class="math inline">\(R_{3,4}\)</span> to cause <span class="math inline">\(V_\mathrm{DS7,8} \neq V_\mathrm{GS7,8}\)</span>; essentially, this is a diode connection including a voltage shift! The output common-mode voltage is then given by</p>
<p><span class="math display">\[
V_\mathrm{out,cm} = V_\mathrm{GS7,8} + \frac{R_{3,4} I_\mathrm{D11}}{2}.
\]</span></p>
<p>We can realize the advantage of using the resistor/MOSFET load in the input as well as the output stage when we calculate the common-mode gain of the OTA. We realize that we can use half-circuits due to the inherent symmetry of the circuit in <a href="#fig-diff-ota-resload" class="quarto-xref">Figure&nbsp;69</a>. The gain of the first stage (the MOSFET-diode loaded differential pair <span class="math inline">\(M_{1,2}\)</span>) is given by (using <a href="#eq-differential-pair-cm" class="quarto-xref">Equation&nbsp;13</a>)</p>
<p><span id="eq-diff-ota-cmgain1"><span class="math display">\[
A_\mathrm{cm,1} \approx -\frac{1}{g_\mathrm{m3,5}} \frac{g_\mathrm{m1,2} g_\mathrm{ds10}}{g_\mathrm{m1,2} + g_\mathrm{ds10}} \approx -\frac{g_\mathrm{ds10}}{g_\mathrm{m3,5}}.
\tag{57}\]</span></span></p>
<p>The common-mode gain of the second stage is similarly given by</p>
<p><span id="eq-diff-ota-cmgain2"><span class="math display">\[
A_\mathrm{cm,2} \approx -\frac{g_\mathrm{m4,6}}{g_\mathrm{m7,8}}.
\tag{58}\]</span></span></p>
<p>Combining <a href="#eq-diff-ota-cmgain1" class="quarto-xref">Equation&nbsp;57</a> and <a href="#eq-diff-ota-cmgain2" class="quarto-xref">Equation&nbsp;58</a> we arrive at (assuming that <span class="math inline">\(g_\mathrm{m3,5} = g_\mathrm{m4,6}\)</span>)</p>
<p><span id="eq-diff-ota-cmgain"><span class="math display">\[
A_\mathrm{cm} = A_\mathrm{cm,1} A_\mathrm{cm,2} = \frac{g_\mathrm{ds10}}{g_\mathrm{m7,8}}
\tag{59}\]</span></span></p>
<p>which is a low common-mode gain with very likely <span class="math inline">\(A_\mathrm{cm} &lt; 1\)</span>, which is very good news for the common-mode stability!</p>
<p>Likewise, we can compute the differential gain of the OTA by formulating the voltage gain of the first stage as</p>
<p><span id="eq-diff-ota-dmgain1"><span class="math display">\[
A_\mathrm{d,1} \approx \frac{g_\mathrm{m1,2}}{R_{1,2}^{-1} + g_\mathrm{ds3,5} + g_\mathrm{ds1,2}}
\tag{60}\]</span></span></p>
<p>and the differential voltage gain of the second stage as</p>
<p><span id="eq-diff-ota-dmgain2"><span class="math display">\[
A_\mathrm{d,2} = \frac{g_\mathrm{m4,6}}{R_{3,4}^{-1} + g_\mathrm{ds7,8} + g_\mathrm{ds4,6}}.
\tag{61}\]</span></span></p>
<p>Combining <a href="#eq-diff-ota-dmgain1" class="quarto-xref">Equation&nbsp;60</a> and <a href="#eq-diff-ota-cmgain2" class="quarto-xref">Equation&nbsp;58</a> we arrive at the total differential voltage gain (of an <strong>unloaded</strong> OTA) of</p>
<p><span id="eq-diff-ota-dmgain"><span class="math display">\[
A_\mathrm{d} = A_\mathrm{d,1} A_\mathrm{d,2} = \frac{g_\mathrm{m1,2} g_\mathrm{m4,6}}{(R_{1,2}^{-1} + g_\mathrm{ds3,5} + g_\mathrm{ds1,2})(R_{3,4}^{-1} + g_\mathrm{ds7,8} + g_\mathrm{ds4,6})}
\tag{62}\]</span></span></p>
<p>which can lead to signifcant differential voltage gain, ultimately limited by the <span class="math inline">\(g_\mathrm{ds}\)</span> of the MOSFETs <span class="math inline">\(M_{1-8}\)</span>.</p>
<div class="callout callout-style-default callout-warning callout-titled" title="Modify Bias Points with Currents">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Warning</span>Modify Bias Points with Currents
</div>
</div>
<div class="callout-body-container callout-body">
<p>Keep the technique shown in <a href="#fig-diff-ota-resload-miller-cm" class="quarto-xref">Figure&nbsp;72</a> (using <span class="math inline">\(R_{3,4}\)</span> and <span class="math inline">\(M_{11}\)</span>) in mind: You can always modify a bias point by injecting a dc current into a node, or by pulling a dc current out of a node (or do both to increase or lower the quiescent current through a resistor or transistor)! Since we likely have already current mirrors in the circuit it is usually a minor effort adding MOSFETs to create these bias currents.</p>
</div>
</div>
</section>
<section id="final-differential-ota" class="level2" data-number="13.3">
<h2 data-number="13.3" class="anchored" data-anchor-id="final-differential-ota"><span class="header-section-number">13.3</span> Final Differential OTA</h2>
<p>When designing the OTA with the above mentioned techniques like Miller compensation and the common-mode setting we find that we have issues with common-mode stability. There is one issue not obvious on first sight with the MOSFET-R load of the first stage: At the node <span class="math inline">\(X\)</span> there is significant capacitance due to the gates of <span class="math inline">\(M_{3,5}\)</span>. This capacitance forms a lowpass response with the resistance of <span class="math inline">\(R_{1,2}\)</span> and thus creates a low-frequency pole. This pole is in the common-mode path, and leads to a zero for the common-mode gain.</p>
<p>In other words: At low frequencies the common-mode gain is given by <a href="#eq-diff-ota-cmgain" class="quarto-xref">Equation&nbsp;59</a>, but at higher frequencies (above the pole at node <span class="math inline">\(X\)</span>) the common-mode gain increases signficantly as the load resistance of the first stage increases from <span class="math inline">\(g_\mathrm{m3}^{-1} \parallel g_\mathrm{m5}^{-1}\)</span> to <span class="math inline">\(g_\mathrm{ds3}^{-1} \parallel g_\mathrm{ds5}^{-1}\)</span>. We need to counteract this effect by adding a capacitor in parallel to <span class="math inline">\(R_{1,2}\)</span>, as shown in <a href="#fig-diff-ota-final" class="quarto-xref">Figure&nbsp;73</a>. We use the opportunity to also add a series resistor to this capacitor to introduce an additional zero to improve phase margin.</p>
<div id="cell-fig-diff-ota-final" class="cell" data-execution_count="55">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-final" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-final-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-final-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-125" title="Figure&nbsp;73: Differential two-stage OTA with adapted MOSFET-R load of first stage and output common-mode control by MOSFET-R load in second stage."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-final-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-final-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;73: Differential two-stage OTA with adapted MOSFET-R load of first stage and output common-mode control by MOSFET-R load in second stage.
</figcaption>
</figure>
</div>
</div>
</div>
<p>You can find the sizing script for the differential OTA <a href="./gmid/sizing_diff_ota.html">here</a>, as well as the circuit-level design in Xschem <a href="./xschem/ota-diff.sch">here</a>. The testbench for differential and common-mode gain analysis can be found <a href="./xschem/ota-diff_tb-acol.sch">here</a>.</p>
<p>The final Xschem schematics of the differential OTA and the testbench are also shown in the figures below.</p>
<div id="fig-diff-ota-design" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-design-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-diff.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-126" title="Figure&nbsp;74: Differential OTA design in Xschem."><img src="./xschem/ota-diff.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-design-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;74: Differential OTA design in Xschem.
</figcaption>
</figure>
</div>
<div id="fig-diff-ota-design-tb-gain" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-design-tb-gain-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="./xschem/ota-diff_tb-acol.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-127" title="Figure&nbsp;75: Simulation testbench of the differential OTA design (DM and CM gain analysis)."><img src="./xschem/ota-diff_tb-acol.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-design-tb-gain-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;75: Simulation testbench of the differential OTA design (DM and CM gain analysis).
</figcaption>
</figure>
</div>
<p>As you can see when you run the simulation, the differential OTA is stable for differential and common-mode gain. However, the stabilization measures resulted in a GBW which falls considerably short of the target value of 1 GHz. Here we would need to start another round of optimization, either giving up some stability margin, or increasing the power dissipation, or using a more advanced topology.</p>
</section>
<section id="differential-ota-variants" class="level2" data-number="13.4">
<h2 data-number="13.4" class="anchored" data-anchor-id="differential-ota-variants"><span class="header-section-number">13.4</span> Differential OTA Variants</h2>
<p>For inspiration we want to discuss two further variants of the differential OTA. The first one is shown in <a href="#fig-diff-ota-telescopic" class="quarto-xref">Figure&nbsp;76</a> and is a telescopic OTA. The telescopic OTA is a single-stage OTA and is the differential version of the single-ended OTA shown in <a href="#fig-improved-ota" class="quarto-xref">Figure&nbsp;57</a>. It shares its advantages and disadvantages: Stability is often not an issue (because it is single-stage), and the current consumption is low, as there is only one main current branch. The biggest disadvantage is the limited output swing, as we have to stack six MOSFETs on top of each other. Accounting for a minimum headroom per transistor of about 0.1 V, we require at least 0.6V, likely more in practice. This might be an issue in low-voltage designs.</p>
<div id="cell-fig-diff-ota-telescopic" class="cell" data-execution_count="56">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-telescopic" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-telescopic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-telescopic-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-128" title="Figure&nbsp;76: The telescopic differential OTA (output common-mode regulation and biasing details are not shown)."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-telescopic-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-telescopic-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;76: The telescopic differential OTA (output common-mode regulation and biasing details are not shown).
</figcaption>
</figure>
</div>
</div>
</div>
<p>Another very popular single-stage differential OTA is the so-called <em>folded-cascode OTA</em>, shown in <a href="#fig-diff-ota-folded" class="quarto-xref">Figure&nbsp;77</a>. The folded-cascode OTA has a larger output swing than the telescopic OTA, as we only need to stack four MOSFETs on top of each other. However, the current consumption is higher, as we have three current branches (one for the input pair, and two for the differential cascode stage). The folded-cascode OTA is a very popular choice for high-gain, moderate-speed OTAs.</p>
<div id="cell-fig-diff-ota-folded" class="cell" data-execution_count="57">
<div class="cell-output cell-output-display">
<div id="fig-diff-ota-folded" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-diff-ota-folded-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-diff-ota-folded-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-129" title="Figure&nbsp;77: The folded-cascode differential OTA (output common-mode regulation and biasing details are not shown)."><img src="analog_circuit_design_files/figure-html/fig-diff-ota-folded-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-diff-ota-folded-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;77: The folded-cascode differential OTA (output common-mode regulation and biasing details are not shown).
</figcaption>
</figure>
</div>
</div>
</div>
<p>Note that the folded-cascode OTA has a large common-mode range at the input. In case of the shown PMOS input differential pair, the input common-mode voltage can be as low as <span class="math inline">\(V_\mathrm{SS}\)</span>. If an NMOS input stage is used, the input common-mode voltage can be as high as <span class="math inline">\(V_\mathrm{DD}\)</span>. For a rail-to-rail input stage, a combination of NMOS and PMOS input pairs can be used. Note that the bias current of the input pair needs a suitable control so that the effective input stage <span class="math inline">\(g_\mathrm{m}\)</span> is fairly constant over the full input common-mode range.</p>
<p>Note that both the telescopic OTA and the folded-cascode OTA have to be equipped with common-mode setting or regulation loops, otherwise the output common-mode voltage might be ill-defined and might drift up or down depending on bias current mismatch.</p>
</section>
</section>
<section id="an-rc-opamp-filter" class="level1" data-number="14">
<h1 data-number="14"><span class="header-section-number">14</span> An RC-OPAMP Filter</h1>
<p>To be added in a future release.</p>
</section>
<section id="summary-conclusion" class="level1" data-number="15">
<h1 data-number="15"><span class="header-section-number">15</span> Summary &amp; Conclusion</h1>
<p>By now, you should be familiar with the use of a schematic entry tool (Xschem) and circuit simulator (ngspice). You have learned the basic performance trade-offs, and the large- and small-signal behavior of the MOSFET. You can use the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> method to size MOSFET for class-A operation. You can design simple amplifiers based on OTA structures. In summary, you are on a good way to become a good analog or mixed-signal circuit designer!</p>
<div class="callout callout-style-default callout-important callout-titled" title="Feedback">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Important</span>Feedback
</div>
</div>
<div class="callout-body-container callout-body">
<p>We hope you have enjoyed these lecture notes! If you have feedback, suggestions, additions, or corrections, please send us an e-mail, create a GitHub issue, or provide a GitHub pull request. Thank you in advance for your contributions!</p>
</div>
</div>
<div class="callout callout-style-default callout-note callout-titled" title="Further Reading">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Further Reading
</div>
</div>
<div class="callout-body-container callout-body">
<p>For interested circuit designers, Chapter 5 of <span class="citation" data-cites="Dorrer_Master_Thesis">(<a href="#ref-Dorrer_Master_Thesis" role="doc-biblioref">Dorrer 2025</a>)</span> is recommended as a further read. It explains additional circuits, such as the beta-multiplier reference, an OTA with a telescopic input stage, and a push-pull output stage, designs them with the <span class="math inline">\(g_\mathrm{m}/I_\mathrm{D}\)</span> methodology, and simulates them in Xschem and with CACE. Hence, the design flow is the same as proposed in this course.</p>
</div>
</div>
</section>
<section id="sec-middlebrook-method" class="level1" data-number="16">
<h1 data-number="16"><span class="header-section-number">16</span> Appendix: Middlebrook’s Method</h1>
<p>If we want to do a closed-loop gain analysis (for stability or other investigations), we have the need to break the loop at one point, apply a stimulus, and monitor the response on the other end. By doing this we want to keep the loading (i.e.&nbsp;the impedance) on both ends similar to the original case. To achieve this, we break the loop at one point by inserting (1) an ac voltage source, and (2) attach an ac current source, as shown in <a href="#fig-middlebrook-voltage" class="quarto-xref">Figure&nbsp;78</a> and <a href="#fig-middlebrook-current" class="quarto-xref">Figure&nbsp;79</a>. The derivation of this approach is presented in <span class="citation" data-cites="Middlebrook_1975">(<a href="#ref-Middlebrook_1975" role="doc-biblioref">Middlebrook 1975</a>)</span>, and has the big advantage that loading is not changed compared to the closed-loop situation, and the bias points are also unchanged.</p>
<div id="cell-fig-middlebrook-voltage" class="cell" data-execution_count="58">
<div class="cell-output cell-output-display">
<div id="fig-middlebrook-voltage" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-middlebrook-voltage-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-middlebrook-voltage-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-130" title="Figure&nbsp;78: Middlebrook voltage loop gain simulation."><img src="analog_circuit_design_files/figure-html/fig-middlebrook-voltage-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-middlebrook-voltage-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;78: Middlebrook voltage loop gain simulation.
</figcaption>
</figure>
</div>
</div>
</div>
<div id="cell-fig-middlebrook-current" class="cell" data-execution_count="59">
<div class="cell-output cell-output-display">
<div id="fig-middlebrook-current" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-middlebrook-current-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-middlebrook-current-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-131" title="Figure&nbsp;79: Middlebrook current loop gain simulation."><img src="analog_circuit_design_files/figure-html/fig-middlebrook-current-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-middlebrook-current-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;79: Middlebrook current loop gain simulation.
</figcaption>
</figure>
</div>
</div>
</div>
<p>For both cases we do an ac analysis, and find the corresponding transfer functions <span class="math inline">\(T_\mathrm{v}\)</span> and <span class="math inline">\(T_\mathrm{i}\)</span> as <span class="math display">\[
T_\mathrm{v} = -\frac{V_\mathrm{r}}{V_\mathrm{f}}
\]</span> and <span class="math display">\[
T_\mathrm{i} = -\frac{I_\mathrm{r}}{I_\mathrm{f}}.
\]</span></p>
<p>Then, we can calculate the open-loop transfer function <span class="math inline">\(T(s) = H_\mathrm{ol(s)}\)</span> as <span class="math display">\[
T(s) = \frac{T_\mathrm{v} T_\mathrm{i} - 1}{T_\mathrm{v} + T_\mathrm{i} + 2} = \frac{V_\mathrm{r} I_\mathrm{r} - V_\mathrm{f} I_\mathrm{f}}{2 V_\mathrm{f} I_\mathrm{f} - V_\mathrm{r} I_\mathrm{f} - V_\mathrm{f} I_\mathrm{r}}.
\]</span></p>
<p>The four ac quantities <span class="math inline">\(V_\mathrm{f}\)</span>, <span class="math inline">\(V_\mathrm{r}\)</span>, <span class="math inline">\(I_\mathrm{f}\)</span>, and <span class="math inline">\(I_\mathrm{r}\)</span> we can readily find by circuit simulation or calculation.</p>
<p>Please note that Middlebrook’s method works well for <span class="math inline">\(|T| \gg 1\)</span>, so it will show inaccuracies at the crossover frequency of the open-loop gain at <span class="math inline">\(T(s) \approx 0\)</span>. An improved method (slightly more complicated) can be found in <span class="citation" data-cites="Tian_2001">(<a href="#ref-Tian_2001" role="doc-biblioref">Tian et al. 2001</a>)</span>.</p>
</section>
<section id="appendix-useful-circuit-theorems" class="level1" data-number="17">
<h1 data-number="17"><span class="header-section-number">17</span> Appendix: Useful Circuit Theorems</h1>
<section id="sec-miller-theorem" class="level2" data-number="17.1">
<h2 data-number="17.1" class="anchored" data-anchor-id="sec-miller-theorem"><span class="header-section-number">17.1</span> Miller’s Theorem</h2>
<p>Using Miller’s theorem we can find the equivalent circuit of an impedance connected between two nodes, if we know the transfer function between these nodes. The original situation is shown in <a href="#fig-miller-theorem" class="quarto-xref">Figure&nbsp;80</a>, and the equivalent circuit is shown in <a href="#fig-miller-theorem-equivalent" class="quarto-xref">Figure&nbsp;81</a>.</p>
<div id="cell-fig-miller-theorem" class="cell" data-execution_count="60">
<div class="cell-output cell-output-display">
<div id="fig-miller-theorem" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-miller-theorem-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-miller-theorem-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-132" title="Figure&nbsp;80: An impedance connected between two nodes A and B."><img src="analog_circuit_design_files/figure-html/fig-miller-theorem-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-miller-theorem-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;80: An impedance connected between two nodes A and B.
</figcaption>
</figure>
</div>
</div>
</div>
<div id="cell-fig-miller-theorem-equivalent" class="cell" data-execution_count="61">
<div class="cell-output cell-output-display">
<div id="fig-miller-theorem-equivalent" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-miller-theorem-equivalent-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-miller-theorem-equivalent-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-133" title="Figure&nbsp;81: An equivalent circuit using Miller’s theorem."><img src="analog_circuit_design_files/figure-html/fig-miller-theorem-equivalent-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-miller-theorem-equivalent-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;81: An equivalent circuit using Miller’s theorem.
</figcaption>
</figure>
</div>
</div>
</div>
<p>Using Miller’s theorem <span class="citation" data-cites="Sheikholeslami_2015">(<a href="#ref-Sheikholeslami_2015" role="doc-biblioref">Sheikholeslami 2015</a>)</span> we can calculate <span class="math display">\[
Z_1 = \frac{Z}{1 - A} = \frac{Z}{1 - V_\mathrm{B} / V_\mathrm{A}}
\]</span> and <span class="math display">\[
Z_2 = \frac{Z}{1 - A^{-1}} = \frac{Z}{1 - V_\mathrm{A} / V_\mathrm{B}}
\]</span> to arrive at an equivalent circuit, given that <span class="math inline">\(A = V_\mathrm{B} / V_\mathrm{A}\)</span> is the voltage gain between nodes A and B. A derivation of this theorem is relative straightforward considering the current through <span class="math inline">\(Z\)</span> when looking into the impedance from either node A or node B and calculating an equivalent impedance causing the same current.</p>
<p>Note that if <span class="math inline">\(V_\mathrm{A} = V_\mathrm{B}\)</span> then there is no current flow through <span class="math inline">\(Z\)</span>, and accordingly the impedances <span class="math inline">\(Z_1 = Z_2 = \infty\)</span>.</p>
<p>Miller’s theorem can be quite handy when an impedance is strapped between two nodes, and we want to break this connection in a calculation, e.g., considering the effect of <span class="math inline">\(C_\mathrm{GD}\)</span> in a MOSFET.</p>
<div class="callout callout-style-default callout-note callout-titled" title="Miller's Secret">
<div class="callout-header d-flex align-content-center">
<div class="callout-icon-container">
<i class="callout-icon"></i>
</div>
<div class="callout-title-container flex-fill">
<span class="screen-reader-only">Note</span>Miller’s Secret
</div>
</div>
<div class="callout-body-container callout-body">
<p>Note that Miller’s compensation is so much more than just making a big capacitor out of a small one. There are layers upon layers of subtlety, and huge hidden benefits which can be read in <span class="citation" data-cites="Mangelsdorf_2025_miller">(<a href="#ref-Mangelsdorf_2025_miller" role="doc-biblioref">Mangelsdorf 2025</a>)</span>.</p>
</div>
</div>
</section>
<section id="sec-bode-noise-theorem" class="level2" data-number="17.2">
<h2 data-number="17.2" class="anchored" data-anchor-id="sec-bode-noise-theorem"><span class="header-section-number">17.2</span> Bode’s Noise Theorem</h2>
<p>The total integrated noise of any (no matter how complicated) <span class="math inline">\(RLC\)</span> network (interpreted as a one-port) is given by</p>
<p><span class="math display">\[
\overline{V_\mathrm{n}^2} = kT \left( \frac{1}{C_\infty} - \frac{1}{C_0} \right),
\]</span></p>
<p>where <span class="math inline">\(C_\infty\)</span> is the capacitance looking into the network with all resistors and inductors open-circuited, and <span class="math inline">\(C_0\)</span> is the capacitance looking into the circuit when all inductors and resistors are shorted <span class="citation" data-cites="Pavan_2019">(<a href="#ref-Pavan_2019" role="doc-biblioref">Pavan 2019</a>)</span>.</p>
<p>Reference <span class="citation" data-cites="Pavan_2019">(<a href="#ref-Pavan_2019" role="doc-biblioref">Pavan 2019</a>)</span> is an excellent read deriving Bode’s noise theorem from different angles.</p>
</section>
</section>
<section id="sec-5t-ota-zout" class="level1" data-number="18">
<h1 data-number="18"><span class="header-section-number">18</span> Appendix: 5T-OTA Small-Signal Output Impedance</h1>
<p>This section gives additional details to the analysis presented in <a href="#sec-basic-ota-small-signal" class="quarto-xref">Section&nbsp;8.3</a>. Here we provide the full calculation of the output impedance/conductance of the 5T-OTA for frequencies below the dominant pole, i.e., we neglect any capacitors.</p>
<div id="cell-fig-basic-ota-small-signal-zout" class="cell" data-execution_count="62">
<div class="cell-output cell-output-display">
<div id="fig-basic-ota-small-signal-zout" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-basic-ota-small-signal-zout-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<a href="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-zout-output-1.svg" class="lightbox" data-gallery="quarto-lightbox-gallery-134" title="Figure&nbsp;82: 5-transistor OTA small-signal model for output impedance calculations."><img src="analog_circuit_design_files/figure-html/fig-basic-ota-small-signal-zout-output-1.svg" class="img-fluid figure-img"></a>
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-basic-ota-small-signal-zout-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;82: 5-transistor OTA small-signal model for output impedance calculations.
</figcaption>
</figure>
</div>
</div>
</div>
<section id="open-loop-configuration" class="level2" data-number="18.1">
<h2 data-number="18.1" class="anchored" data-anchor-id="open-loop-configuration"><span class="header-section-number">18.1</span> Open-Loop Configuration</h2>
<p>For the open-loop case, the gates of <span class="math inline">\(M_1\)</span> and <span class="math inline">\(M_2\)</span> are tied to ground: <span id="eq-app-vbufzout-vin-ol"><span class="math display">\[
V_\mathrm{in,p} = V_\mathrm{in,n} = 0 \to V_\mathrm{gs1} = V_\mathrm{gs2}
\tag{63}\]</span></span></p>
<p>KCL at the output node:</p>
<p><span id="eq-app-vbufzout-kcl-vout-ol"><span class="math display">\[
I_\mathrm{out} - g_\mathrm{ds4} V_\mathrm{out} - g_\mathrm{m3,4}V_\mathrm{gs3} - I_{g_\mathrm{ds2}} - g_\mathrm{m2} V_\mathrm{gs2} = 0
\tag{64}\]</span></span></p>
<p>KCL at the tail node: <span class="math display">\[
g_\mathrm{m1} V_\mathrm{gs1} + g_\mathrm{m2} V_\mathrm{gs2} + I_{g_\mathrm{ds2}} + g_\mathrm{ds5} V_\mathrm{gs2} = 0
\]</span></p>
<p>Using <a href="#eq-app-vbufzout-vin-ol" class="quarto-xref">Equation&nbsp;63</a> we can eliminate <span class="math inline">\(V_\mathrm{gs1}\)</span> and solve for <span class="math inline">\(I_{g_\mathrm{ds2}}\)</span>.</p>
<p><span id="eq-app-vbufzout-igds2"><span class="math display">\[
I_{g_\mathrm{ds2}} = -\left( g_\mathrm{m1} + g_\mathrm{m2} + g_\mathrm{ds5} \right) V_\mathrm{gs2}
\tag{65}\]</span></span></p>
<p>Furthermore, we need an expression for <span class="math inline">\(V_\mathrm{gs3}\)</span>. Ohm’s law at the transconductance <span class="math inline">\(g_\mathrm{m34}\)</span> will suffice.</p>
<p><span id="eq-app-vbufzout-vgs34-ol"><span class="math display">\[
V_\mathrm{gs3} = -\frac{g_\mathrm{m1}}{g_\mathrm{m3,4}} V_\mathrm{gs1}
\tag{66}\]</span></span></p>
<p>KVL from the output node down to ground (traversing <span class="math inline">\(g_\mathrm{ds2}\)</span> and <span class="math inline">\(g_\mathrm{ds5}\)</span>) in combination with <a href="#eq-app-vbufzout-igds2" class="quarto-xref">Equation&nbsp;65</a> gives us an expression for <span class="math inline">\(V_\mathrm{gs2}\)</span></p>
<p><span id="eq-app-vbufzout-vgs2-ol"><span class="math display">\[
V_\mathrm{gs2} = -\frac{g_\mathrm{ds2}}{g_\mathrm{m1} + g_\mathrm{m2} + g_\mathrm{ds2} + g_\mathrm{ds5}} V_\mathrm{out}
\tag{67}\]</span></span></p>
<p>Now, we can plug in all quantities into <a href="#eq-app-vbufzout-kcl-vout-ol" class="quarto-xref">Equation&nbsp;64</a>. First, <a href="#eq-app-vbufzout-igds2" class="quarto-xref">Equation&nbsp;65</a> is inserted, which provide an expression for the current through the output conductance <span class="math inline">\(g_\mathrm{ds2}\)</span> of <span class="math inline">\(M_2\)</span>:</p>
<p><span class="math display">\[
I_\mathrm{out} - g_\mathrm{ds4} V_\mathrm{out} - g_\mathrm{m3,4} V_\mathrm{gs3} + \left( g_\mathrm{m1} + g_\mathrm{ds5} \right) V_\mathrm{gs2} = 0
\]</span></p>
<p>Second, <span class="math inline">\(V_\mathrm{gs3}\)</span> is substituted by <a href="#eq-app-vbufzout-vgs34-ol" class="quarto-xref">Equation&nbsp;66</a>. Since we have assumed a matched pair of transistors for the current mirror comprised of <span class="math inline">\(M_3\)</span> and <span class="math inline">\(M_4\)</span>, <span class="math inline">\(g_\mathrm{m3,4}\)</span> perfectly cancels out of the equation, and is effectively replaced by the transconductance <span class="math inline">\(g_\mathrm{m1}\)</span> of the input transistor <span class="math inline">\(M_1\)</span>:</p>
<p><span class="math display">\[
I_\mathrm{out} - g_\mathrm{ds4} V_\mathrm{out} + \left( 2g_\mathrm{m1} + g_\mathrm{ds5} \right) V_\mathrm{gs2} = 0
\]</span></p>
<p>Third, <a href="#eq-app-vbufzout-vgs2-ol" class="quarto-xref">Equation&nbsp;67</a> gives us an expression for the last remaining unknown <span class="math inline">\(V_\mathrm{gs2}\)</span>. Thus, the factor in front of <span class="math inline">\(V_\mathrm{out}\)</span> defines the conductance at the output node.</p>
<p><span id="eq-app-vbufzout-zout-ol-1"><span class="math display">\[
I_\mathrm{out} - \left[ g_\mathrm{ds4} + \left( 2 \cdot g_\mathrm{m1} + g_\mathrm{ds5} \right) \frac{g_\mathrm{ds2}}{g_\mathrm{m1} + g_\mathrm{m2} + g_\mathrm{ds2} + g_\mathrm{ds5}} \right] V_\mathrm{out} = 0
\tag{68}\]</span></span></p>
<p>Before we interpret this result, we use the assumption of matched input transistors (<span class="math inline">\(g_\mathrm{m1,2} = g_\mathrm{m1} = g_\mathrm{m2}\)</span>) and slightly rearrange the equation to give us more insight:</p>
<p><span id="eq-app-vbufzout-zout-ol-2"><span class="math display">\[
I_\mathrm{out} - \left[ g_\mathrm{ds4} + \frac{g_\mathrm{ds2} \cdot \left( 2\cdot g_\mathrm{m1,2} + g_\mathrm{ds5} \right)}{g_\mathrm{ds2} + \left( 2 \cdot g_\mathrm{m1,2} + g_\mathrm{ds5} \right)} \right] V_\mathrm{out} = 0
\tag{69}\]</span></span></p>
<p>Now, we can identify the common equation of the total resistance of two parallel resistors. However, we are dealing with conductances here, so the same equation describes the total conductance of two conductances in series, while parallel conductances are simply summed. In parallel to <span class="math inline">\(g_\mathrm{ds4}\)</span>, there is effectively the series connection of <span class="math inline">\(g_\mathrm{ds2}\)</span> and <span class="math inline">\(2 \cdot g_\mathrm{m1,2} + g_\mathrm{ds5}\)</span> at work.</p>
<p>If we apply the general assumption of <span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{ds}\)</span>, only the parallel connection of <span class="math inline">\(g_\mathrm{ds4}\)</span> and <span class="math inline">\(g_\mathrm{ds2}\)</span> remains:</p>
<p><span id="eq-app-vbufzout-zout-ol-3"><span class="math display">\[
\frac{I_\mathrm{out}}{V_\mathrm{out}} \approx g_\mathrm{ds4} + g_\mathrm{ds2}
\tag{70}\]</span></span></p>
</section>
<section id="closed-loop-configuration" class="level2" data-number="18.2">
<h2 data-number="18.2" class="anchored" data-anchor-id="closed-loop-configuration"><span class="header-section-number">18.2</span> Closed-Loop Configuration</h2>
<p>In contrast to the open-loop case, we keep the gate of <span class="math inline">\(M_1\)</span> connected to ground and tie the input of <span class="math inline">\(M_2\)</span> to the output node <span class="math inline">\(V_\mathrm{out}\)</span>:</p>
<p><span id="eq-app-vbufzout-vin-cl"><span class="math display">\[
V_\mathrm{in,n} = V_\mathrm{out}
\tag{71}\]</span></span></p>
<p>KCL at the output node:</p>
<p><span id="eq-app-vbufzout-kcl-vout-cl"><span class="math display">\[
I_\mathrm{out} - g_\mathrm{ds4} V_\mathrm{out} - g_\mathrm{m3,4} V_\mathrm{gs3} - g_\mathrm{ds2} V_\mathrm{gs2} - g_\mathrm{m2} V_\mathrm{gs2} = 0
\tag{72}\]</span></span></p>
<p>We use KVL from the output node down to ground to find an expression for <span class="math inline">\(V_\mathrm{gs2}\)</span>.</p>
<p><span id="eq-app-vbufzout-kvl-vout-cl"><span class="math display">\[
V_\mathrm{gs2} =  V_\mathrm{out} + V_\mathrm{gs1}
\tag{73}\]</span></span></p>
<p>KCL at the tail node:</p>
<p><span id="eq-app-vbufzout-kcl-vtail-cl"><span class="math display">\[
g_\mathrm{m1} V_\mathrm{gs1} + g_\mathrm{m2} V_\mathrm{gs2} + g_\mathrm{ds2} V_\mathrm{gs2} + g_\mathrm{ds5} V_\mathrm{gs2} = 0
\tag{74}\]</span></span></p>
<p>Using <a href="#eq-app-vbufzout-kvl-vout-cl" class="quarto-xref">Equation&nbsp;73</a> to substitute <span class="math inline">\(V_\mathrm{gs2}\)</span> in <a href="#eq-app-vbufzout-kcl-vtail-cl" class="quarto-xref">Equation&nbsp;74</a> we find an equation for <span class="math inline">\(V_\mathrm{gs1}\)</span>:</p>
<p><span id="eq-app-vbufzout-vgs1-cl"><span class="math display">\[
V_\mathrm{gs1} = -\frac{g_\mathrm{m2} + g_\mathrm{ds2}}{g_\mathrm{m1} + g_\mathrm{m2} + g_\mathrm{ds2} + g_\mathrm{ds5}} V_\mathrm{out}
\tag{75}\]</span></span></p>
<p>Again, we derive the output conductance by plugging <a href="#eq-app-vbufzout-kvl-vout-cl" class="quarto-xref">Equation&nbsp;73</a>, <a href="#eq-app-vbufzout-vgs34-ol" class="quarto-xref">Equation&nbsp;66</a> and <a href="#eq-app-vbufzout-vgs1-cl" class="quarto-xref">Equation&nbsp;75</a> step by step into <a href="#eq-app-vbufzout-kcl-vout-cl" class="quarto-xref">Equation&nbsp;72</a>. First, we use <a href="#eq-app-vbufzout-kvl-vout-cl" class="quarto-xref">Equation&nbsp;73</a> to eliminate <span class="math inline">\(V_\mathrm{gs2}\)</span>:</p>
<p><span class="math display">\[
I_\mathrm{out} -\left( g_\mathrm{ds4} + g_\mathrm{ds2} + g_\mathrm{m2} \right) V_\mathrm{out} - g_\mathrm{m3,4} V_\mathrm{gs3} - \left( g_\mathrm{ds2} + g_\mathrm{m2} \right) V_\mathrm{gs1} = 0
\]</span></p>
<p>Second, <a href="#eq-app-vbufzout-vgs34-ol" class="quarto-xref">Equation&nbsp;66</a> also holds for the closed-loop case and lets us eliminate <span class="math inline">\(V_\mathrm{gs3}\)</span>:</p>
<p><span class="math display">\[
I_\mathrm{out} -\left( g_\mathrm{ds4} + g_\mathrm{ds2} + g_\mathrm{m2} \right) V_\mathrm{out} - \left( g_\mathrm{ds2} + g_\mathrm{m2} - g_\mathrm{m1} \right) V_\mathrm{gs1} = 0
\]</span></p>
<p>Third, we use <a href="#eq-app-vbufzout-vgs1-cl" class="quarto-xref">Equation&nbsp;75</a> to eliminate the remaining unknown <span class="math inline">\(V_\mathrm{gs1}\)</span>:</p>
<p><span class="math display">\[
\begin{split}
&amp; I_\mathrm{out} - \left( g_\mathrm{ds4} + g_\mathrm{ds2} + g_\mathrm{m2} \right) V_\mathrm{out} \\
&amp;+ \left( g_\mathrm{ds2} + g_\mathrm{m2} - g_\mathrm{m1} \right) \frac{g_\mathrm{m2} + g_\mathrm{ds2}}{g_\mathrm{m1} + g_\mathrm{m2} + g_\mathrm{ds2} + g_\mathrm{ds5}} V_\mathrm{out} = 0
\end{split}
\]</span></p>
<p>A simpler result can be obtained, if we neglect <span class="math inline">\(g_\mathrm{ds2}\)</span> and <span class="math inline">\(g_\mathrm{ds5}\)</span> in <a href="#eq-app-vbufzout-vgs1-cl" class="quarto-xref">Equation&nbsp;75</a> first (<span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{ds}\)</span>) and then plug it into our main equation. Additionally, we use <span class="math inline">\(g_\mathrm{m1,2} = g_\mathrm{m1} =g_\mathrm{m2}\)</span> to further simplify the equation:</p>
<p><span class="math display">\[
I_\mathrm{out} -\left( g_\mathrm{ds4} + \frac{3}{2} g_\mathrm{ds2} + g_\mathrm{m1,2} \right) V_\mathrm{out} \approx 0
\]</span></p>
<p>If we apply <span class="math inline">\(g_\mathrm{m}\gg g_\mathrm{ds}\)</span> again we arrive at:</p>
<p><span class="math display">\[
I_\mathrm{out} - g_\mathrm{m1,2} V_\mathrm{out} \approx 0 \to \frac{I_\mathrm{out}}{V_\mathrm{out}} \approx g_\mathrm{m1,2}
\]</span></p>
</section>
</section>
<section id="sec-linux-cheatsheet" class="level1" data-number="19">
<h1 data-number="19"><span class="header-section-number">19</span> Appendix: Linux Cheatsheet</h1>
<p>The most useful commands for the Linux command line are:</p>
<ul>
<li><code>ls</code> to list files and directories</li>
<li><code>cd</code> to change directory (e.g.&nbsp;<code>cd analog-circuit-design/xschem</code>)</li>
<li><code>cd ..</code> to move one directory level down</li>
<li><code>mkdir</code> to create a new directory (e.g.&nbsp;<code>mkdir my_directory</code>)</li>
<li><code>touch</code> to create an empty file (e.g.&nbsp;<code>touch file.txt</code>)</li>
<li><code>rm</code> to remove files (e.g.&nbsp;<code>rm file.txt</code>)</li>
<li><code>rm -r</code> to remove recursively, for example a directory (e.g.&nbsp;<code>rm -r my_directory</code>)</li>
<li><code>cp</code> to copy files (e.g.&nbsp;<code>cp file.txt destination</code>)</li>
<li><code>cp -r</code> to copy recursively a directory (e.g.&nbsp;<code>cp -r directory destination</code>)</li>
<li><code>mv</code> to rename files (e.g.&nbsp;<code>mv file.txt new_name.txt</code>)</li>
<li><code>mv</code> to move files into other directories (e.g.&nbsp;<code>mv file.txt directory</code>)</li>
<li><code>cat</code> to view the contents of a file (e.g.&nbsp;<code>cat file.txt</code>)</li>
<li><code>find</code> to search for files and directories (e.g.&nbsp;<code>find /path -name "*.txt"</code>)</li>
<li><code>nano</code> to edit file (e.g.&nbsp;<code>nano file.txt</code>)</li>
<li><code>Ctrl + C</code> to forcefully terminate a running process</li>
<li><code>htop</code> to open the “task manager”</li>
</ul>
<p>More advanced commands can be found under <a href="https://www.geeksforgeeks.org/linux-commands-cheat-sheet" class="uri">https://www.geeksforgeeks.org/linux-commands-cheat-sheet</a>.</p>
</section>
<section id="sec-xschem-cheatsheet" class="level1" data-number="20">
<h1 data-number="20"><span class="header-section-number">20</span> Appendix: Xschem Cheatsheet</h1>
<p>When opening Xschem, using <code>Help -&gt; Keys</code> a pop-up windows comes up with many useful shortcuts. The most useful are:</p>
<section id="moving-around-in-a-schematic" class="level4" data-number="20.0.0.1">
<h4 data-number="20.0.0.1" class="anchored" data-anchor-id="moving-around-in-a-schematic"><span class="header-section-number">20.0.0.1</span> Moving around in a schematic:</h4>
<ul>
<li><code>Cursor keys</code> to move around</li>
<li><code>Ctrl-e</code> to go back to parent schematic</li>
<li><code>e</code> to descend into schematic of selected symbol</li>
<li><code>i</code> to descend into symbol of selected symbol</li>
<li><code>f</code> full zoom on schematic</li>
<li><code>Shift-z</code> to zoom in</li>
<li><code>Ctrl-z</code> to zoom out</li>
</ul>
</section>
<section id="editing-schematics" class="level4" data-number="20.0.0.2">
<h4 data-number="20.0.0.2" class="anchored" data-anchor-id="editing-schematics"><span class="header-section-number">20.0.0.2</span> Editing schematics:</h4>
<ul>
<li><code>Del</code> to delete elements</li>
<li><code>Ins</code> to insert elements from library</li>
<li><code>Escape</code> to abort an operation</li>
<li><code>Ctrl-#</code> to rename components with duplicate names</li>
<li><code>c</code> to copy elements</li>
<li><code>Alt-Shift-l</code> to add wire label</li>
<li><code>Alt-l</code> to add label pin</li>
<li><code>m</code> to move selected objects</li>
<li><code>Shift-R</code> to rotate selected objects</li>
<li><code>Shift-F</code> to mirror / flip selected objects</li>
<li><code>q</code> to edit properties</li>
<li><code>Ctrl-s</code> to save schematic</li>
<li><code>t</code> to place a text</li>
<li><code>Shift-T</code> to toggle the <code>ignore</code> flag on an instance</li>
<li><code>u</code> to undo an operation</li>
<li><code>w</code> to draw a wire</li>
<li><code>Shift-W</code> draw wire and snap to close pin or net point</li>
<li><code>&amp;</code> to join, break, and collapse wires</li>
<li><code>A</code> to make symbol from schematic</li>
<li><code>Alt-s</code> to reload the circuit if changes in a subcircuit were made</li>
</ul>
</section>
<section id="viewingsimulating-schematics" class="level4" data-number="20.0.0.3">
<h4 data-number="20.0.0.3" class="anchored" data-anchor-id="viewingsimulating-schematics"><span class="header-section-number">20.0.0.3</span> Viewing/Simulating Schematics</h4>
<ul>
<li><code>5</code> to only view probes</li>
<li><code>k</code> to highlight selected net</li>
<li><code>Shift-K</code> to unhighlight all nets</li>
<li><code>Shift-o</code> to toggle light/dark color scheme</li>
<li><code>s</code> to run a simulation</li>
<li><code>a &amp; b</code> to add cursors to an in-circuit simulation graph</li>
<li><code>f</code> full zoom on y- or x-axis in in-circuit simulation graph</li>
</ul>
</section>
</section>
<section id="sec-ngspice-cheatsheet" class="level1" data-number="21">
<h1 data-number="21"><span class="header-section-number">21</span> Appendix: ngspice Cheatsheet</h1>
<p>Here is an unsorted list of useful ngspice settings and command:</p>
<section id="commands" class="level2" data-number="21.1">
<h2 data-number="21.1" class="anchored" data-anchor-id="commands"><span class="header-section-number">21.1</span> Commands</h2>
<ul>
<li><code>ac dec|lin points fstart fstop</code> performs a small-signal ac analysis with either linear or decade sweep</li>
<li><code>dc sourcename vstart vstop vincr [src2 start2 stop2 incr2]</code> runs a dc-sweep, optionally across two variables</li>
<li><code>display</code> shows the available data vectors in the current plot</li>
<li><code>echo</code> can be used to display text, <code>$variable</code> or <code>$&amp;vector</code>, can be useful for debugging</li>
<li><code>let name = expr</code> to create a new vector; <code>unlet vector</code> deletes a specified vector; access vector data with <code>$&amp;vec</code></li>
<li><code>linearize vec</code> linearizes a vector on an equidistant time scale, do this before an FFT; with <code>set specwindow=windowtype</code> a proper windowing function can be set</li>
<li><code>meas</code> can be used for various evaluations of measurement results (see ngspice manual for details)</li>
<li><code>noise v(output &lt;ref&gt;) src (dec|lin) pts fstart fstop</code> runs a small-signal noise analysis</li>
<li><code>op</code> calculates the operating point, useful for checking bias points and device parameters</li>
<li><code>plot expr vs scale</code> to plot something</li>
<li><code>print expr</code> to print it, use <code>print all</code> to print everything</li>
<li><code>remzerovec</code> can be useful to remove vectors with zero length, which otherwise cause issues when saving or plotting data</li>
<li><code>rusage</code> plot information about resource usage like memory</li>
<li><code>save all</code> or <code>save signal</code> specifies which data is saved during simulation; this lowers RAM usage during simulation and size of RAW file; do save before the actual simulation statement</li>
<li><code>setplot</code> show a list of available plots</li>
<li><code>set var = value</code> to set the value of a variable; use variable with <code>$var</code>; <code>unset var</code> removes a variable</li>
<li><code>set enable_noisy_r</code> to enable noise of behavioral resistors; usually, this is a good idea</li>
<li><code>shell cmd</code> to run a shell command</li>
<li><code>show : param</code>, like <code>show : gm</code> shows the <span class="math inline">\(g_\mathrm{m}\)</span> of all devices after running an operating point with <code>op</code></li>
<li><code>spec</code> plots a spectrum (i.e.&nbsp;frequency domain plot)</li>
<li><code>status</code> shows the saved parameters and nodes</li>
<li><code>tf</code> runs a transfer function analysis, returning transfer function, input and output resistance</li>
<li><code>tran tstep tstop &lt;tstart &lt;tmax&gt;&gt;</code> runs a transient analysis until <code>tstop</code>, reporting results with <code>tstep</code> step size, starting to plot at <code>tstart</code> and performs time steps not larger then <code>tmax</code></li>
<li><code>wrdata</code> writes data into a file in a tabular ASCII format; easy to further process</li>
<li><code>write</code> writes simulation data (the saved nodes) into a RAW file; default is binary, can be changed to ASCII with <code>set filetype=ascii</code>; with <code>set appendwrite</code> data is added to an existing file</li>
</ul>
</section>
<section id="options" class="level2" data-number="21.2">
<h2 data-number="21.2" class="anchored" data-anchor-id="options"><span class="header-section-number">21.2</span> Options</h2>
<p>Use <code>option option=val option=val</code> to set various options; important ones are:</p>
<ul>
<li><code>abstol</code> sets the absolute current error tolerance (default is 1pA)</li>
<li><code>gmin</code> is the conductance applied at every node for convergence improvement (default is 1e-12); this can be critical for very high impedance circuits</li>
<li><code>klu</code> sets the KLU matrix solver</li>
<li><code>list</code> print the summary listing of the input data</li>
<li><code>maxord</code> sets the numerical order of the integration method (default is 2 for Gear)</li>
<li><code>method</code> set the numerical integration method to <code>gear</code> or <code>trap</code> (default is <code>trap</code>)</li>
<li><code>node</code> prints the node table</li>
<li><code>opts</code> prints the option values</li>
<li><code>temp</code> sets the simulation temperature</li>
<li><code>reltol</code> set the relative error tolerance (default is 0.001 = 0.1%)</li>
<li><code>savecurrents</code> saves the terminal currents of all devices</li>
<li><code>sparse</code> sets the sparse matrix solver, which can run noise analysis, but is slower than <code>klu</code></li>
<li><code>vntol</code> sets the absolute voltage error tolerance (default is 1µV)</li>
<li><code>warn</code> enables the printing of the SOA warning messages</li>
</ul>
</section>
<section id="convergence-helper" class="level2" data-number="21.3">
<h2 data-number="21.3" class="anchored" data-anchor-id="convergence-helper"><span class="header-section-number">21.3</span> Convergence Helper</h2>
<ul>
<li><code>option gmin</code> can be used to increase the conductance applied at every node</li>
<li><code>option method=gear</code> can lead to improved convergence</li>
<li><code>.nodeset</code> can be used to specify initial node voltage guesses</li>
<li><code>.ic</code> can be used to set initial conditions</li>
</ul>
</section>
<section id="internal-variables" class="level2" data-number="21.4">
<h2 data-number="21.4" class="anchored" data-anchor-id="internal-variables"><span class="header-section-number">21.4</span> Internal Variables</h2>
<p>Variables can be set using <code>set var=value</code> and accessed with <code>$var</code>. Useful internal variables are:</p>
<ul>
<li>To set the fontsize of plots, use <code>xfont_size</code></li>
<li>To append data to an existing RAW file, use <code>appendwrite=1</code></li>
<li>Get the name of the current plot with <code>curplot</code></li>
<li>The filetype of the RAW file can be set with <code>filetype</code>, either <code>binary</code> (default) or <code>ascii</code></li>
<li>The number of threads can be set with <code>num_threads</code></li>
<li>The noise PSDs will be given in V^2/Hz or A^2/Hz when setting <code>sqrnoise=1</code> (otherwise V/rtHz or A/rtHz)</li>
</ul>
</section>
</section>
<section id="sec-designers-etiquette" class="level1" data-number="22">
<h1 data-number="22"><span class="header-section-number">22</span> Appendix: Circuit Designer’s Etiquette</h1>
<section id="prolog" class="level2" data-number="22.1">
<h2 data-number="22.1" class="anchored" data-anchor-id="prolog"><span class="header-section-number">22.1</span> Prolog</h2>
<p>A consistent naming and schematic drawing style, as well as VHDL/Verilog coding scheme, is a huge help in avoiding errors and increasing productivity. Even if just one person works on a design, the error rate is lowered. If multiple persons work together in a team, a consistent working style is a big help for smooth cooperation without misunderstanding each other’s intentions. Consistency also helps to reuse existing blocks. In a well-done design, the documentation is included in the schematic/source code, so there is no searching for a piece of documentation somewhere else (which is often not found anyway).</p>
</section>
<section id="pins" class="level2" data-number="22.2">
<h2 data-number="22.2" class="anchored" data-anchor-id="pins"><span class="header-section-number">22.2</span> Pins</h2>
<ul>
<li>Name package pins (interfacing with the outside the IC) in <strong>UPPERCASE</strong>, and all internal signals in <strong>lowercase</strong>.</li>
<li>Supply voltages like VDD/VCC and ground like VSS/GND need to start with either <code>VDD</code>, <code>VCC</code>, <code>VSS</code>, <code>VEE</code> or <code>GND</code>, plus a suitable suffix. Examples: <code>VDD1</code>, <code>VDD_AMP</code>, <code>vdd_ldo_out</code>, <code>VSS_ANA</code> (uppercase means connected to a pin, lowercase means a VDD is created on-chip by, e.g., an LDO).</li>
<li>Preferred are <code>VDD</code>/<code>VSS</code> for CMOS and <code>VCC</code>/<code>GND</code> for bipolar circuits. In BiCMOS circuits <code>VDD</code>/<code>VSS</code> are preferred, as usually, the digital content is the major part.</li>
<li>Digital signals in an analog schematic should start with <code>di_</code> (for digital input) or <code>do_</code> (for digital output). Example: <code>di_ctrl1</code>. In the rare case of a bi-directional digital signal <code>dio_</code> can be used.</li>
<li>Name digital signals consistently: <code>di_pon</code> is active-high, <code>di_pon_b</code> is active-low (<code>_b</code> standing for the negating “bar”); as an alternative, this last signal could be named <code>di_disable</code>. <code>di_reset</code> is an active-high reset, but often a reset is active-low, so it needs to be named <code>di_reset_b</code> (an alternative is <code>di_resetn</code>).</li>
<li>In mixed-voltage designs, it might be useful to append the voltage level of a signal to avoid connecting incompatible inputs and outputs. Example: <code>do_comp_1v2</code> or <code>di_poweron_3v3</code>.</li>
<li>Digital buses always have the MSB to the left and LSB to the right. Example: <code>do_adc[7:0]</code>.</li>
<li>Analog signals should start with a <code>v</code> for a voltage signal or <code>i</code> for a current signal. It is often useful to include a value for bias signals or make the naming meaningful. RF signals, which are often neither voltage nor current signals, start the name with <code>rf_</code>. Examples: Signal and pin names like <code>ibias_30u</code> (30uA of bias current), <code>vbg_1v2</code> (a bandgap voltage of 1.2V), <code>vin_p</code>, <code>v_filt_out_n</code>, and <code>rf_lna_i</code> speak for themselves.</li>
<li>Appending analog signals with <code>_i</code> and <code>_o</code> might be useful if a clear direction is obvious in the signal flow. If a signal is bi-directional, it is better to skip <code>_io</code>. If using <code>_p</code> or <code>_n</code> in combination with <code>_i</code> or <code>_o</code> then use <code>_pi</code>/<code>_ni</code> or <code>_po</code>/<code>_no</code>.</li>
<li>Consistently use pin types <code>input</code>, <code>output</code>, or <code>inout</code> to indicate signal flow. Power supply pins are of <code>inout</code> type.</li>
</ul>
</section>
<section id="schematics" class="level2" data-number="22.3">
<h2 data-number="22.3" class="anchored" data-anchor-id="schematics"><span class="header-section-number">22.3</span> Schematics</h2>
<ul>
<li>In analog schematics, add a textual note about basic circuit performance. For example, in an amplifier, note things like suitable supply range, typical and w.c. current consumption, gain, GBW, input voltage range, PSRR, and other useful information.</li>
<li>If a circuit has a quirk or is particularly clever, add a note on how it works, so others can understand the function without excessive analysis (reviewing a circuit should not be a brain teaser).</li>
<li>Use provided borders or drawing templates for schematics, and fill the data in, like circuit designer name, date, change history, project name, etc.</li>
<li>Use a versioning system for your data, and check in often. This avoids data loss, and going back to an earlier design stage is simple. <code>SVN</code> is often preferable to <code>GIT</code> for binary data.</li>
<li>Draw uncluttered clear circuits. Ideally, the circuit function is apparent by inspection <strong>quickly</strong>. Everyone can obscure an inverter so that it takes 5 minutes to recognize it, but this is not a good design.</li>
<li>Don’t alter the standard grid setting while drawing schematics (also make sure that the pins in your drawn symbols are on the standard grid)! Off-grid schematic elements will haunt you and your colleagues forever!</li>
<li>Once a schematic is finished, take the time to name component instances properly (you can use speaking names like <code>Rstab</code> or simply use <code>R1</code>, <code>R2</code>, etc.). Use iterated instances to clean up the circuit. Use wire bundles to clean up circuits where useful. A clever technique is to use bundles and iterated instances to efficiently draw large resistor ladders, for example (however, use with care).</li>
<li>Avoid connection-by-name, as it makes the circuit hard to read. However, there is a fine line to not cluttering circuits. Signals with many connections (<code>vdd</code>, <code>vss</code>, <code>pon</code>, <code>pon_b</code>) are often better done with connection-by-name instead of drawing a wire.</li>
<li>Some tools allow the use of colored wires, which might be used to mark signal paths, bias lines, etc. However, this should not be overdone; use it with care.</li>
<li>If you add auxiliary elements like current probes, ensure they get proper treatment when creating the netlist for the LVS (some elements should be shorted, and some elements simply taken out). Ideally, only use a single schematic for simulation, LVS, etc. By using tool features this can usually be done, and avoids the need to keep multiple schematics of one block in sync.</li>
<li>Use annotations in the schematics to (1) denote current levels in branches, (2) denote bias voltage levels, (3) explain the function of logic input signals, and (4) put in logic tables if not obvious.</li>
<li>Add comments concerning the layout, like matching devices, certain considerations of placement, sensitive nodes, etc.</li>
<li>Add simple ASCII diagrams for timing signals if useful.</li>
<li>Name internal signals (signals connected to pins are anyway named like the port) in a meaningful way; this makes tracking signals in simulation or layout much easier (automatic net names like <code>net0032</code> are of not much help).</li>
<li>Properly name instances, not just <code>I1</code> or <code>I2</code>; better is <code>amp1</code>, <code>inv2</code>, etc. (a descriptor in a tool output like <code>I1/I13/I5/net017</code> is not helpful; compare that to <code>adc1/bias/bg/vref_int</code>).</li>
<li>On check-and-save, never ignore warnings; just fix them! They will annoy you and others forever and might flag critical design flaws.</li>
<li>Name cells interpretably, ideally making the function clear already by the name. It is often useful to prefix or postfix a cell by the project name and design iteration. Example: In the project <code>GIGAPROJECT</code>, the cells which are changed in the second design step are prefixed with <code>g2_</code>, like <code>g2_amp_bias</code>. Of course, more letters as a project abbreviation are useful if a name collision is likely to happen.</li>
<li>Cell names in lowercase are a good choice, as otherwise, capitalization leads to inconsistency in cell names. Use <code>_</code> to break words instead of <code>CamelCase</code>, like <code>amp_bias_startup</code>.</li>
<li>When building a design, start with the hierarchy first; plan a suitable design structure, and define all interfaces. Implement simple behavioral models for every circuit block (either with controlled sources or using Verilog-A or VHDL/Verilog digital models). In this way, you can simulate the overall design early and find issues in the hierarchy or the interconnects. Then, populate the hierarchy with the detailed circuit designs in the leaf cells. At each point in the design process, you have a design that can be simulated, with some blocks as behavioral models and some blocks already designed. Try to avoid scattered circuit elements (digital or analog) in the hierarchy; it is better to push all components into the leaf cells.</li>
<li>Avoid huge schematics, better break them down into smaller, maintainable, and self-contained blocks, and provide a simulation test bench for these simple blocks. In this way, later re-simulation across the hierarchy is easily possible.</li>
<li>When building up the hierarchy, choose pin names and signal names as consistently as possible. Example: use the signal name <code>vref_int</code> when connecting two leaf cells with the pin names <code>vref_int_o</code> and <code>vref_int_i</code>.</li>
<li>Avoid the excessive use of net breakers like small resistors, as they inhibit net tracing and can lead to simulation convergence issues. If a net breaker is needed (or a current should be probed) use a 0V dc voltage source.</li>
</ul>
</section>
<section id="symbols" class="level2" data-number="22.4">
<h2 data-number="22.4" class="anchored" data-anchor-id="symbols"><span class="header-section-number">22.4</span> Symbols</h2>
<ul>
<li>Spend time drawing nice symbols! Ideally, the underlying circuit functionality is apparent by just looking at the symbol.</li>
<li>Arrange the pins in a meaningful way.</li>
<li>Group pins that belong together. An often useful arrangement is to locate the inputs on the left side, outputs on the right, digital control inputs at the bottom, and supplies at the top.</li>
<li>Make the origin of a symbol in the top-left corner. In this way, symbols can be changed more easily, for example, by swapping out different versions of blocks.</li>
<li>The cell name (and potentially library name) should be visible in the symbol, not only in the properties.</li>
</ul>
</section>
<section id="design-robustness" class="level2" data-number="22.5">
<h2 data-number="22.5" class="anchored" data-anchor-id="design-robustness"><span class="header-section-number">22.5</span> Design Robustness</h2>
<ul>
<li>It is good practice to buffer incoming digital signals with a local inverter (connected to the local block supply) before connecting it to internal nodes. This improves the slew rate of the control signal and lowers the chance of unwanted cross-talk.</li>
<li>Consider dummy elements for good matching, and try to make useful unit sizes of components. This will make the layout creation much smoother.</li>
<li>The golden rule of good analog performance is good matching, and good matching is achieved by identical components (size, orientation, surroundings)! If the layout does not look nice (humans like symmetry), it will not perform well.</li>
<li>Consider supply decoupling and bias voltage decoupling inside the cells. Often, dummy elements can be used for that. Be aware, however, of unwanted supply resonances (think bond wire <code>L</code> and decoupling <code>C</code>) and slow transients of bias nodes after disturbance.</li>
<li>Always implement a proper power-down mode. Avoid floating nodes in off-mode. The better defined the on- as well as the off-mode are, the less the chance of leakage currents. Always simulate both modes (on and off), and also simulate a transient power-up of a circuit to identify issues with slow bias start or insufficient turn-off, or nasty feedback loop instabilities during transients.</li>
<li>When drawing the first schematic, add parasitic capacitances to each node. If all nodes are labeled, a capacitor bank is easily put into one corner of the schematic with parasitic caps tied to the ground. Use 5fF as a starting value (and replace it later with the correct value from parasitic extraction). This accounts for some wiring parasitics in layout and helps to account for these layout impairments early in the design phase and later when simulating the schematic instead of the extracted netlist with parasitics.</li>
</ul>
</section>
<section id="rules-for-good-mixed-signal-and-rf-circuits" class="level2" data-number="22.6">
<h2 data-number="22.6" class="anchored" data-anchor-id="rules-for-good-mixed-signal-and-rf-circuits"><span class="header-section-number">22.6</span> Rules for Good Mixed-Signal and RF Circuits</h2>
<ul>
<li>Separate analog and digital power supply, connect to package pins with multiple bond wires/bumps, and separate noisy and clean <code>vdd</code>/<code>vss</code> from each other!</li>
<li>Prevent supply loops; keep <code>vdd</code> and <code>vss</code> lines close to each other (incl.&nbsp;bond wires and PCB traces)! This minimizes <code>L</code> and coupling factor <code>k</code>.</li>
<li>Some prefer a massive (punched) ground plane, which is possible if you have enough metal levels. With a ground plane, the return path of a signal or supply line is just a few microns away.</li>
<li>Use chip-internal decoupling capacitors, and decouple bias voltages to the <strong>correct</strong> potential (<code>vdd</code> or <code>vss</code>, or another node, depending on the circuit)!</li>
<li>Use substrate contacts and guard rings to lower substrate crosstalk but use a quiet potential for connection; use triple-well if available! Connecting a guard-ring/substrate contact to a noisy supply is a prime noise injector (usually unwanted).</li>
<li>Physically separate quiet and noisy circuits (at least by the epi thickness)!</li>
<li>Reduce circuit noise generation as much as possible (avoid switching circuits if possible, use constant-current circuits instead, and use series/shunt regulators for supply isolation).</li>
<li>Reduce sensitivity of circuits to interference (by using a fully differential design with high PSRR/CMRR, symmetrical layout parasitics, and good matching)!</li>
</ul>
</section>
<section id="vhdlverilog-coding-guide" class="level2" data-number="22.7">
<h2 data-number="22.7" class="anchored" data-anchor-id="vhdlverilog-coding-guide"><span class="header-section-number">22.7</span> VHDL/Verilog Coding Guide</h2>
<p>These recommendations are specifically targeted at Verilog; however, they apply similarly to VHDL.</p>
<ul>
<li>Use automatic checkers (linters) to see whether your code contains errors or vulnerabilities. Commercial or open-source tools allow this, e.g., Icarus Verilog (<code>iverilog -g2005 -tnull FILE.v</code>) or Verilator (<code>verilator --lint-only -Wall FILE.v</code>).</li>
<li>Write readable and maintainable code; use speaking variable names, and use a naming convention for inputs (ending with <code>_i</code>) and outputs (ending with <code>_o</code>). IO signals are using <code>_io</code>. Active-low signals have an <code>n</code> or <code>b</code> in their name (coming before the direction), like <code>reset_ni</code>. Use comments to explain the intention.</li>
<li>With a synchronous reset reset-related racing conditions are often avoided. If an asynchronous reset is desirable (which is often the case), ensure the reset signals are free from race conditions.</li>
<li>Module-local registers and wires could append <code>_w</code> (for Verilog <code>wire</code>) or <code>_r</code> (for Verilog <code>reg</code>) to make their function clear. This is not required in SystemVerilog where the unified type <code>logic</code> should be used.</li>
<li>Use an <code>assign</code> statement for logic as this often is easier to read than an <code>always @(*)</code> block. The ternary operator <code>COND ? TRUE : FALSE</code> can help with conditional assignments and is often a better choice than a (nested) <code>if ... else</code> statement.</li>
<li>Declare all outputs explicitly with either <code>reg</code> or <code>wire</code>.</li>
<li>Use local parameter definitions with <code>localparam</code> in a module to make the code easier to follow. Name parameters in <strong>UPPERCASE</strong>.</li>
<li>Take care to reset all registers to a defined state (in simulation and HW).</li>
<li>Use the rule of “one file per module.” The filename shall match the module declaration.</li>
<li>Use <code>`default_nettype none</code> at the beginning of a file containing a module definition. After the module you can use <code>`default_nettype wire</code>. This will add a safety net against typos in signal names.</li>
<li>In a logic assign block, use <code>assign @(*) begin ... end</code> instead of spelling out the signals in the sensitivity list. Forgetting a signal could lead to serious mismatches between simulation and HW.</li>
<li>Make your code flexible by making bit widths and other values parameterized using a <code>localparam</code> or module parameter.</li>
<li>Be cautious of implicit type conversions and bit-width adaptions; better make explicit conversions and match bit widths in assignments.</li>
<li>Use only blocking assignments (<code>=</code>) in <code>always @(*)</code> blocks, and only non-blocking assignments (<code>&lt;=</code>) in clocked <code>always @(posedge ...)</code> blocks.</li>
<li>It is recommended to follow this naming convention for latches and flip-flops: <strong>Synchronous</strong> set and reset should be called <code>set</code> (for setting, i.e., <code>Q=1</code>) and <code>res</code> (for resetting, i.e., <code>Q=0</code>). <strong>Asynchronous</strong> set and reset should be called <code>pre</code> (for presetting) and <code>clr</code> (for clearing). In this way it is immediately clear whether a control input is acting independent of the <code>clk</code> (i.e., asynchronous) or dependent on the <code>clk</code> (i.e., synchronous).</li>
</ul>
<p>A comprehensive coding style guide for Verilog/SystemVerilog can be found <a href="https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md">here</a>, and it is highly recommended to follow it.</p>
</section>
<section id="further-reading" class="level2" data-number="22.8">
<h2 data-number="22.8" class="anchored" data-anchor-id="further-reading"><span class="header-section-number">22.8</span> Further Reading</h2>
<ul>
<li>Good information about drawing schematics, design testbenches, etc: <a href="https://circuit-artists.com" class="uri">https://circuit-artists.com</a></li>
<li>Sutherland/Mills, <em>Verilog and SystemVerilog Gotchas - 101 Common Coding Erorrs and How to Avoid Them</em>, Springer, 2010</li>
<li>B. Razavi, <em>The Analog Mind</em>, recurrent column in IEEE Solid-State Circuits Magazine</li>
</ul>



</section>
</section>

<div id="quarto-appendix" class="default"><section class="quarto-appendix-contents" role="doc-bibliography" id="quarto-bibliography"><h2 class="anchored quarto-appendix-heading">References</h2><div id="refs" class="references csl-bib-body hanging-indent" data-entry-spacing="0" role="list">
<div id="ref-Baker_compensating_OPAMP" class="csl-entry" role="listitem">
Baker, R. J. n.d. <span>“Bad Circuit Design 3 - Compensating an Op-Amp.”</span> <a href="https://cmosedu.com/cmos1/bad_design/bad_design3/bad_design_3.htm">https://cmosedu.com/cmos1/bad_design/bad_design3/bad_design_3.htm</a>.
</div>
<div id="ref-Banba_1999" class="csl-entry" role="listitem">
Banba, H., H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui. 1999. <span>“A <span>CMOS</span> Bandgap Reference Circuit with <span class="nocase">sub-1-V</span> Operation.”</span> <em>IEEE Journal of Solid-State Circuits</em> 34 (5): 670–74. <a href="https://doi.org/10.1109/4.760378">https://doi.org/10.1109/4.760378</a>.
</div>
<div id="ref-Blumlein_1937" class="csl-entry" role="listitem">
Blumlein, A. D. 1937. <span>“Thermionic Valve Amplifying Circuit.”</span> U.S.&nbsp;Patent 2,185,367.
</div>
<div id="ref-Brokaw_bandgap" class="csl-entry" role="listitem">
Brokaw, A. P. 1974. <span>“<span class="nocase">A simple three-terminal IC bandgap reference</span>.”</span> <em>IEEE Journal of Solid-State Circuits</em> 9 (6): 388–93. <a href="https://doi.org/10.1109/JSSC.1974.1050532">https://doi.org/10.1109/JSSC.1974.1050532</a>.
</div>
<div id="ref-Johns_Martin_2nd_ed" class="csl-entry" role="listitem">
Carusone, Tony C., David Johns, and Kenneth Martin. 2011. <em><span>Analog Integrated Circuit Design</span></em>. Wiley.
</div>
<div id="ref-Dorrer_Master_Thesis" class="csl-entry" role="listitem">
Dorrer, Simon. 2025. <span>“An Open-Source Adaptive Event-Based ADC for Bio-Signal Acquisition in 130 Nm CMOS.”</span> 2025. <a href="https://epub.jku.at/obvulihs/content/titleinfo/12118473?query=dorrer">https://epub.jku.at/obvulihs/content/titleinfo/12118473?query=dorrer</a>.
</div>
<div id="ref-Eberlein_2018" class="csl-entry" role="listitem">
Eberlein, Matthias, Georgios Panagopoulos, and Harald Pretl. 2018. <span>“<span class="nocase">A 40nW, Sub-IV Truly <span>‘Digital’</span> Reverse Bandgap Reference Using Bulk-Diodes in 16nm FinFET</span>.”</span> <em>2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)</em> 00 (November): 99–102. <a href="https://doi.org/10.1109/asscc.2018.8579306">https://doi.org/10.1109/asscc.2018.8579306</a>.
</div>
<div id="ref-Gray_Meyer_5th_ed" class="csl-entry" role="listitem">
Gray, Paul R., Paul J. Hurst, Stephen H. Lewis, and Robert G. Meyer. 2009. <em><span class="nocase">Analysis and Design of Analog Integrated Circuits</span></em>. Wiley.
</div>
<div id="ref-Hellen_2003" class="csl-entry" role="listitem">
Hellen, Edward H. 2003. <span>“<span class="nocase">Verifying the diode–capacitor circuit voltage decay</span>.”</span> <em>American Journal of Physics</em> 71 (8): 797–800. <a href="https://doi.org/10.1119/1.1578070">https://doi.org/10.1119/1.1578070</a>.
</div>
<div id="ref-Hosticka.1979" class="csl-entry" role="listitem">
Hosticka, B. J. 1979. <span>“<span class="nocase">Improvement of the gain of MOS amplifiers</span>.”</span> <em>IEEE Journal of Solid-State Circuits</em> 14 (6): 1111–14. <a href="https://doi.org/10.1109/jssc.1979.1051324">https://doi.org/10.1109/jssc.1979.1051324</a>.
</div>
<div id="ref-Chenming_Hu_2010" class="csl-entry" role="listitem">
Hu, Chenming. 2010. <em>Modern Semiconductor Devices for Integrated Circuits</em>. Pearson.
</div>
<div id="ref-Ivanov_Opamp" class="csl-entry" role="listitem">
Ivanov, Vadim V., and Igor M. Filanovsky. 2004. <em><span class="nocase">Operational Amplifier Speed and Accuracy Improvement</span></em>. Kluwer Academic Publishers.
</div>
<div id="ref-Jakoby_2022" class="csl-entry" role="listitem">
Jakoby, Bernhard. 2022. <span>“<span class="nocase">Achieving signal power amplification using energetically passive devices</span>.”</span> <em><span>E</span>&amp;<span>i</span> Elektrotechnik Und Informationstechnik</em> 139 (6): 477–84. <a href="https://doi.org/10.1007/s00502-022-01046-9">https://doi.org/10.1007/s00502-022-01046-9</a>.
</div>
<div id="ref-Jespers_Murmann_2017" class="csl-entry" role="listitem">
Jespers, Paul G. A., and Boris Murmann. 2017. <em>Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables</em>. Cambridge University Press.
</div>
<div id="ref-Kamath_1974" class="csl-entry" role="listitem">
Kamath, B. Y. T., R. G. Meyer, and P. R. Gray. 1974. <span>“Relationship Between Frequency Response and Settling Time of Operational Amplifiers.”</span> <em>IEEE Journal of Solid-State Circuits</em> 9 (6): 347–52. <a href="https://doi.org/10.1109/JSSC.1974.1050527">https://doi.org/10.1109/JSSC.1974.1050527</a>.
</div>
<div id="ref-Kuijk_bandgap" class="csl-entry" role="listitem">
Kuijk, K E. 1973. <span>“<span class="nocase">A precision reference voltage source</span>.”</span> <em>IEEE Journal of Solid-State Circuits</em> 8 (3): 222–26. <a href="https://doi.org/10.1109/JSSC.1973.1050378">https://doi.org/10.1109/JSSC.1973.1050378</a>.
</div>
<div id="ref-Mangelsdorf_2025_miller" class="csl-entry" role="listitem">
Mangelsdorf, Chris. 2025. <span>“Miller’s Secret [Shop Talk: What You Didn’t Learn in School].”</span> <em>IEEE Solid-State Circuits Magazine</em> 17 (1): 21–27. <a href="https://doi.org/10.1109/MSSC.2024.3503792">https://doi.org/10.1109/MSSC.2024.3503792</a>.
</div>
<div id="ref-Maxwell_1873" class="csl-entry" role="listitem">
Maxwell, James Clerk. 1873. <em>A Treatise on Electricity and Magnetism</em>. Vol. 1. Clarendon Press.
</div>
<div id="ref-Middlebrook_1975" class="csl-entry" role="listitem">
Middlebrook, R. D. 1975. <span>“<span class="nocase">Measurement of loop gain in feedback systems</span>.”</span> <em>International Journal of Electronics</em> 38 (4): 485–512. <a href="https://doi.org/10.1080/00207217508920421">https://doi.org/10.1080/00207217508920421</a>.
</div>
<div id="ref-Murmann_MOS_stages_2013" class="csl-entry" role="listitem">
Murmann, Boris. 2013. <em><span class="nocase">Analysis and Design of Elementary MOS Amplifier Stages</span></em>. NTS Press.
</div>
<div id="ref-Nagel_1975" class="csl-entry" role="listitem">
Nagel, Laurence W. 1975. <span>“SPICE2: A Computer Program to Simulate Semiconductor Circuits.”</span> PhD thesis, EECS Department, University of California, Berkeley. <a href="http://www2.eecs.berkeley.edu/Pubs/TechRpts/1975/9602.html">http://www2.eecs.berkeley.edu/Pubs/TechRpts/1975/9602.html</a>.
</div>
<div id="ref-Neag_2015" class="csl-entry" role="listitem">
Neag, Marius, Raul Oneţ, István Kovács, and Paul Mărtari. 2015. <span>“Comparative Analysis of Simulation-Based Methods for Deriving the Phase- and Gain-Margins of Feedback Circuits with Op-Amps.”</span> <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em> 62 (3): 625–34. <a href="https://doi.org/10.1109/TCSI.2014.2370151">https://doi.org/10.1109/TCSI.2014.2370151</a>.
</div>
<div id="ref-Pavan_2019" class="csl-entry" role="listitem">
Pavan, Shanthi. 2019. <span>“An Alternative Approach to Bode’s Noise Theorem.”</span> <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em> 66 (5): 738–42. <a href="https://doi.org/10.1109/TCSII.2019.2907860">https://doi.org/10.1109/TCSII.2019.2907860</a>.
</div>
<div id="ref-Pelgrom_1989" class="csl-entry" role="listitem">
Pelgrom, M. J. M., A. C. J. Duinmaijer, and A. P. G. Welbers. 1989. <span>“Matching Properties of MOS Transistors.”</span> <em>IEEE Journal of Solid-State Circuits</em> 24 (5): 1433–39. <a href="https://doi.org/10.1109/JSSC.1989.572629">https://doi.org/10.1109/JSSC.1989.572629</a>.
</div>
<div id="ref-Pretl_Fifty_Nifty_Circuits" class="csl-entry" role="listitem">
Pretl, Harald, and Matthias Eberlein. 2021. <span>“Fifty Nifty Variations of Two-Transistor Circuits: A Tribute to the Versatility of MOSFETs.”</span> <em>IEEE Solid-State Circuits Magazine</em> 13 (3): 38–46.
</div>
<div id="ref-Razavi_Analog_CMOS" class="csl-entry" role="listitem">
Razavi, Behzad. 2017. <em><span class="nocase">Design of Analog CMOS Integrated Circuits</span></em>. McGraw-Hill.
</div>
<div id="ref-Razavi_2019_ldo" class="csl-entry" role="listitem">
———. 2019. <span>“<span class="nocase">The Low Dropout Regulator [A Circuit for All Seasons]</span>.”</span> <em>IEEE Solid-State Circuits Magazine</em> 11 (2): 8–13. <a href="https://doi.org/10.1109/mssc.2019.2910952">https://doi.org/10.1109/mssc.2019.2910952</a>.
</div>
<div id="ref-Razavi_2021_bandgap" class="csl-entry" role="listitem">
———. 2021. <span>“<span class="nocase">The Design of a Low-Voltage Bandgap Reference [The Analog Mind]</span>.”</span> <em>IEEE Solid-State Circuits Magazine</em> 13 (3): 6–16. <a href="https://doi.org/10.1109/mssc.2021.3088963">https://doi.org/10.1109/mssc.2021.3088963</a>.
</div>
<div id="ref-Rosenstark_1984" class="csl-entry" role="listitem">
Rosenstark, S. 1984. <span>“Loop Gain Measurement in Feedback Amplifiers.”</span> <em>International Journal of Electronics</em> 57 (3): 415–21. <a href="https://doi.org/10.1080/00207218408938921">https://doi.org/10.1080/00207218408938921</a>.
</div>
<div id="ref-Sansen_Essentials" class="csl-entry" role="listitem">
Sansen, Willy M. C. 2006. <em><span>Analog Design Essentials</span></em>. Springer.
</div>
<div id="ref-Sarpeshkar_1993" class="csl-entry" role="listitem">
Sarpeshkar, R., T. Delbruck, and C. A. Mead. 1993. <span>“<span class="nocase">White noise in MOS transistors and resistors</span>.”</span> <em>IEEE Circuits and Devices Magazine</em> 9 (6): 23–29. <a href="https://doi.org/10.1109/101.261888">https://doi.org/10.1109/101.261888</a>.
</div>
<div id="ref-Sheikholeslami_2015" class="csl-entry" role="listitem">
Sheikholeslami, Ali. 2015. <span>“<span class="nocase">Miller’s Theorem [Circuit Intuitions]</span>.”</span> <em>IEEE Solid-State Circuits Magazine</em> 7 (3): 9–10. <a href="https://doi.org/10.1109/mssc.2015.2446457">https://doi.org/10.1109/mssc.2015.2446457</a>.
</div>
<div id="ref-Sheikholeslami_2025_kTC" class="csl-entry" role="listitem">
———. 2025. <span>“Noise and Distortion, Part IV [Circuit Intuitions].”</span> <em>IEEE Solid-State Circuits Magazine</em> 17 (3): 29–31. <a href="https://doi.org/10.1109/MSSC.2025.3582840">https://doi.org/10.1109/MSSC.2025.3582840</a>.
</div>
<div id="ref-Tian_2001" class="csl-entry" role="listitem">
Tian, M., V. Visvanathan, J. Hantgan, and K. Kundert. 2001. <span>“<span class="nocase">Striving for small-signal stability</span>.”</span> <em>IEEE Circuits and Devices Magazine</em> 17 (1): 31–41.
</div>
<div id="ref-Tsividis_McAndrew_2011" class="csl-entry" role="listitem">
Tsividis, Yannis, and Colin McAndrew. 2011. <em>Operation and Modeling of the MOS Transistor</em>. Oxford University Press.
</div>
<div id="ref-Widlar_1965" class="csl-entry" role="listitem">
Widlar, R. 1965. <span>“<span class="nocase">Some Circuit Design Techniques for Linear Integrated Circuits</span>.”</span> <em>IEEE Transactions on Circuit Theory</em> 12 (4): 586–90. <a href="https://doi.org/10.1109/tct.1965.1082512">https://doi.org/10.1109/tct.1965.1082512</a>.
</div>
<div id="ref-Widlar_1971" class="csl-entry" role="listitem">
Widlar, R. J. 1971. <span>“<span class="nocase">New developments in IC voltage regulators</span>.”</span> <em>IEEE Journal of Solid-State Circuits</em> 6 (1): 2–7. <a href="https://doi.org/10.1109/jssc.1971.1050151">https://doi.org/10.1109/jssc.1971.1050151</a>.
</div>
</div></section><section class="quarto-appendix-contents" id="quarto-reuse"><h2 class="anchored quarto-appendix-heading">Reuse</h2><div class="quarto-appendix-contents"><div>Apache-2.0 license</div></div></section><section class="quarto-appendix-contents" id="quarto-citation"><h2 class="anchored quarto-appendix-heading">Citation</h2><div><div class="quarto-appendix-secondary-label">BibTeX citation:</div><pre class="sourceCode code-with-copy quarto-appendix-bibtex"><code class="sourceCode bibtex">@online{pretl2026,
  author = {Pretl, Harald and Koefinger, Michael and Dorrer, Simon},
  title = {Analog {Circuit} {Design}},
  date = {2026-01-13},
  url = {https://iic-jku.github.io/analog-circuit-design},
  doi = {10.5281/zenodo.14387481},
  langid = {en-US}
}
</code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre><div class="quarto-appendix-secondary-label">For attribution, please cite this work as:</div><div id="ref-pretl2026" class="csl-entry quarto-appendix-citeas" role="listitem">
Pretl, Harald, Michael Koefinger, and Simon Dorrer. 2026. <span>“Analog
Circuit Design.”</span> January 13, 2026. <a href="https://doi.org/10.5281/zenodo.14387481">https://doi.org/10.5281/zenodo.14387481</a>.
</div></div></section></div></main> <!-- /main -->
<script id="quarto-html-after-body" type="application/javascript">
  window.document.addEventListener("DOMContentLoaded", function (event) {
    // Ensure there is a toggle, if there isn't float one in the top right
    if (window.document.querySelector('.quarto-color-scheme-toggle') === null) {
      const a = window.document.createElement('a');
      a.classList.add('top-right');
      a.classList.add('quarto-color-scheme-toggle');
      a.href = "";
      a.onclick = function() { try { window.quartoToggleColorScheme(); } catch {} return false; };
      const i = window.document.createElement("i");
      i.classList.add('bi');
      a.appendChild(i);
      window.document.body.appendChild(a);
    }
    setColorSchemeToggle(hasAlternateSentinel())
    const icon = "";
    const anchorJS = new window.AnchorJS();
    anchorJS.options = {
      placement: 'right',
      icon: icon
    };
    anchorJS.add('.anchored');
    const isCodeAnnotation = (el) => {
      for (const clz of el.classList) {
        if (clz.startsWith('code-annotation-')) {                     
          return true;
        }
      }
      return false;
    }
    const onCopySuccess = function(e) {
      // button target
      const button = e.trigger;
      // don't keep focus
      button.blur();
      // flash "checked"
      button.classList.add('code-copy-button-checked');
      var currentTitle = button.getAttribute("title");
      button.setAttribute("title", "Copied!");
      let tooltip;
      if (window.bootstrap) {
        button.setAttribute("data-bs-toggle", "tooltip");
        button.setAttribute("data-bs-placement", "left");
        button.setAttribute("data-bs-title", "Copied!");
        tooltip = new bootstrap.Tooltip(button, 
          { trigger: "manual", 
            customClass: "code-copy-button-tooltip",
            offset: [0, -8]});
        tooltip.show();    
      }
      setTimeout(function() {
        if (tooltip) {
          tooltip.hide();
          button.removeAttribute("data-bs-title");
          button.removeAttribute("data-bs-toggle");
          button.removeAttribute("data-bs-placement");
        }
        button.setAttribute("title", currentTitle);
        button.classList.remove('code-copy-button-checked');
      }, 1000);
      // clear code selection
      e.clearSelection();
    }
    const getTextToCopy = function(trigger) {
      const outerScaffold = trigger.parentElement.cloneNode(true);
      const codeEl = outerScaffold.querySelector('code');
      for (const childEl of codeEl.children) {
        if (isCodeAnnotation(childEl)) {
          childEl.remove();
        }
      }
      return codeEl.innerText;
    }
    const clipboard = new window.ClipboardJS('.code-copy-button:not([data-in-quarto-modal])', {
      text: getTextToCopy
    });
    clipboard.on('success', onCopySuccess);
    if (window.document.getElementById('quarto-embedded-source-code-modal')) {
      const clipboardModal = new window.ClipboardJS('.code-copy-button[data-in-quarto-modal]', {
        text: getTextToCopy,
        container: window.document.getElementById('quarto-embedded-source-code-modal')
      });
      clipboardModal.on('success', onCopySuccess);
    }
      var localhostRegex = new RegExp(/^(?:http|https):\/\/localhost\:?[0-9]*\//);
      var mailtoRegex = new RegExp(/^mailto:/);
        var filterRegex = new RegExp("https:\/\/iic-jku\.github\.io\/analog-circuit-design\/");
      var isInternal = (href) => {
          return filterRegex.test(href) || localhostRegex.test(href) || mailtoRegex.test(href);
      }
      // Inspect non-navigation links and adorn them if external
     var links = window.document.querySelectorAll('a[href]:not(.nav-link):not(.navbar-brand):not(.toc-action):not(.sidebar-link):not(.sidebar-item-toggle):not(.pagination-link):not(.no-external):not([aria-hidden]):not(.dropdown-item):not(.quarto-navigation-tool):not(.about-link)');
      for (var i=0; i<links.length; i++) {
        const link = links[i];
        if (!isInternal(link.href)) {
          // undo the damage that might have been done by quarto-nav.js in the case of
          // links that we want to consider external
          if (link.dataset.originalHref !== undefined) {
            link.href = link.dataset.originalHref;
          }
        }
      }
    function tippyHover(el, contentFn, onTriggerFn, onUntriggerFn) {
      const config = {
        allowHTML: true,
        maxWidth: 500,
        delay: 100,
        arrow: false,
        appendTo: function(el) {
            return el.parentElement;
        },
        interactive: true,
        interactiveBorder: 10,
        theme: 'quarto',
        placement: 'bottom-start',
      };
      if (contentFn) {
        config.content = contentFn;
      }
      if (onTriggerFn) {
        config.onTrigger = onTriggerFn;
      }
      if (onUntriggerFn) {
        config.onUntrigger = onUntriggerFn;
      }
      window.tippy(el, config); 
    }
    const noterefs = window.document.querySelectorAll('a[role="doc-noteref"]');
    for (var i=0; i<noterefs.length; i++) {
      const ref = noterefs[i];
      tippyHover(ref, function() {
        // use id or data attribute instead here
        let href = ref.getAttribute('data-footnote-href') || ref.getAttribute('href');
        try { href = new URL(href).hash; } catch {}
        const id = href.replace(/^#\/?/, "");
        const note = window.document.getElementById(id);
        if (note) {
          return note.innerHTML;
        } else {
          return "";
        }
      });
    }
    const xrefs = window.document.querySelectorAll('a.quarto-xref');
    const processXRef = (id, note) => {
      // Strip column container classes
      const stripColumnClz = (el) => {
        el.classList.remove("page-full", "page-columns");
        if (el.children) {
          for (const child of el.children) {
            stripColumnClz(child);
          }
        }
      }
      stripColumnClz(note)
      if (id === null || id.startsWith('sec-')) {
        // Special case sections, only their first couple elements
        const container = document.createElement("div");
        if (note.children && note.children.length > 2) {
          container.appendChild(note.children[0].cloneNode(true));
          for (let i = 1; i < note.children.length; i++) {
            const child = note.children[i];
            if (child.tagName === "P" && child.innerText === "") {
              continue;
            } else {
              container.appendChild(child.cloneNode(true));
              break;
            }
          }
          if (window.Quarto?.typesetMath) {
            window.Quarto.typesetMath(container);
          }
          return container.innerHTML
        } else {
          if (window.Quarto?.typesetMath) {
            window.Quarto.typesetMath(note);
          }
          return note.innerHTML;
        }
      } else {
        // Remove any anchor links if they are present
        const anchorLink = note.querySelector('a.anchorjs-link');
        if (anchorLink) {
          anchorLink.remove();
        }
        if (window.Quarto?.typesetMath) {
          window.Quarto.typesetMath(note);
        }
        if (note.classList.contains("callout")) {
          return note.outerHTML;
        } else {
          return note.innerHTML;
        }
      }
    }
    for (var i=0; i<xrefs.length; i++) {
      const xref = xrefs[i];
      tippyHover(xref, undefined, function(instance) {
        instance.disable();
        let url = xref.getAttribute('href');
        let hash = undefined; 
        if (url.startsWith('#')) {
          hash = url;
        } else {
          try { hash = new URL(url).hash; } catch {}
        }
        if (hash) {
          const id = hash.replace(/^#\/?/, "");
          const note = window.document.getElementById(id);
          if (note !== null) {
            try {
              const html = processXRef(id, note.cloneNode(true));
              instance.setContent(html);
            } finally {
              instance.enable();
              instance.show();
            }
          } else {
            // See if we can fetch this
            fetch(url.split('#')[0])
            .then(res => res.text())
            .then(html => {
              const parser = new DOMParser();
              const htmlDoc = parser.parseFromString(html, "text/html");
              const note = htmlDoc.getElementById(id);
              if (note !== null) {
                const html = processXRef(id, note);
                instance.setContent(html);
              } 
            }).finally(() => {
              instance.enable();
              instance.show();
            });
          }
        } else {
          // See if we can fetch a full url (with no hash to target)
          // This is a special case and we should probably do some content thinning / targeting
          fetch(url)
          .then(res => res.text())
          .then(html => {
            const parser = new DOMParser();
            const htmlDoc = parser.parseFromString(html, "text/html");
            const note = htmlDoc.querySelector('main.content');
            if (note !== null) {
              // This should only happen for chapter cross references
              // (since there is no id in the URL)
              // remove the first header
              if (note.children.length > 0 && note.children[0].tagName === "HEADER") {
                note.children[0].remove();
              }
              const html = processXRef(null, note);
              instance.setContent(html);
            } 
          }).finally(() => {
            instance.enable();
            instance.show();
          });
        }
      }, function(instance) {
      });
    }
        let selectedAnnoteEl;
        const selectorForAnnotation = ( cell, annotation) => {
          let cellAttr = 'data-code-cell="' + cell + '"';
          let lineAttr = 'data-code-annotation="' +  annotation + '"';
          const selector = 'span[' + cellAttr + '][' + lineAttr + ']';
          return selector;
        }
        const selectCodeLines = (annoteEl) => {
          const doc = window.document;
          const targetCell = annoteEl.getAttribute("data-target-cell");
          const targetAnnotation = annoteEl.getAttribute("data-target-annotation");
          const annoteSpan = window.document.querySelector(selectorForAnnotation(targetCell, targetAnnotation));
          const lines = annoteSpan.getAttribute("data-code-lines").split(",");
          const lineIds = lines.map((line) => {
            return targetCell + "-" + line;
          })
          let top = null;
          let height = null;
          let parent = null;
          if (lineIds.length > 0) {
              //compute the position of the single el (top and bottom and make a div)
              const el = window.document.getElementById(lineIds[0]);
              top = el.offsetTop;
              height = el.offsetHeight;
              parent = el.parentElement.parentElement;
            if (lineIds.length > 1) {
              const lastEl = window.document.getElementById(lineIds[lineIds.length - 1]);
              const bottom = lastEl.offsetTop + lastEl.offsetHeight;
              height = bottom - top;
            }
            if (top !== null && height !== null && parent !== null) {
              // cook up a div (if necessary) and position it 
              let div = window.document.getElementById("code-annotation-line-highlight");
              if (div === null) {
                div = window.document.createElement("div");
                div.setAttribute("id", "code-annotation-line-highlight");
                div.style.position = 'absolute';
                parent.appendChild(div);
              }
              div.style.top = top - 2 + "px";
              div.style.height = height + 4 + "px";
              div.style.left = 0;
              let gutterDiv = window.document.getElementById("code-annotation-line-highlight-gutter");
              if (gutterDiv === null) {
                gutterDiv = window.document.createElement("div");
                gutterDiv.setAttribute("id", "code-annotation-line-highlight-gutter");
                gutterDiv.style.position = 'absolute';
                const codeCell = window.document.getElementById(targetCell);
                const gutter = codeCell.querySelector('.code-annotation-gutter');
                gutter.appendChild(gutterDiv);
              }
              gutterDiv.style.top = top - 2 + "px";
              gutterDiv.style.height = height + 4 + "px";
            }
            selectedAnnoteEl = annoteEl;
          }
        };
        const unselectCodeLines = () => {
          const elementsIds = ["code-annotation-line-highlight", "code-annotation-line-highlight-gutter"];
          elementsIds.forEach((elId) => {
            const div = window.document.getElementById(elId);
            if (div) {
              div.remove();
            }
          });
          selectedAnnoteEl = undefined;
        };
          // Handle positioning of the toggle
      window.addEventListener(
        "resize",
        throttle(() => {
          elRect = undefined;
          if (selectedAnnoteEl) {
            selectCodeLines(selectedAnnoteEl);
          }
        }, 10)
      );
      function throttle(fn, ms) {
      let throttle = false;
      let timer;
        return (...args) => {
          if(!throttle) { // first call gets through
              fn.apply(this, args);
              throttle = true;
          } else { // all the others get throttled
              if(timer) clearTimeout(timer); // cancel #2
              timer = setTimeout(() => {
                fn.apply(this, args);
                timer = throttle = false;
              }, ms);
          }
        };
      }
        // Attach click handler to the DT
        const annoteDls = window.document.querySelectorAll('dt[data-target-cell]');
        for (const annoteDlNode of annoteDls) {
          annoteDlNode.addEventListener('click', (event) => {
            const clickedEl = event.target;
            if (clickedEl !== selectedAnnoteEl) {
              unselectCodeLines();
              const activeEl = window.document.querySelector('dt[data-target-cell].code-annotation-active');
              if (activeEl) {
                activeEl.classList.remove('code-annotation-active');
              }
              selectCodeLines(clickedEl);
              clickedEl.classList.add('code-annotation-active');
            } else {
              // Unselect the line
              unselectCodeLines();
              clickedEl.classList.remove('code-annotation-active');
            }
          });
        }
    const findCites = (el) => {
      const parentEl = el.parentElement;
      if (parentEl) {
        const cites = parentEl.dataset.cites;
        if (cites) {
          return {
            el,
            cites: cites.split(' ')
          };
        } else {
          return findCites(el.parentElement)
        }
      } else {
        return undefined;
      }
    };
    var bibliorefs = window.document.querySelectorAll('a[role="doc-biblioref"]');
    for (var i=0; i<bibliorefs.length; i++) {
      const ref = bibliorefs[i];
      const citeInfo = findCites(ref);
      if (citeInfo) {
        tippyHover(citeInfo.el, function() {
          var popup = window.document.createElement('div');
          citeInfo.cites.forEach(function(cite) {
            var citeDiv = window.document.createElement('div');
            citeDiv.classList.add('hanging-indent');
            citeDiv.classList.add('csl-entry');
            var biblioDiv = window.document.getElementById('ref-' + cite);
            if (biblioDiv) {
              citeDiv.innerHTML = biblioDiv.innerHTML;
            }
            popup.appendChild(citeDiv);
          });
          return popup.innerHTML;
        });
      }
    }
  });
  </script>
</div> <!-- /content -->
<footer class="footer">
  <div class="nav-footer">
    <div class="nav-footer-left">
<p><a href="https://github.com/iic-jku/analog-circuit-design" class="external" target="_blank">Source code</a></p>
</div>   
    <div class="nav-footer-center">
      &nbsp;
    </div>
    <div class="nav-footer-right">
<p>Website built with <a href="https://quarto.org/" class="external" target="_blank">Quarto</a></p>
</div>
  </div>
</footer>
<script>var lightboxQuarto = GLightbox({"closeEffect":"zoom","descPosition":"bottom","loop":false,"openEffect":"zoom","selector":".lightbox"});
(function() {
  let previousOnload = window.onload;
  window.onload = () => {
    if (previousOnload) {
      previousOnload();
    }
    lightboxQuarto.on('slide_before_load', (data) => {
      const { slideIndex, slideNode, slideConfig, player, trigger } = data;
      const href = trigger.getAttribute('href');
      if (href !== null) {
        const imgEl = window.document.querySelector(`a[href="${href}"] img`);
        if (imgEl !== null) {
          const srcAttr = imgEl.getAttribute("src");
          if (srcAttr && srcAttr.startsWith("data:")) {
            slideConfig.href = srcAttr;
          }
        }
      } 
    });
  
    lightboxQuarto.on('slide_after_load', (data) => {
      const { slideIndex, slideNode, slideConfig, player, trigger } = data;
      if (window.Quarto?.typesetMath) {
        window.Quarto.typesetMath(slideNode);
      }
    });
  
  };
  
})();
          </script>




</body></html>