{"vcs1":{"timestamp_begin":1751175703.692110875, "rt":0.34, "ut":0.19, "st":0.10}}
{"vcselab":{"timestamp_begin":1751175704.162978148, "rt":0.29, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1751175704.546561992, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751175703.142317563}
{"VCS_COMP_START_TIME": 1751175703.142317563}
{"VCS_COMP_END_TIME": 1751175705.149137801}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3217937}}
{"stitch_vcselab": {"peak_mem": 3217977}}
