Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wimi/lvs/ofdock_altera/ofdock_datapar_alt/bin/docking_fpga/kernel_system.qsys --synthesis=VERILOG --output-directory=/home/wimi/lvs/ofdock_altera/ofdock_datapar_alt/bin/docking_fpga/kernel_system --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading docking_fpga/kernel_system.qsys
Progress: Reading input file
Progress: Adding acl_internal_snoop [altera_generic_component 1.0]
Progress: Parameterizing module acl_internal_snoop
Progress: Adding avs_calc_initpop_cra_cra_ring [altera_generic_component 1.0]
Progress: Parameterizing module avs_calc_initpop_cra_cra_ring
Progress: Adding avs_gen_and_eval_newpops_cra_cra_ring [altera_generic_component 1.0]
Progress: Parameterizing module avs_gen_and_eval_newpops_cra_cra_ring
Progress: Adding avs_perform_ls_cra_cra_ring [altera_generic_component 1.0]
Progress: Parameterizing module avs_perform_ls_cra_cra_ring
Progress: Adding avs_sum_evals_cra_cra_ring [altera_generic_component 1.0]
Progress: Parameterizing module avs_sum_evals_cra_cra_ring
Progress: Adding calc_initpop_system [altera_generic_component 1.0]
Progress: Parameterizing module calc_initpop_system
Progress: Adding clk_1x [altera_generic_component 1.0]
Progress: Parameterizing module clk_1x
Progress: Adding clk_2x [altera_generic_component 1.0]
Progress: Parameterizing module clk_2x
Progress: Adding clk_snoop [altera_generic_component 1.0]
Progress: Parameterizing module clk_snoop
Progress: Adding cra_ring_rom [altera_generic_component 1.0]
Progress: Parameterizing module cra_ring_rom
Progress: Adding cra_root [altera_generic_component 1.0]
Progress: Parameterizing module cra_root
Progress: Adding kernel_cra [altera_generic_component 1.0]
Progress: Parameterizing module kernel_cra
Progress: Adding kernel_irq [altera_generic_component 1.0]
Progress: Parameterizing module kernel_irq
Progress: Adding kernel_mem0 [altera_generic_component 1.0]
Progress: Parameterizing module kernel_mem0
Progress: Adding reset [altera_generic_component 1.0]
Progress: Parameterizing module reset
Progress: Adding sys_description_rom [altera_generic_component 1.0]
Progress: Parameterizing module sys_description_rom
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: kernel_system.acl_internal_snoop: Warnings found in IP parameterization.
Warning: kernel_system.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
Info: kernel_system: "Transforming system: kernel_system"
Info: kernel_system: Running transform generation_view_transform
Info: kernel_system: Running transform generation_view_transform took 0.000s
Info: kernel_system: Running transform interconnect_transform_chooser
Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has address signal 30 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: kernel_system: Running transform interconnect_transform_chooser took 0.592s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.033s
Info: mm_interconnect_6: Running transform interconnect_transform_chooser
Info: mm_interconnect_6: Running transform interconnect_transform_chooser took 0.032s
Info: kernel_system: "Naming system components in system: kernel_system"
Info: kernel_system: "Processing generation queue"
Info: kernel_system: "Generating: kernel_system"
Info: kernel_system: "Generating: kernel_system_acl_internal_snoop"
Info: kernel_system: "Generating: kernel_system_avs_calc_initpop_cra_cra_ring"
Info: kernel_system: "Generating: kernel_system_avs_gen_and_eval_newpops_cra_cra_ring"
Info: kernel_system: "Generating: kernel_system_avs_perform_ls_cra_cra_ring"
Info: kernel_system: "Generating: kernel_system_avs_sum_evals_cra_cra_ring"
Info: kernel_system: "Generating: kernel_system_calc_initpop_system"
Info: kernel_system: "Generating: kernel_system_clk_1x"
Info: kernel_system: "Generating: kernel_system_clk_2x"
Info: kernel_system: "Generating: kernel_system_clk_snoop"
Info: kernel_system: "Generating: kernel_system_cra_ring_rom"
Info: kernel_system: "Generating: kernel_system_cra_root"
Info: kernel_system: "Generating: kernel_system_kernel_cra"
Info: kernel_system: "Generating: kernel_system_kernel_irq"
Info: kernel_system: "Generating: kernel_system_kernel_mem0"
Info: kernel_system: "Generating: kernel_system_reset"
Info: kernel_system: "Generating: kernel_system_sys_description_rom"
Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_161_dqoemoq"
Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_161_jswm5jy"
Info: kernel_system: "Generating: kernel_system_altera_irq_mapper_161_nifn44i"
Info: kernel_system: "Generating: altera_reset_controller"
Info: kernel_system: "Generating: altera_merlin_master_translator"
Info: kernel_system: "Generating: altera_merlin_slave_translator"
Info: kernel_system: Done "kernel_system" with 23 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
