/*
 * stm32f407xx.h
 *
 *  Created on: Aug 17, 2020
 *      Author: Donavan Tran
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_
#define __vo volatile
#include <stdint.h>

/* Flash and SRAM memories */
#define FLASH_BASEADDR			(*(__vo unsigned long*) 0x08000000)
#define ROM_BASEADDR			(*(__vo unsigned long*) 0x1FFF0000)
#define SRAM1_BASEADDR			(*(__vo unsigned long*) 0x20000000)
#define SRAM2_BASEADDR			(*(__vo unsigned long*) 0x2001C000)
#define SRAM					SRAM1_BASEADDR //SRAM1 is commonly used

/* Bus clock AHBx and APBx peripheral base addresses */
#define PERIPH_BASEADDR			(*(__vo unsigned long*) 0x40000000)
#define APB1_BASEADDR			PERIPH_BASEADDR
#define APB2_BASEADDR			(*(__vo unsigned long*) 0x40010000)
#define AHB1_BASEADDR			(*(__vo unsigned long*) 0x40020000)
#define AHB2_BASEADDR			(*(__vo unsigned long*) 0x50000000)

/* Base addresses of all peripherals that are hanging on AHB1 bus */
#define GPIOA_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x0000)
#define GPIOB_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x0400)
#define GPIOC_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x0800)
#define GPIOD_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x0100)
#define GPIOF_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x1400)
#define GPIOG_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x1800)
#define GPIOH_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x2400)
#define GPIOK_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x2800)
#define RCC_BASEADDR			(*(__vo unsigned long*) AHB1_BASEADDR + 0x3800)

/* Base addresses of peripherals that are hanging to APB1 bus */
#define I2C1_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x5400)
#define I2C2_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x5800)
#define I2C3_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x5C00)
#define SPI2_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x3800)
#define SPI3_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x3C00)
#define USART2_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x4400)
#define USART3_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x4800)
#define UART4_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x4C00)
#define UART5_BASEADDR			(*(__vo unsigned long*) APB1_BASEADDR + 0x5000)

/* Base addresses of peripherals that are hanging to APB2 bus */
#define SPI1_BASEADDR			(*(__vo unsigned long*) APB2_BASEADDR + 0x3000)
#define USART1_BASEADDR			(*(__vo unsigned long*) APB2_BASEADDR + 0x1000)
#define USART6_BASEADDR			(*(__vo unsigned long*) APB2_BASEADDR + 0x1400)
#define EXTI_BASEADDR			(*(__vo unsigned long*) APB2_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR			(*(__vo unsigned long*) APB2_BASEADDR + 0x3800)

/* GPIOx peripheral registers */
typedef struct GPIO_Register {
	__vo uint32_t MODER;   //offset: 0x00
	__vo uint32_t OTYPER;  //offset: 0x04
	__vo uint32_t OSPEEDR; //offset: 0x08
    __vo uint32_t PUPDR;   //offset: 0x0C
	__vo uint32_t IDR;     //offset: 0x10
	__vo uint32_t ODR;     //offset: 0x14
	__vo uint32_t BSRR;    //offset: 0x18
	__vo uint32_t LCKR;    //offset: 0x1C
	__vo uint32_t AFR[2];  //offset: 0x20(AFRL) - 0x24(AFRH)
} *GPIO_Reg;

#endif /* INC_STM32F407XX_H_ */
