
IR_REMOTE_NO_TIMER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002438  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002544  08002544  00012544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025a8  080025a8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080025a8  080025a8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025a8  080025a8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025a8  080025a8  000125a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025ac  080025ac  000125ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080025b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000070  08002620  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08002620  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008013  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015c4  00000000  00000000  000280ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f0  00000000  00000000  00029670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000880  00000000  00000000  00029f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172dc  00000000  00000000  0002a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a8e1  00000000  00000000  00041abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000848d0  00000000  00000000  0004c39d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0c6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002864  00000000  00000000  000d0cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800252c 	.word	0x0800252c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800252c 	.word	0x0800252c

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f92b 	bl	80003b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fbec 	bl	8001944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f935 	bl	8000406 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f90b 	bl	80003ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	2000008c 	.word	0x2000008c

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	2000008c 	.word	0x2000008c

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000258:	b480      	push	{r7}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f003 0307 	and.w	r3, r3, #7
 8000266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026e:	68ba      	ldr	r2, [r7, #8]
 8000270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000274:	4013      	ands	r3, r2
 8000276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800028a:	4a04      	ldr	r2, [pc, #16]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	60d3      	str	r3, [r2, #12]
}
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a4:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <__NVIC_GetPriorityGrouping+0x18>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	0a1b      	lsrs	r3, r3, #8
 80002aa:	f003 0307 	and.w	r3, r3, #7
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	db0a      	blt.n	80002e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	490c      	ldr	r1, [pc, #48]	; (8000308 <__NVIC_SetPriority+0x4c>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e4:	e00a      	b.n	80002fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4908      	ldr	r1, [pc, #32]	; (800030c <__NVIC_SetPriority+0x50>)
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	f003 030f 	and.w	r3, r3, #15
 80002f2:	3b04      	subs	r3, #4
 80002f4:	0112      	lsls	r2, r2, #4
 80002f6:	b2d2      	uxtb	r2, r2
 80002f8:	440b      	add	r3, r1
 80002fa:	761a      	strb	r2, [r3, #24]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	f04f 32ff 	mov.w	r2, #4294967295
 8000348:	69bb      	ldr	r3, [r7, #24]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	43da      	mvns	r2, r3
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	401a      	ands	r2, r3
 8000354:	697b      	ldr	r3, [r7, #20]
 8000356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000358:	f04f 31ff 	mov.w	r1, #4294967295
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	fa01 f303 	lsl.w	r3, r1, r3
 8000362:	43d9      	mvns	r1, r3
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000368:	4313      	orrs	r3, r2
         );
}
 800036a:	4618      	mov	r0, r3
 800036c:	3724      	adds	r7, #36	; 0x24
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000384:	d301      	bcc.n	800038a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000386:	2301      	movs	r3, #1
 8000388:	e00f      	b.n	80003aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800038a:	4a0a      	ldr	r2, [pc, #40]	; (80003b4 <SysTick_Config+0x40>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3b01      	subs	r3, #1
 8000390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000392:	210f      	movs	r1, #15
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f7ff ff90 	bl	80002bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800039c:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <SysTick_Config+0x40>)
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a2:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <SysTick_Config+0x40>)
 80003a4:	2207      	movs	r2, #7
 80003a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a8:	2300      	movs	r3, #0
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	e000e010 	.word	0xe000e010

080003b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ff49 	bl	8000258 <__NVIC_SetPriorityGrouping>
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b086      	sub	sp, #24
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	4603      	mov	r3, r0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003e0:	f7ff ff5e 	bl	80002a0 <__NVIC_GetPriorityGrouping>
 80003e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6978      	ldr	r0, [r7, #20]
 80003ec:	f7ff ff90 	bl	8000310 <NVIC_EncodePriority>
 80003f0:	4602      	mov	r2, r0
 80003f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f6:	4611      	mov	r1, r2
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff5f 	bl	80002bc <__NVIC_SetPriority>
}
 80003fe:	bf00      	nop
 8000400:	3718      	adds	r7, #24
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f7ff ffb0 	bl	8000374 <SysTick_Config>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000420:	b480      	push	{r7}
 8000422:	b08b      	sub	sp, #44	; 0x2c
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042e:	2300      	movs	r3, #0
 8000430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000432:	e169      	b.n	8000708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000434:	2201      	movs	r2, #1
 8000436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	69fa      	ldr	r2, [r7, #28]
 8000444:	4013      	ands	r3, r2
 8000446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000448:	69ba      	ldr	r2, [r7, #24]
 800044a:	69fb      	ldr	r3, [r7, #28]
 800044c:	429a      	cmp	r2, r3
 800044e:	f040 8158 	bne.w	8000702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a9a      	ldr	r2, [pc, #616]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d05e      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800045c:	4a98      	ldr	r2, [pc, #608]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d875      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000462:	4a98      	ldr	r2, [pc, #608]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d058      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000468:	4a96      	ldr	r2, [pc, #600]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d86f      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800046e:	4a96      	ldr	r2, [pc, #600]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d052      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000474:	4a94      	ldr	r2, [pc, #592]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d869      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800047a:	4a94      	ldr	r2, [pc, #592]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d04c      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000480:	4a92      	ldr	r2, [pc, #584]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d863      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000486:	4a92      	ldr	r2, [pc, #584]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d046      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800048c:	4a90      	ldr	r2, [pc, #576]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d85d      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000492:	2b12      	cmp	r3, #18
 8000494:	d82a      	bhi.n	80004ec <HAL_GPIO_Init+0xcc>
 8000496:	2b12      	cmp	r3, #18
 8000498:	d859      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800049a:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <HAL_GPIO_Init+0x80>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	0800051b 	.word	0x0800051b
 80004a4:	080004f5 	.word	0x080004f5
 80004a8:	08000507 	.word	0x08000507
 80004ac:	08000549 	.word	0x08000549
 80004b0:	0800054f 	.word	0x0800054f
 80004b4:	0800054f 	.word	0x0800054f
 80004b8:	0800054f 	.word	0x0800054f
 80004bc:	0800054f 	.word	0x0800054f
 80004c0:	0800054f 	.word	0x0800054f
 80004c4:	0800054f 	.word	0x0800054f
 80004c8:	0800054f 	.word	0x0800054f
 80004cc:	0800054f 	.word	0x0800054f
 80004d0:	0800054f 	.word	0x0800054f
 80004d4:	0800054f 	.word	0x0800054f
 80004d8:	0800054f 	.word	0x0800054f
 80004dc:	0800054f 	.word	0x0800054f
 80004e0:	0800054f 	.word	0x0800054f
 80004e4:	080004fd 	.word	0x080004fd
 80004e8:	08000511 	.word	0x08000511
 80004ec:	4a79      	ldr	r2, [pc, #484]	; (80006d4 <HAL_GPIO_Init+0x2b4>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d013      	beq.n	800051a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004f2:	e02c      	b.n	800054e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	623b      	str	r3, [r7, #32]
          break;
 80004fa:	e029      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	3304      	adds	r3, #4
 8000502:	623b      	str	r3, [r7, #32]
          break;
 8000504:	e024      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	3308      	adds	r3, #8
 800050c:	623b      	str	r3, [r7, #32]
          break;
 800050e:	e01f      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	330c      	adds	r3, #12
 8000516:	623b      	str	r3, [r7, #32]
          break;
 8000518:	e01a      	b.n	8000550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d102      	bne.n	8000528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000522:	2304      	movs	r3, #4
 8000524:	623b      	str	r3, [r7, #32]
          break;
 8000526:	e013      	b.n	8000550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d105      	bne.n	800053c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000530:	2308      	movs	r3, #8
 8000532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	69fa      	ldr	r2, [r7, #28]
 8000538:	611a      	str	r2, [r3, #16]
          break;
 800053a:	e009      	b.n	8000550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800053c:	2308      	movs	r3, #8
 800053e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	615a      	str	r2, [r3, #20]
          break;
 8000546:	e003      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
          break;
 800054c:	e000      	b.n	8000550 <HAL_GPIO_Init+0x130>
          break;
 800054e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	2bff      	cmp	r3, #255	; 0xff
 8000554:	d801      	bhi.n	800055a <HAL_GPIO_Init+0x13a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	e001      	b.n	800055e <HAL_GPIO_Init+0x13e>
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3304      	adds	r3, #4
 800055e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	2bff      	cmp	r3, #255	; 0xff
 8000564:	d802      	bhi.n	800056c <HAL_GPIO_Init+0x14c>
 8000566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	e002      	b.n	8000572 <HAL_GPIO_Init+0x152>
 800056c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056e:	3b08      	subs	r3, #8
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	210f      	movs	r1, #15
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	43db      	mvns	r3, r3
 8000582:	401a      	ands	r2, r3
 8000584:	6a39      	ldr	r1, [r7, #32]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	fa01 f303 	lsl.w	r3, r1, r3
 800058c:	431a      	orrs	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059a:	2b00      	cmp	r3, #0
 800059c:	f000 80b1 	beq.w	8000702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a0:	4b4d      	ldr	r3, [pc, #308]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a4c      	ldr	r2, [pc, #304]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b4a      	ldr	r3, [pc, #296]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005b8:	4a48      	ldr	r2, [pc, #288]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 80005ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	3302      	adds	r3, #2
 80005c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c8:	f003 0303 	and.w	r3, r3, #3
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	220f      	movs	r2, #15
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	68fa      	ldr	r2, [r7, #12]
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a40      	ldr	r2, [pc, #256]	; (80006e0 <HAL_GPIO_Init+0x2c0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d013      	beq.n	800060c <HAL_GPIO_Init+0x1ec>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a3f      	ldr	r2, [pc, #252]	; (80006e4 <HAL_GPIO_Init+0x2c4>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d00d      	beq.n	8000608 <HAL_GPIO_Init+0x1e8>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a3e      	ldr	r2, [pc, #248]	; (80006e8 <HAL_GPIO_Init+0x2c8>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d007      	beq.n	8000604 <HAL_GPIO_Init+0x1e4>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a3d      	ldr	r2, [pc, #244]	; (80006ec <HAL_GPIO_Init+0x2cc>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d101      	bne.n	8000600 <HAL_GPIO_Init+0x1e0>
 80005fc:	2303      	movs	r3, #3
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000600:	2304      	movs	r3, #4
 8000602:	e004      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000604:	2302      	movs	r3, #2
 8000606:	e002      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000608:	2301      	movs	r3, #1
 800060a:	e000      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 800060c:	2300      	movs	r3, #0
 800060e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000610:	f002 0203 	and.w	r2, r2, #3
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	4093      	lsls	r3, r2
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800061e:	492f      	ldr	r1, [pc, #188]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 8000620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3302      	adds	r3, #2
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000634:	2b00      	cmp	r3, #0
 8000636:	d006      	beq.n	8000646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000638:	4b2d      	ldr	r3, [pc, #180]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	492c      	ldr	r1, [pc, #176]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063e:	69bb      	ldr	r3, [r7, #24]
 8000640:	4313      	orrs	r3, r2
 8000642:	600b      	str	r3, [r1, #0]
 8000644:	e006      	b.n	8000654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000646:	4b2a      	ldr	r3, [pc, #168]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	69bb      	ldr	r3, [r7, #24]
 800064c:	43db      	mvns	r3, r3
 800064e:	4928      	ldr	r1, [pc, #160]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000650:	4013      	ands	r3, r2
 8000652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	4922      	ldr	r1, [pc, #136]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000666:	69bb      	ldr	r3, [r7, #24]
 8000668:	4313      	orrs	r3, r2
 800066a:	604b      	str	r3, [r1, #4]
 800066c:	e006      	b.n	800067c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800066e:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	43db      	mvns	r3, r3
 8000676:	491e      	ldr	r1, [pc, #120]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000678:	4013      	ands	r3, r2
 800067a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068a:	689a      	ldr	r2, [r3, #8]
 800068c:	4918      	ldr	r1, [pc, #96]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068e:	69bb      	ldr	r3, [r7, #24]
 8000690:	4313      	orrs	r3, r2
 8000692:	608b      	str	r3, [r1, #8]
 8000694:	e006      	b.n	80006a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000698:	689a      	ldr	r2, [r3, #8]
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	43db      	mvns	r3, r3
 800069e:	4914      	ldr	r1, [pc, #80]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006a0:	4013      	ands	r3, r2
 80006a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d021      	beq.n	80006f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b2:	68da      	ldr	r2, [r3, #12]
 80006b4:	490e      	ldr	r1, [pc, #56]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b6:	69bb      	ldr	r3, [r7, #24]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	60cb      	str	r3, [r1, #12]
 80006bc:	e021      	b.n	8000702 <HAL_GPIO_Init+0x2e2>
 80006be:	bf00      	nop
 80006c0:	10320000 	.word	0x10320000
 80006c4:	10310000 	.word	0x10310000
 80006c8:	10220000 	.word	0x10220000
 80006cc:	10210000 	.word	0x10210000
 80006d0:	10120000 	.word	0x10120000
 80006d4:	10110000 	.word	0x10110000
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010000 	.word	0x40010000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40010c00 	.word	0x40010c00
 80006e8:	40011000 	.word	0x40011000
 80006ec:	40011400 	.word	0x40011400
 80006f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006f6:	68da      	ldr	r2, [r3, #12]
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4909      	ldr	r1, [pc, #36]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006fe:	4013      	ands	r3, r2
 8000700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000704:	3301      	adds	r3, #1
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070e:	fa22 f303 	lsr.w	r3, r2, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	f47f ae8e 	bne.w	8000434 <HAL_GPIO_Init+0x14>
  }
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	372c      	adds	r7, #44	; 0x2c
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40010400 	.word	0x40010400

08000728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	887b      	ldrh	r3, [r7, #2]
 800073a:	4013      	ands	r3, r2
 800073c:	2b00      	cmp	r3, #0
 800073e:	d002      	beq.n	8000746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000740:	2301      	movs	r3, #1
 8000742:	73fb      	strb	r3, [r7, #15]
 8000744:	e001      	b.n	800074a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000746:	2300      	movs	r3, #0
 8000748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800074a:	7bfb      	ldrb	r3, [r7, #15]
}
 800074c:	4618      	mov	r0, r3
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
	...

08000758 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d101      	bne.n	800076a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	e12b      	b.n	80009c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000770:	b2db      	uxtb	r3, r3
 8000772:	2b00      	cmp	r3, #0
 8000774:	d106      	bne.n	8000784 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f001 f912 	bl	80019a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2224      	movs	r2, #36	; 0x24
 8000788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f022 0201 	bic.w	r2, r2, #1
 800079a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80007aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80007ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80007bc:	f000 fce4 	bl	8001188 <HAL_RCC_GetPCLK1Freq>
 80007c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	4a81      	ldr	r2, [pc, #516]	; (80009cc <HAL_I2C_Init+0x274>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d807      	bhi.n	80007dc <HAL_I2C_Init+0x84>
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4a80      	ldr	r2, [pc, #512]	; (80009d0 <HAL_I2C_Init+0x278>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	bf94      	ite	ls
 80007d4:	2301      	movls	r3, #1
 80007d6:	2300      	movhi	r3, #0
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	e006      	b.n	80007ea <HAL_I2C_Init+0x92>
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	4a7d      	ldr	r2, [pc, #500]	; (80009d4 <HAL_I2C_Init+0x27c>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	bf94      	ite	ls
 80007e4:	2301      	movls	r3, #1
 80007e6:	2300      	movhi	r3, #0
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e0e7      	b.n	80009c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	4a78      	ldr	r2, [pc, #480]	; (80009d8 <HAL_I2C_Init+0x280>)
 80007f6:	fba2 2303 	umull	r2, r3, r2, r3
 80007fa:	0c9b      	lsrs	r3, r3, #18
 80007fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	68ba      	ldr	r2, [r7, #8]
 800080e:	430a      	orrs	r2, r1
 8000810:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	6a1b      	ldr	r3, [r3, #32]
 8000818:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	4a6a      	ldr	r2, [pc, #424]	; (80009cc <HAL_I2C_Init+0x274>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d802      	bhi.n	800082c <HAL_I2C_Init+0xd4>
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	3301      	adds	r3, #1
 800082a:	e009      	b.n	8000840 <HAL_I2C_Init+0xe8>
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000832:	fb02 f303 	mul.w	r3, r2, r3
 8000836:	4a69      	ldr	r2, [pc, #420]	; (80009dc <HAL_I2C_Init+0x284>)
 8000838:	fba2 2303 	umull	r2, r3, r2, r3
 800083c:	099b      	lsrs	r3, r3, #6
 800083e:	3301      	adds	r3, #1
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	6812      	ldr	r2, [r2, #0]
 8000844:	430b      	orrs	r3, r1
 8000846:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	69db      	ldr	r3, [r3, #28]
 800084e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000852:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	495c      	ldr	r1, [pc, #368]	; (80009cc <HAL_I2C_Init+0x274>)
 800085c:	428b      	cmp	r3, r1
 800085e:	d819      	bhi.n	8000894 <HAL_I2C_Init+0x13c>
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	1e59      	subs	r1, r3, #1
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	fbb1 f3f3 	udiv	r3, r1, r3
 800086e:	1c59      	adds	r1, r3, #1
 8000870:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000874:	400b      	ands	r3, r1
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00a      	beq.n	8000890 <HAL_I2C_Init+0x138>
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	1e59      	subs	r1, r3, #1
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	fbb1 f3f3 	udiv	r3, r1, r3
 8000888:	3301      	adds	r3, #1
 800088a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800088e:	e051      	b.n	8000934 <HAL_I2C_Init+0x1dc>
 8000890:	2304      	movs	r3, #4
 8000892:	e04f      	b.n	8000934 <HAL_I2C_Init+0x1dc>
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d111      	bne.n	80008c0 <HAL_I2C_Init+0x168>
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	1e58      	subs	r0, r3, #1
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6859      	ldr	r1, [r3, #4]
 80008a4:	460b      	mov	r3, r1
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	440b      	add	r3, r1
 80008aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80008ae:	3301      	adds	r3, #1
 80008b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	bf0c      	ite	eq
 80008b8:	2301      	moveq	r3, #1
 80008ba:	2300      	movne	r3, #0
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	e012      	b.n	80008e6 <HAL_I2C_Init+0x18e>
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	1e58      	subs	r0, r3, #1
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6859      	ldr	r1, [r3, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	440b      	add	r3, r1
 80008ce:	0099      	lsls	r1, r3, #2
 80008d0:	440b      	add	r3, r1
 80008d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80008d6:	3301      	adds	r3, #1
 80008d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008dc:	2b00      	cmp	r3, #0
 80008de:	bf0c      	ite	eq
 80008e0:	2301      	moveq	r3, #1
 80008e2:	2300      	movne	r3, #0
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <HAL_I2C_Init+0x196>
 80008ea:	2301      	movs	r3, #1
 80008ec:	e022      	b.n	8000934 <HAL_I2C_Init+0x1dc>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d10e      	bne.n	8000914 <HAL_I2C_Init+0x1bc>
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	1e58      	subs	r0, r3, #1
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6859      	ldr	r1, [r3, #4]
 80008fe:	460b      	mov	r3, r1
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	440b      	add	r3, r1
 8000904:	fbb0 f3f3 	udiv	r3, r0, r3
 8000908:	3301      	adds	r3, #1
 800090a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800090e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000912:	e00f      	b.n	8000934 <HAL_I2C_Init+0x1dc>
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	1e58      	subs	r0, r3, #1
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6859      	ldr	r1, [r3, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	440b      	add	r3, r1
 8000922:	0099      	lsls	r1, r3, #2
 8000924:	440b      	add	r3, r1
 8000926:	fbb0 f3f3 	udiv	r3, r0, r3
 800092a:	3301      	adds	r3, #1
 800092c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000930:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000934:	6879      	ldr	r1, [r7, #4]
 8000936:	6809      	ldr	r1, [r1, #0]
 8000938:	4313      	orrs	r3, r2
 800093a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	69da      	ldr	r2, [r3, #28]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	6a1b      	ldr	r3, [r3, #32]
 800094e:	431a      	orrs	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	430a      	orrs	r2, r1
 8000956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000962:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	6911      	ldr	r1, [r2, #16]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	68d2      	ldr	r2, [r2, #12]
 800096e:	4311      	orrs	r1, r2
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	6812      	ldr	r2, [r2, #0]
 8000974:	430b      	orrs	r3, r1
 8000976:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	68db      	ldr	r3, [r3, #12]
 800097e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	695a      	ldr	r2, [r3, #20]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	431a      	orrs	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	430a      	orrs	r2, r1
 8000992:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f042 0201 	orr.w	r2, r2, #1
 80009a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2220      	movs	r2, #32
 80009ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2200      	movs	r2, #0
 80009b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2200      	movs	r2, #0
 80009bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	000186a0 	.word	0x000186a0
 80009d0:	001e847f 	.word	0x001e847f
 80009d4:	003d08ff 	.word	0x003d08ff
 80009d8:	431bde83 	.word	0x431bde83
 80009dc:	10624dd3 	.word	0x10624dd3

080009e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d101      	bne.n	80009f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e272      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 8087 	beq.w	8000b0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a00:	4b92      	ldr	r3, [pc, #584]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f003 030c 	and.w	r3, r3, #12
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	d00c      	beq.n	8000a26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a0c:	4b8f      	ldr	r3, [pc, #572]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f003 030c 	and.w	r3, r3, #12
 8000a14:	2b08      	cmp	r3, #8
 8000a16:	d112      	bne.n	8000a3e <HAL_RCC_OscConfig+0x5e>
 8000a18:	4b8c      	ldr	r3, [pc, #560]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a24:	d10b      	bne.n	8000a3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a26:	4b89      	ldr	r3, [pc, #548]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d06c      	beq.n	8000b0c <HAL_RCC_OscConfig+0x12c>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d168      	bne.n	8000b0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e24c      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a46:	d106      	bne.n	8000a56 <HAL_RCC_OscConfig+0x76>
 8000a48:	4b80      	ldr	r3, [pc, #512]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a7f      	ldr	r2, [pc, #508]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	e02e      	b.n	8000ab4 <HAL_RCC_OscConfig+0xd4>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d10c      	bne.n	8000a78 <HAL_RCC_OscConfig+0x98>
 8000a5e:	4b7b      	ldr	r3, [pc, #492]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a7a      	ldr	r2, [pc, #488]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a68:	6013      	str	r3, [r2, #0]
 8000a6a:	4b78      	ldr	r3, [pc, #480]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a77      	ldr	r2, [pc, #476]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a74:	6013      	str	r3, [r2, #0]
 8000a76:	e01d      	b.n	8000ab4 <HAL_RCC_OscConfig+0xd4>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a80:	d10c      	bne.n	8000a9c <HAL_RCC_OscConfig+0xbc>
 8000a82:	4b72      	ldr	r3, [pc, #456]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a71      	ldr	r2, [pc, #452]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a8c:	6013      	str	r3, [r2, #0]
 8000a8e:	4b6f      	ldr	r3, [pc, #444]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a6e      	ldr	r2, [pc, #440]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a98:	6013      	str	r3, [r2, #0]
 8000a9a:	e00b      	b.n	8000ab4 <HAL_RCC_OscConfig+0xd4>
 8000a9c:	4b6b      	ldr	r3, [pc, #428]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a6a      	ldr	r2, [pc, #424]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000aa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b68      	ldr	r3, [pc, #416]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a67      	ldr	r2, [pc, #412]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000aae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ab2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d013      	beq.n	8000ae4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000abc:	f7ff fb9e 	bl	80001fc <HAL_GetTick>
 8000ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ac2:	e008      	b.n	8000ad6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ac4:	f7ff fb9a 	bl	80001fc <HAL_GetTick>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	2b64      	cmp	r3, #100	; 0x64
 8000ad0:	d901      	bls.n	8000ad6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	e200      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad6:	4b5d      	ldr	r3, [pc, #372]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0f0      	beq.n	8000ac4 <HAL_RCC_OscConfig+0xe4>
 8000ae2:	e014      	b.n	8000b0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ae4:	f7ff fb8a 	bl	80001fc <HAL_GetTick>
 8000ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000aea:	e008      	b.n	8000afe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000aec:	f7ff fb86 	bl	80001fc <HAL_GetTick>
 8000af0:	4602      	mov	r2, r0
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	2b64      	cmp	r3, #100	; 0x64
 8000af8:	d901      	bls.n	8000afe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000afa:	2303      	movs	r3, #3
 8000afc:	e1ec      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000afe:	4b53      	ldr	r3, [pc, #332]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d1f0      	bne.n	8000aec <HAL_RCC_OscConfig+0x10c>
 8000b0a:	e000      	b.n	8000b0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d063      	beq.n	8000be2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b1a:	4b4c      	ldr	r3, [pc, #304]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f003 030c 	and.w	r3, r3, #12
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d00b      	beq.n	8000b3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b26:	4b49      	ldr	r3, [pc, #292]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f003 030c 	and.w	r3, r3, #12
 8000b2e:	2b08      	cmp	r3, #8
 8000b30:	d11c      	bne.n	8000b6c <HAL_RCC_OscConfig+0x18c>
 8000b32:	4b46      	ldr	r3, [pc, #280]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d116      	bne.n	8000b6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b3e:	4b43      	ldr	r3, [pc, #268]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f003 0302 	and.w	r3, r3, #2
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <HAL_RCC_OscConfig+0x176>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	691b      	ldr	r3, [r3, #16]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d001      	beq.n	8000b56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e1c0      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b56:	4b3d      	ldr	r3, [pc, #244]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	4939      	ldr	r1, [pc, #228]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b66:	4313      	orrs	r3, r2
 8000b68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b6a:	e03a      	b.n	8000be2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	691b      	ldr	r3, [r3, #16]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d020      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b74:	4b36      	ldr	r3, [pc, #216]	; (8000c50 <HAL_RCC_OscConfig+0x270>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7a:	f7ff fb3f 	bl	80001fc <HAL_GetTick>
 8000b7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b80:	e008      	b.n	8000b94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b82:	f7ff fb3b 	bl	80001fc <HAL_GetTick>
 8000b86:	4602      	mov	r2, r0
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	1ad3      	subs	r3, r2, r3
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d901      	bls.n	8000b94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000b90:	2303      	movs	r3, #3
 8000b92:	e1a1      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b94:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f003 0302 	and.w	r3, r3, #2
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d0f0      	beq.n	8000b82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	695b      	ldr	r3, [r3, #20]
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	4927      	ldr	r1, [pc, #156]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	600b      	str	r3, [r1, #0]
 8000bb4:	e015      	b.n	8000be2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bb6:	4b26      	ldr	r3, [pc, #152]	; (8000c50 <HAL_RCC_OscConfig+0x270>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bbc:	f7ff fb1e 	bl	80001fc <HAL_GetTick>
 8000bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bc2:	e008      	b.n	8000bd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc4:	f7ff fb1a 	bl	80001fc <HAL_GetTick>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d901      	bls.n	8000bd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	e180      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d1f0      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f003 0308 	and.w	r3, r3, #8
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d03a      	beq.n	8000c64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	699b      	ldr	r3, [r3, #24]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d019      	beq.n	8000c2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bf6:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <HAL_RCC_OscConfig+0x274>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bfc:	f7ff fafe 	bl	80001fc <HAL_GetTick>
 8000c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c02:	e008      	b.n	8000c16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c04:	f7ff fafa 	bl	80001fc <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d901      	bls.n	8000c16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e160      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <HAL_RCC_OscConfig+0x26c>)
 8000c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d0f0      	beq.n	8000c04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c22:	2001      	movs	r0, #1
 8000c24:	f000 fad8 	bl	80011d8 <RCC_Delay>
 8000c28:	e01c      	b.n	8000c64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <HAL_RCC_OscConfig+0x274>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c30:	f7ff fae4 	bl	80001fc <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c36:	e00f      	b.n	8000c58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c38:	f7ff fae0 	bl	80001fc <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d908      	bls.n	8000c58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e146      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	42420000 	.word	0x42420000
 8000c54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c58:	4b92      	ldr	r3, [pc, #584]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5c:	f003 0302 	and.w	r3, r3, #2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1e9      	bne.n	8000c38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f003 0304 	and.w	r3, r3, #4
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	f000 80a6 	beq.w	8000dbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c72:	2300      	movs	r3, #0
 8000c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c76:	4b8b      	ldr	r3, [pc, #556]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d10d      	bne.n	8000c9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c82:	4b88      	ldr	r3, [pc, #544]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	4a87      	ldr	r2, [pc, #540]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c8c:	61d3      	str	r3, [r2, #28]
 8000c8e:	4b85      	ldr	r3, [pc, #532]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000c90:	69db      	ldr	r3, [r3, #28]
 8000c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c9e:	4b82      	ldr	r3, [pc, #520]	; (8000ea8 <HAL_RCC_OscConfig+0x4c8>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d118      	bne.n	8000cdc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000caa:	4b7f      	ldr	r3, [pc, #508]	; (8000ea8 <HAL_RCC_OscConfig+0x4c8>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a7e      	ldr	r2, [pc, #504]	; (8000ea8 <HAL_RCC_OscConfig+0x4c8>)
 8000cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cb6:	f7ff faa1 	bl	80001fc <HAL_GetTick>
 8000cba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cbc:	e008      	b.n	8000cd0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cbe:	f7ff fa9d 	bl	80001fc <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	2b64      	cmp	r3, #100	; 0x64
 8000cca:	d901      	bls.n	8000cd0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	e103      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd0:	4b75      	ldr	r3, [pc, #468]	; (8000ea8 <HAL_RCC_OscConfig+0x4c8>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d0f0      	beq.n	8000cbe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d106      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x312>
 8000ce4:	4b6f      	ldr	r3, [pc, #444]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000ce6:	6a1b      	ldr	r3, [r3, #32]
 8000ce8:	4a6e      	ldr	r2, [pc, #440]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	6213      	str	r3, [r2, #32]
 8000cf0:	e02d      	b.n	8000d4e <HAL_RCC_OscConfig+0x36e>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d10c      	bne.n	8000d14 <HAL_RCC_OscConfig+0x334>
 8000cfa:	4b6a      	ldr	r3, [pc, #424]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000cfc:	6a1b      	ldr	r3, [r3, #32]
 8000cfe:	4a69      	ldr	r2, [pc, #420]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d00:	f023 0301 	bic.w	r3, r3, #1
 8000d04:	6213      	str	r3, [r2, #32]
 8000d06:	4b67      	ldr	r3, [pc, #412]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d08:	6a1b      	ldr	r3, [r3, #32]
 8000d0a:	4a66      	ldr	r2, [pc, #408]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d0c:	f023 0304 	bic.w	r3, r3, #4
 8000d10:	6213      	str	r3, [r2, #32]
 8000d12:	e01c      	b.n	8000d4e <HAL_RCC_OscConfig+0x36e>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	2b05      	cmp	r3, #5
 8000d1a:	d10c      	bne.n	8000d36 <HAL_RCC_OscConfig+0x356>
 8000d1c:	4b61      	ldr	r3, [pc, #388]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d1e:	6a1b      	ldr	r3, [r3, #32]
 8000d20:	4a60      	ldr	r2, [pc, #384]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	6213      	str	r3, [r2, #32]
 8000d28:	4b5e      	ldr	r3, [pc, #376]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d2a:	6a1b      	ldr	r3, [r3, #32]
 8000d2c:	4a5d      	ldr	r2, [pc, #372]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	6213      	str	r3, [r2, #32]
 8000d34:	e00b      	b.n	8000d4e <HAL_RCC_OscConfig+0x36e>
 8000d36:	4b5b      	ldr	r3, [pc, #364]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d38:	6a1b      	ldr	r3, [r3, #32]
 8000d3a:	4a5a      	ldr	r2, [pc, #360]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d3c:	f023 0301 	bic.w	r3, r3, #1
 8000d40:	6213      	str	r3, [r2, #32]
 8000d42:	4b58      	ldr	r3, [pc, #352]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d44:	6a1b      	ldr	r3, [r3, #32]
 8000d46:	4a57      	ldr	r2, [pc, #348]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d48:	f023 0304 	bic.w	r3, r3, #4
 8000d4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d015      	beq.n	8000d82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d56:	f7ff fa51 	bl	80001fc <HAL_GetTick>
 8000d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d5c:	e00a      	b.n	8000d74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d5e:	f7ff fa4d 	bl	80001fc <HAL_GetTick>
 8000d62:	4602      	mov	r2, r0
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	1ad3      	subs	r3, r2, r3
 8000d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d901      	bls.n	8000d74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000d70:	2303      	movs	r3, #3
 8000d72:	e0b1      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d74:	4b4b      	ldr	r3, [pc, #300]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000d76:	6a1b      	ldr	r3, [r3, #32]
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0ee      	beq.n	8000d5e <HAL_RCC_OscConfig+0x37e>
 8000d80:	e014      	b.n	8000dac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d82:	f7ff fa3b 	bl	80001fc <HAL_GetTick>
 8000d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d88:	e00a      	b.n	8000da0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d8a:	f7ff fa37 	bl	80001fc <HAL_GetTick>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d901      	bls.n	8000da0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	e09b      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000da0:	4b40      	ldr	r3, [pc, #256]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000da2:	6a1b      	ldr	r3, [r3, #32]
 8000da4:	f003 0302 	and.w	r3, r3, #2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1ee      	bne.n	8000d8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000dac:	7dfb      	ldrb	r3, [r7, #23]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d105      	bne.n	8000dbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000db2:	4b3c      	ldr	r3, [pc, #240]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a3b      	ldr	r2, [pc, #236]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000db8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f000 8087 	beq.w	8000ed6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dc8:	4b36      	ldr	r3, [pc, #216]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f003 030c 	and.w	r3, r3, #12
 8000dd0:	2b08      	cmp	r3, #8
 8000dd2:	d061      	beq.n	8000e98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d146      	bne.n	8000e6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ddc:	4b33      	ldr	r3, [pc, #204]	; (8000eac <HAL_RCC_OscConfig+0x4cc>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de2:	f7ff fa0b 	bl	80001fc <HAL_GetTick>
 8000de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de8:	e008      	b.n	8000dfc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dea:	f7ff fa07 	bl	80001fc <HAL_GetTick>
 8000dee:	4602      	mov	r2, r0
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d901      	bls.n	8000dfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	e06d      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dfc:	4b29      	ldr	r3, [pc, #164]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f0      	bne.n	8000dea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a1b      	ldr	r3, [r3, #32]
 8000e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e10:	d108      	bne.n	8000e24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e12:	4b24      	ldr	r3, [pc, #144]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	4921      	ldr	r1, [pc, #132]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e20:	4313      	orrs	r3, r2
 8000e22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e24:	4b1f      	ldr	r3, [pc, #124]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a19      	ldr	r1, [r3, #32]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e34:	430b      	orrs	r3, r1
 8000e36:	491b      	ldr	r1, [pc, #108]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <HAL_RCC_OscConfig+0x4cc>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e42:	f7ff f9db 	bl	80001fc <HAL_GetTick>
 8000e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e48:	e008      	b.n	8000e5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e4a:	f7ff f9d7 	bl	80001fc <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d901      	bls.n	8000e5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e03d      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e5c:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d0f0      	beq.n	8000e4a <HAL_RCC_OscConfig+0x46a>
 8000e68:	e035      	b.n	8000ed6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <HAL_RCC_OscConfig+0x4cc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e70:	f7ff f9c4 	bl	80001fc <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e78:	f7ff f9c0 	bl	80001fc <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e026      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e8a:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f0      	bne.n	8000e78 <HAL_RCC_OscConfig+0x498>
 8000e96:	e01e      	b.n	8000ed6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d107      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e019      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40007000 	.word	0x40007000
 8000eac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <HAL_RCC_OscConfig+0x500>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d106      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d001      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e000      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40021000 	.word	0x40021000

08000ee4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e0d0      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ef8:	4b6a      	ldr	r3, [pc, #424]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0307 	and.w	r3, r3, #7
 8000f00:	683a      	ldr	r2, [r7, #0]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d910      	bls.n	8000f28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f06:	4b67      	ldr	r3, [pc, #412]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f023 0207 	bic.w	r2, r3, #7
 8000f0e:	4965      	ldr	r1, [pc, #404]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f16:	4b63      	ldr	r3, [pc, #396]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	683a      	ldr	r2, [r7, #0]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d001      	beq.n	8000f28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	e0b8      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d020      	beq.n	8000f76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d005      	beq.n	8000f4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f40:	4b59      	ldr	r3, [pc, #356]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	4a58      	ldr	r2, [pc, #352]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0308 	and.w	r3, r3, #8
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d005      	beq.n	8000f64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f58:	4b53      	ldr	r3, [pc, #332]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	4a52      	ldr	r2, [pc, #328]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f64:	4b50      	ldr	r3, [pc, #320]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	494d      	ldr	r1, [pc, #308]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f72:	4313      	orrs	r3, r2
 8000f74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d040      	beq.n	8001004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d107      	bne.n	8000f9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8a:	4b47      	ldr	r3, [pc, #284]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d115      	bne.n	8000fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e07f      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d107      	bne.n	8000fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa2:	4b41      	ldr	r3, [pc, #260]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d109      	bne.n	8000fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e073      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb2:	4b3d      	ldr	r3, [pc, #244]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e06b      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fc2:	4b39      	ldr	r3, [pc, #228]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f023 0203 	bic.w	r2, r3, #3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	4936      	ldr	r1, [pc, #216]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fd4:	f7ff f912 	bl	80001fc <HAL_GetTick>
 8000fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fda:	e00a      	b.n	8000ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fdc:	f7ff f90e 	bl	80001fc <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e053      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ff2:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 020c 	and.w	r2, r3, #12
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	429a      	cmp	r2, r3
 8001002:	d1eb      	bne.n	8000fdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f003 0307 	and.w	r3, r3, #7
 800100c:	683a      	ldr	r2, [r7, #0]
 800100e:	429a      	cmp	r2, r3
 8001010:	d210      	bcs.n	8001034 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001012:	4b24      	ldr	r3, [pc, #144]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f023 0207 	bic.w	r2, r3, #7
 800101a:	4922      	ldr	r1, [pc, #136]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	4313      	orrs	r3, r2
 8001020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	429a      	cmp	r2, r3
 800102e:	d001      	beq.n	8001034 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	e032      	b.n	800109a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	2b00      	cmp	r3, #0
 800103e:	d008      	beq.n	8001052 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	4916      	ldr	r1, [pc, #88]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 800104e:	4313      	orrs	r3, r2
 8001050:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d009      	beq.n	8001072 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	490e      	ldr	r1, [pc, #56]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 800106e:	4313      	orrs	r3, r2
 8001070:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001072:	f000 f821 	bl	80010b8 <HAL_RCC_GetSysClockFreq>
 8001076:	4602      	mov	r2, r0
 8001078:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <HAL_RCC_ClockConfig+0x1c4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	091b      	lsrs	r3, r3, #4
 800107e:	f003 030f 	and.w	r3, r3, #15
 8001082:	490a      	ldr	r1, [pc, #40]	; (80010ac <HAL_RCC_ClockConfig+0x1c8>)
 8001084:	5ccb      	ldrb	r3, [r1, r3]
 8001086:	fa22 f303 	lsr.w	r3, r2, r3
 800108a:	4a09      	ldr	r2, [pc, #36]	; (80010b0 <HAL_RCC_ClockConfig+0x1cc>)
 800108c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <HAL_RCC_ClockConfig+0x1d0>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff f870 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40022000 	.word	0x40022000
 80010a8:	40021000 	.word	0x40021000
 80010ac:	0800255c 	.word	0x0800255c
 80010b0:	20000008 	.word	0x20000008
 80010b4:	20000000 	.word	0x20000000

080010b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010b8:	b490      	push	{r4, r7}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010be:	4b29      	ldr	r3, [pc, #164]	; (8001164 <HAL_RCC_GetSysClockFreq+0xac>)
 80010c0:	1d3c      	adds	r4, r7, #4
 80010c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010c8:	f240 2301 	movw	r3, #513	; 0x201
 80010cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
 80010d6:	2300      	movs	r3, #0
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80010e2:	4b21      	ldr	r3, [pc, #132]	; (8001168 <HAL_RCC_GetSysClockFreq+0xb0>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	f003 030c 	and.w	r3, r3, #12
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	d002      	beq.n	80010f8 <HAL_RCC_GetSysClockFreq+0x40>
 80010f2:	2b08      	cmp	r3, #8
 80010f4:	d003      	beq.n	80010fe <HAL_RCC_GetSysClockFreq+0x46>
 80010f6:	e02b      	b.n	8001150 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80010f8:	4b1c      	ldr	r3, [pc, #112]	; (800116c <HAL_RCC_GetSysClockFreq+0xb4>)
 80010fa:	623b      	str	r3, [r7, #32]
      break;
 80010fc:	e02b      	b.n	8001156 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	0c9b      	lsrs	r3, r3, #18
 8001102:	f003 030f 	and.w	r3, r3, #15
 8001106:	3328      	adds	r3, #40	; 0x28
 8001108:	443b      	add	r3, r7
 800110a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800110e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d012      	beq.n	8001140 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800111a:	4b13      	ldr	r3, [pc, #76]	; (8001168 <HAL_RCC_GetSysClockFreq+0xb0>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	0c5b      	lsrs	r3, r3, #17
 8001120:	f003 0301 	and.w	r3, r3, #1
 8001124:	3328      	adds	r3, #40	; 0x28
 8001126:	443b      	add	r3, r7
 8001128:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800112c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	4a0e      	ldr	r2, [pc, #56]	; (800116c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001132:	fb03 f202 	mul.w	r2, r3, r2
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	fbb2 f3f3 	udiv	r3, r2, r3
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
 800113e:	e004      	b.n	800114a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	4a0b      	ldr	r2, [pc, #44]	; (8001170 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001144:	fb02 f303 	mul.w	r3, r2, r3
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800114a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114c:	623b      	str	r3, [r7, #32]
      break;
 800114e:	e002      	b.n	8001156 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001152:	623b      	str	r3, [r7, #32]
      break;
 8001154:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001156:	6a3b      	ldr	r3, [r7, #32]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3728      	adds	r7, #40	; 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bc90      	pop	{r4, r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	08002544 	.word	0x08002544
 8001168:	40021000 	.word	0x40021000
 800116c:	007a1200 	.word	0x007a1200
 8001170:	003d0900 	.word	0x003d0900

08001174 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001178:	4b02      	ldr	r3, [pc, #8]	; (8001184 <HAL_RCC_GetHCLKFreq+0x10>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	20000008 	.word	0x20000008

08001188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800118c:	f7ff fff2 	bl	8001174 <HAL_RCC_GetHCLKFreq>
 8001190:	4602      	mov	r2, r0
 8001192:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	4903      	ldr	r1, [pc, #12]	; (80011ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800119e:	5ccb      	ldrb	r3, [r1, r3]
 80011a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40021000 	.word	0x40021000
 80011ac:	0800256c 	.word	0x0800256c

080011b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80011b4:	f7ff ffde 	bl	8001174 <HAL_RCC_GetHCLKFreq>
 80011b8:	4602      	mov	r2, r0
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	0adb      	lsrs	r3, r3, #11
 80011c0:	f003 0307 	and.w	r3, r3, #7
 80011c4:	4903      	ldr	r1, [pc, #12]	; (80011d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011c6:	5ccb      	ldrb	r3, [r1, r3]
 80011c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	0800256c 	.word	0x0800256c

080011d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <RCC_Delay+0x34>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <RCC_Delay+0x38>)
 80011e6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ea:	0a5b      	lsrs	r3, r3, #9
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011f4:	bf00      	nop
  }
  while (Delay --);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	1e5a      	subs	r2, r3, #1
 80011fa:	60fa      	str	r2, [r7, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f9      	bne.n	80011f4 <RCC_Delay+0x1c>
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	20000008 	.word	0x20000008
 8001210:	10624dd3 	.word	0x10624dd3

08001214 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e03f      	b.n	80012a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d106      	bne.n	8001240 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 fbf2 	bl	8001a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2224      	movs	r2, #36	; 0x24
 8001244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68da      	ldr	r2, [r3, #12]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001256:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 f905 	bl	8001468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	691a      	ldr	r2, [r3, #16]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800126c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	695a      	ldr	r2, [r3, #20]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800127c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800128c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2220      	movs	r2, #32
 8001298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2220      	movs	r2, #32
 80012a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b08a      	sub	sp, #40	; 0x28
 80012b2:	af02      	add	r7, sp, #8
 80012b4:	60f8      	str	r0, [r7, #12]
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	603b      	str	r3, [r7, #0]
 80012ba:	4613      	mov	r3, r2
 80012bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b20      	cmp	r3, #32
 80012cc:	d17c      	bne.n	80013c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d002      	beq.n	80012da <HAL_UART_Transmit+0x2c>
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e075      	b.n	80013ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d101      	bne.n	80012ec <HAL_UART_Transmit+0x3e>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e06e      	b.n	80013ca <HAL_UART_Transmit+0x11c>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2201      	movs	r2, #1
 80012f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2200      	movs	r2, #0
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2221      	movs	r2, #33	; 0x21
 80012fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001302:	f7fe ff7b 	bl	80001fc <HAL_GetTick>
 8001306:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	88fa      	ldrh	r2, [r7, #6]
 8001312:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800131c:	d108      	bne.n	8001330 <HAL_UART_Transmit+0x82>
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d104      	bne.n	8001330 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	61bb      	str	r3, [r7, #24]
 800132e:	e003      	b.n	8001338 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001334:	2300      	movs	r3, #0
 8001336:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001340:	e02a      	b.n	8001398 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	2200      	movs	r2, #0
 800134a:	2180      	movs	r1, #128	; 0x80
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f000 f840 	bl	80013d2 <UART_WaitOnFlagUntilTimeout>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e036      	b.n	80013ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10b      	bne.n	800137a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001370:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	3302      	adds	r3, #2
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	e007      	b.n	800138a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	781a      	ldrb	r2, [r3, #0]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	3301      	adds	r3, #1
 8001388:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800138e:	b29b      	uxth	r3, r3
 8001390:	3b01      	subs	r3, #1
 8001392:	b29a      	uxth	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800139c:	b29b      	uxth	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1cf      	bne.n	8001342 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2200      	movs	r2, #0
 80013aa:	2140      	movs	r1, #64	; 0x40
 80013ac:	68f8      	ldr	r0, [r7, #12]
 80013ae:	f000 f810 	bl	80013d2 <UART_WaitOnFlagUntilTimeout>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e006      	b.n	80013ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2220      	movs	r2, #32
 80013c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80013c4:	2300      	movs	r3, #0
 80013c6:	e000      	b.n	80013ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80013c8:	2302      	movs	r3, #2
  }
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3720      	adds	r7, #32
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b084      	sub	sp, #16
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	60f8      	str	r0, [r7, #12]
 80013da:	60b9      	str	r1, [r7, #8]
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4613      	mov	r3, r2
 80013e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80013e2:	e02c      	b.n	800143e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ea:	d028      	beq.n	800143e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d007      	beq.n	8001402 <UART_WaitOnFlagUntilTimeout+0x30>
 80013f2:	f7fe ff03 	bl	80001fc <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	69ba      	ldr	r2, [r7, #24]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d21d      	bcs.n	800143e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	68da      	ldr	r2, [r3, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001410:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	695a      	ldr	r2, [r3, #20]
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f022 0201 	bic.w	r2, r2, #1
 8001420:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2220      	movs	r2, #32
 8001426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2220      	movs	r2, #32
 800142e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e00f      	b.n	800145e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	4013      	ands	r3, r2
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	429a      	cmp	r2, r3
 800144c:	bf0c      	ite	eq
 800144e:	2301      	moveq	r3, #1
 8001450:	2300      	movne	r3, #0
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	429a      	cmp	r2, r3
 800145a:	d0c3      	beq.n	80013e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	430a      	orrs	r2, r1
 8001484:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	431a      	orrs	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	4313      	orrs	r3, r2
 8001496:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80014a2:	f023 030c 	bic.w	r3, r3, #12
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	6812      	ldr	r2, [r2, #0]
 80014aa:	68b9      	ldr	r1, [r7, #8]
 80014ac:	430b      	orrs	r3, r1
 80014ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	699a      	ldr	r2, [r3, #24]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a2c      	ldr	r2, [pc, #176]	; (800157c <UART_SetConfig+0x114>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d103      	bne.n	80014d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80014d0:	f7ff fe6e 	bl	80011b0 <HAL_RCC_GetPCLK2Freq>
 80014d4:	60f8      	str	r0, [r7, #12]
 80014d6:	e002      	b.n	80014de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80014d8:	f7ff fe56 	bl	8001188 <HAL_RCC_GetPCLK1Freq>
 80014dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	009a      	lsls	r2, r3, #2
 80014e8:	441a      	add	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f4:	4a22      	ldr	r2, [pc, #136]	; (8001580 <UART_SetConfig+0x118>)
 80014f6:	fba2 2303 	umull	r2, r3, r2, r3
 80014fa:	095b      	lsrs	r3, r3, #5
 80014fc:	0119      	lsls	r1, r3, #4
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009a      	lsls	r2, r3, #2
 8001508:	441a      	add	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	fbb2 f2f3 	udiv	r2, r2, r3
 8001514:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <UART_SetConfig+0x118>)
 8001516:	fba3 0302 	umull	r0, r3, r3, r2
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	2064      	movs	r0, #100	; 0x64
 800151e:	fb00 f303 	mul.w	r3, r0, r3
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	3332      	adds	r3, #50	; 0x32
 8001528:	4a15      	ldr	r2, [pc, #84]	; (8001580 <UART_SetConfig+0x118>)
 800152a:	fba2 2303 	umull	r2, r3, r2, r3
 800152e:	095b      	lsrs	r3, r3, #5
 8001530:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001534:	4419      	add	r1, r3
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	009a      	lsls	r2, r3, #2
 8001540:	441a      	add	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	fbb2 f2f3 	udiv	r2, r2, r3
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <UART_SetConfig+0x118>)
 800154e:	fba3 0302 	umull	r0, r3, r3, r2
 8001552:	095b      	lsrs	r3, r3, #5
 8001554:	2064      	movs	r0, #100	; 0x64
 8001556:	fb00 f303 	mul.w	r3, r0, r3
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	011b      	lsls	r3, r3, #4
 800155e:	3332      	adds	r3, #50	; 0x32
 8001560:	4a07      	ldr	r2, [pc, #28]	; (8001580 <UART_SetConfig+0x118>)
 8001562:	fba2 2303 	umull	r2, r3, r2, r3
 8001566:	095b      	lsrs	r3, r3, #5
 8001568:	f003 020f 	and.w	r2, r3, #15
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	440a      	add	r2, r1
 8001572:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001574:	bf00      	nop
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40013800 	.word	0x40013800
 8001580:	51eb851f 	.word	0x51eb851f

08001584 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <DWT_Delay_Init+0x58>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4a13      	ldr	r2, [pc, #76]	; (80015dc <DWT_Delay_Init+0x58>)
 800158e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001592:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001594:	4b11      	ldr	r3, [pc, #68]	; (80015dc <DWT_Delay_Init+0x58>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4a10      	ldr	r2, [pc, #64]	; (80015dc <DWT_Delay_Init+0x58>)
 800159a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800159e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0e      	ldr	r2, [pc, #56]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015a6:	f023 0301 	bic.w	r3, r3, #1
 80015aa:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80015be:	bf00      	nop
     __ASM volatile ("NOP");
 80015c0:	bf00      	nop
     __ASM volatile ("NOP");
 80015c2:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <DWT_Delay_Init+0x5c>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80015cc:	2300      	movs	r3, #0
 80015ce:	e000      	b.n	80015d2 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80015d0:	2301      	movs	r3, #1
  }
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	e000edf0 	.word	0xe000edf0
 80015e0:	e0001000 	.word	0xe0001000

080015e4 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <DWT_Delay_us+0x40>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80015f2:	f7ff fdbf 	bl	8001174 <HAL_RCC_GetHCLKFreq>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a0b      	ldr	r2, [pc, #44]	; (8001628 <DWT_Delay_us+0x44>)
 80015fa:	fba2 2303 	umull	r2, r3, r2, r3
 80015fe:	0c9b      	lsrs	r3, r3, #18
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	fb02 f303 	mul.w	r3, r2, r3
 8001606:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001608:	bf00      	nop
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <DWT_Delay_us+0x40>)
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1ad2      	subs	r2, r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3f8      	bcc.n	800160a <DWT_Delay_us+0x26>
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	e0001000 	.word	0xe0001000
 8001628:	431bde83 	.word	0x431bde83

0800162c <receive_data>:

uint32_t data;
uint8_t count;
		
uint32_t receive_data (void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
	uint32_t code=0;
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
	
		  /* The START Sequence begin here
	   * there will be a pulse of 9ms LOW and
	   * than 4.5 ms space (HIGH)
	   */
	  while (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5)));  // wait for the pin to go high.. 9ms LOW
 8001636:	bf00      	nop
 8001638:	2120      	movs	r1, #32
 800163a:	4827      	ldr	r0, [pc, #156]	; (80016d8 <receive_data+0xac>)
 800163c:	f7ff f874 	bl	8000728 <HAL_GPIO_ReadPin>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0f8      	beq.n	8001638 <receive_data+0xc>

	  while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5)));  // wait for the pin to go low.. 4.5ms HIGH
 8001646:	bf00      	nop
 8001648:	2120      	movs	r1, #32
 800164a:	4823      	ldr	r0, [pc, #140]	; (80016d8 <receive_data+0xac>)
 800164c:	f7ff f86c 	bl	8000728 <HAL_GPIO_ReadPin>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f8      	bne.n	8001648 <receive_data+0x1c>
	   * We are only going to check the SPACE after 562.5us pulse
	   * if the space is 562.5us, the bit indicates '0'
	   * if the space is around 1.6ms, the bit is '1'
	   */

	  for (int i=0; i<32; i++)
 8001656:	2300      	movs	r3, #0
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	e034      	b.n	80016c6 <receive_data+0x9a>
	  {
		  count=0;
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <receive_data+0xb0>)
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]

		  while (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5))); // wait for pin to go high.. this is 562.5us LOW
 8001662:	bf00      	nop
 8001664:	2120      	movs	r1, #32
 8001666:	481c      	ldr	r0, [pc, #112]	; (80016d8 <receive_data+0xac>)
 8001668:	f7ff f85e 	bl	8000728 <HAL_GPIO_ReadPin>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f8      	beq.n	8001664 <receive_data+0x38>

		  while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5)))  // count the space length while the pin is high
 8001672:	e008      	b.n	8001686 <receive_data+0x5a>
		  {
			  count++;
 8001674:	4b19      	ldr	r3, [pc, #100]	; (80016dc <receive_data+0xb0>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	b2da      	uxtb	r2, r3
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <receive_data+0xb0>)
 800167e:	701a      	strb	r2, [r3, #0]
			  DWT_Delay_us(100);
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	f7ff ffaf 	bl	80015e4 <DWT_Delay_us>
		  while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5)))  // count the space length while the pin is high
 8001686:	2120      	movs	r1, #32
 8001688:	4813      	ldr	r0, [pc, #76]	; (80016d8 <receive_data+0xac>)
 800168a:	f7ff f84d 	bl	8000728 <HAL_GPIO_ReadPin>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1ef      	bne.n	8001674 <receive_data+0x48>
		  }

		  if (count > 12) // if the space is more than 1.2 ms
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <receive_data+0xb0>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b0c      	cmp	r3, #12
 800169a:	d908      	bls.n	80016ae <receive_data+0x82>
		  {
			  code |= (1UL << (31-i));   // write 1
 800169c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	fa22 f303 	lsr.w	r3, r2, r3
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	e008      	b.n	80016c0 <receive_data+0x94>
		  }

		  else code &= ~(1UL << (31-i));  // write 0
 80016ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	fa22 f303 	lsr.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4013      	ands	r3, r2
 80016be:	607b      	str	r3, [r7, #4]
	  for (int i=0; i<32; i++)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	3301      	adds	r3, #1
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	2b1f      	cmp	r3, #31
 80016ca:	ddc7      	ble.n	800165c <receive_data+0x30>
	  }
		
		return code;
 80016cc:	687b      	ldr	r3, [r7, #4]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40010c00 	.word	0x40010c00
 80016dc:	2000012c 	.word	0x2000012c

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e6:	f7fe fd31 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ea:	f000 f845 	bl	8001778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ee:	f000 f8e1 	bl	80018b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016f2:	f000 f887 	bl	8001804 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80016f6:	f000 f8b3 	bl	8001860 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	DWT_Delay_Init ();
 80016fa:	f7ff ff43 	bl	8001584 <DWT_Delay_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  

	  while (HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5));   // wait for the pin to go low
 80016fe:	bf00      	nop
 8001700:	2120      	movs	r1, #32
 8001702:	4818      	ldr	r0, [pc, #96]	; (8001764 <main+0x84>)
 8001704:	f7ff f810 	bl	8000728 <HAL_GPIO_ReadPin>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1f8      	bne.n	8001700 <main+0x20>
		
		data = receive_data ();
 800170e:	f7ff ff8d 	bl	800162c <receive_data>
 8001712:	4603      	mov	r3, r0
 8001714:	4a14      	ldr	r2, [pc, #80]	; (8001768 <main+0x88>)
 8001716:	6013      	str	r3, [r2, #0]
		
		uint8_t uart_tx[8] = {0};// = "UART OK \r\n";
 8001718:	2300      	movs	r3, #0
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]
		sprintf(uart_tx, "%p", data);
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <main+0x88>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	f107 0308 	add.w	r3, r7, #8
 8001728:	4910      	ldr	r1, [pc, #64]	; (800176c <main+0x8c>)
 800172a:	4618      	mov	r0, r3
 800172c:	f000 fa84 	bl	8001c38 <siprintf>
		HAL_UART_Transmit(&huart1, uart_tx, sizeof(uart_tx), 100);
 8001730:	f107 0108 	add.w	r1, r7, #8
 8001734:	2364      	movs	r3, #100	; 0x64
 8001736:	2208      	movs	r2, #8
 8001738:	480d      	ldr	r0, [pc, #52]	; (8001770 <main+0x90>)
 800173a:	f7ff fdb8 	bl	80012ae <HAL_UART_Transmit>

		uint8_t uart_tx_new[] = "\r\n";
 800173e:	4a0d      	ldr	r2, [pc, #52]	; (8001774 <main+0x94>)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	4611      	mov	r1, r2
 8001746:	8019      	strh	r1, [r3, #0]
 8001748:	3302      	adds	r3, #2
 800174a:	0c12      	lsrs	r2, r2, #16
 800174c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 800174e:	1d39      	adds	r1, r7, #4
 8001750:	2364      	movs	r3, #100	; 0x64
 8001752:	2203      	movs	r2, #3
 8001754:	4806      	ldr	r0, [pc, #24]	; (8001770 <main+0x90>)
 8001756:	f7ff fdaa 	bl	80012ae <HAL_UART_Transmit>

//		convert_code (data);

		HAL_Delay (200);
 800175a:	20c8      	movs	r0, #200	; 0xc8
 800175c:	f7fe fd58 	bl	8000210 <HAL_Delay>
  {
 8001760:	e7cd      	b.n	80016fe <main+0x1e>
 8001762:	bf00      	nop
 8001764:	40010c00 	.word	0x40010c00
 8001768:	20000128 	.word	0x20000128
 800176c:	08002554 	.word	0x08002554
 8001770:	200000e4 	.word	0x200000e4
 8001774:	08002558 	.word	0x08002558

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b090      	sub	sp, #64	; 0x40
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 0318 	add.w	r3, r7, #24
 8001782:	2228      	movs	r2, #40	; 0x28
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f000 fa4e 	bl	8001c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800179a:	2301      	movs	r3, #1
 800179c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800179e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a8:	2301      	movs	r3, #1
 80017aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ac:	2302      	movs	r3, #2
 80017ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017bc:	f107 0318 	add.w	r3, r7, #24
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff f90d 	bl	80009e0 <HAL_RCC_OscConfig>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80017cc:	f000 f8b4 	bl	8001938 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d0:	230f      	movs	r3, #15
 80017d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d4:	2302      	movs	r3, #2
 80017d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	2102      	movs	r1, #2
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fb7a 	bl	8000ee4 <HAL_RCC_ClockConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80017f6:	f000 f89f 	bl	8001938 <Error_Handler>
  }
}
 80017fa:	bf00      	nop
 80017fc:	3740      	adds	r7, #64	; 0x40
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <MX_I2C1_Init+0x50>)
 800180a:	4a13      	ldr	r2, [pc, #76]	; (8001858 <MX_I2C1_Init+0x54>)
 800180c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <MX_I2C1_Init+0x50>)
 8001810:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_I2C1_Init+0x58>)
 8001812:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001814:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <MX_I2C1_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800181a:	4b0e      	ldr	r3, [pc, #56]	; (8001854 <MX_I2C1_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <MX_I2C1_Init+0x50>)
 8001822:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001826:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001828:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <MX_I2C1_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <MX_I2C1_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001834:	4b07      	ldr	r3, [pc, #28]	; (8001854 <MX_I2C1_Init+0x50>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183a:	4b06      	ldr	r3, [pc, #24]	; (8001854 <MX_I2C1_Init+0x50>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001840:	4804      	ldr	r0, [pc, #16]	; (8001854 <MX_I2C1_Init+0x50>)
 8001842:	f7fe ff89 	bl	8000758 <HAL_I2C_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800184c:	f000 f874 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000090 	.word	0x20000090
 8001858:	40005400 	.word	0x40005400
 800185c:	000186a0 	.word	0x000186a0

08001860 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	; (80018b0 <MX_USART1_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001898:	f7ff fcbc 	bl	8001214 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f849 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200000e4 	.word	0x200000e4
 80018b0:	40013800 	.word	0x40013800

080018b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	f107 0310 	add.w	r3, r7, #16
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a18      	ldr	r2, [pc, #96]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018ce:	f043 0320 	orr.w	r3, r3, #32
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0320 	and.w	r3, r3, #32
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	4a12      	ldr	r2, [pc, #72]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018e6:	f043 0304 	orr.w	r3, r3, #4
 80018ea:	6193      	str	r3, [r2, #24]
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	4a0c      	ldr	r2, [pc, #48]	; (8001930 <MX_GPIO_Init+0x7c>)
 80018fe:	f043 0308 	orr.w	r3, r3, #8
 8001902:	6193      	str	r3, [r2, #24]
 8001904:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <MX_GPIO_Init+0x7c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0308 	and.w	r3, r3, #8
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IR_Receiver_Pin */
  GPIO_InitStruct.Pin = IR_Receiver_Pin;
 8001910:	2320      	movs	r3, #32
 8001912:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IR_Receiver_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	4619      	mov	r1, r3
 8001922:	4804      	ldr	r0, [pc, #16]	; (8001934 <MX_GPIO_Init+0x80>)
 8001924:	f7fe fd7c 	bl	8000420 <HAL_GPIO_Init>

}
 8001928:	bf00      	nop
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40021000 	.word	0x40021000
 8001934:	40010c00 	.word	0x40010c00

08001938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <HAL_MspInit+0x5c>)
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <HAL_MspInit+0x5c>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6193      	str	r3, [r2, #24]
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <HAL_MspInit+0x5c>)
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <HAL_MspInit+0x5c>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	4a0e      	ldr	r2, [pc, #56]	; (80019a0 <HAL_MspInit+0x5c>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	61d3      	str	r3, [r2, #28]
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <HAL_MspInit+0x5c>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <HAL_MspInit+0x60>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <HAL_MspInit+0x60>)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40010000 	.word	0x40010000

080019a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	f107 0310 	add.w	r3, r7, #16
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <HAL_I2C_MspInit+0x70>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d123      	bne.n	8001a10 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c8:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019e0:	23c0      	movs	r3, #192	; 0xc0
 80019e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e4:	2312      	movs	r3, #18
 80019e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ec:	f107 0310 	add.w	r3, r7, #16
 80019f0:	4619      	mov	r1, r3
 80019f2:	480b      	ldr	r0, [pc, #44]	; (8001a20 <HAL_I2C_MspInit+0x78>)
 80019f4:	f7fe fd14 	bl	8000420 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019f8:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 80019fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a02:	61d3      	str	r3, [r2, #28]
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <HAL_I2C_MspInit+0x74>)
 8001a06:	69db      	ldr	r3, [r3, #28]
 8001a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a10:	bf00      	nop
 8001a12:	3720      	adds	r7, #32
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40005400 	.word	0x40005400
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40010c00 	.word	0x40010c00

08001a24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0310 	add.w	r3, r7, #16
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a1c      	ldr	r2, [pc, #112]	; (8001ab0 <HAL_UART_MspInit+0x8c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d131      	bne.n	8001aa8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	4a1a      	ldr	r2, [pc, #104]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4e:	6193      	str	r3, [r2, #24]
 8001a50:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <HAL_UART_MspInit+0x90>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 0310 	add.w	r3, r7, #16
 8001a86:	4619      	mov	r1, r3
 8001a88:	480b      	ldr	r0, [pc, #44]	; (8001ab8 <HAL_UART_MspInit+0x94>)
 8001a8a:	f7fe fcc9 	bl	8000420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <HAL_UART_MspInit+0x94>)
 8001aa4:	f7fe fcbc 	bl	8000420 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001aa8:	bf00      	nop
 8001aaa:	3720      	adds	r7, #32
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40013800 	.word	0x40013800
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40010800 	.word	0x40010800

08001abc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <HardFault_Handler+0x4>

08001ace <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad2:	e7fe      	b.n	8001ad2 <MemManage_Handler+0x4>

08001ad4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad8:	e7fe      	b.n	8001ad8 <BusFault_Handler+0x4>

08001ada <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ade:	e7fe      	b.n	8001ade <UsageFault_Handler+0x4>

08001ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b08:	f7fe fb66 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b18:	4a14      	ldr	r2, [pc, #80]	; (8001b6c <_sbrk+0x5c>)
 8001b1a:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <_sbrk+0x60>)
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b24:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <_sbrk+0x64>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d102      	bne.n	8001b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b2c:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <_sbrk+0x64>)
 8001b2e:	4a12      	ldr	r2, [pc, #72]	; (8001b78 <_sbrk+0x68>)
 8001b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b32:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <_sbrk+0x64>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d207      	bcs.n	8001b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b40:	f000 f848 	bl	8001bd4 <__errno>
 8001b44:	4603      	mov	r3, r0
 8001b46:	220c      	movs	r2, #12
 8001b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	e009      	b.n	8001b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b56:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <_sbrk+0x64>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	4a05      	ldr	r2, [pc, #20]	; (8001b74 <_sbrk+0x64>)
 8001b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b62:	68fb      	ldr	r3, [r7, #12]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20005000 	.word	0x20005000
 8001b70:	00000400 	.word	0x00000400
 8001b74:	20000130 	.word	0x20000130
 8001b78:	20000148 	.word	0x20000148

08001b7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr

08001b88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b8a:	490d      	ldr	r1, [pc, #52]	; (8001bc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	; (8001bc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b90:	e002      	b.n	8001b98 <LoopCopyDataInit>

08001b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b96:	3304      	adds	r3, #4

08001b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b9c:	d3f9      	bcc.n	8001b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba0:	4c0a      	ldr	r4, [pc, #40]	; (8001bcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ba4:	e001      	b.n	8001baa <LoopFillZerobss>

08001ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba8:	3204      	adds	r2, #4

08001baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bac:	d3fb      	bcc.n	8001ba6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bae:	f7ff ffe5 	bl	8001b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bb2:	f000 f815 	bl	8001be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bb6:	f7ff fd93 	bl	80016e0 <main>
  bx lr
 8001bba:	4770      	bx	lr
  ldr r0, =_sdata
 8001bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001bc4:	080025b0 	.word	0x080025b0
  ldr r2, =_sbss
 8001bc8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001bcc:	20000144 	.word	0x20000144

08001bd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC1_2_IRQHandler>
	...

08001bd4 <__errno>:
 8001bd4:	4b01      	ldr	r3, [pc, #4]	; (8001bdc <__errno+0x8>)
 8001bd6:	6818      	ldr	r0, [r3, #0]
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	2000000c 	.word	0x2000000c

08001be0 <__libc_init_array>:
 8001be0:	b570      	push	{r4, r5, r6, lr}
 8001be2:	2600      	movs	r6, #0
 8001be4:	4d0c      	ldr	r5, [pc, #48]	; (8001c18 <__libc_init_array+0x38>)
 8001be6:	4c0d      	ldr	r4, [pc, #52]	; (8001c1c <__libc_init_array+0x3c>)
 8001be8:	1b64      	subs	r4, r4, r5
 8001bea:	10a4      	asrs	r4, r4, #2
 8001bec:	42a6      	cmp	r6, r4
 8001bee:	d109      	bne.n	8001c04 <__libc_init_array+0x24>
 8001bf0:	f000 fc9c 	bl	800252c <_init>
 8001bf4:	2600      	movs	r6, #0
 8001bf6:	4d0a      	ldr	r5, [pc, #40]	; (8001c20 <__libc_init_array+0x40>)
 8001bf8:	4c0a      	ldr	r4, [pc, #40]	; (8001c24 <__libc_init_array+0x44>)
 8001bfa:	1b64      	subs	r4, r4, r5
 8001bfc:	10a4      	asrs	r4, r4, #2
 8001bfe:	42a6      	cmp	r6, r4
 8001c00:	d105      	bne.n	8001c0e <__libc_init_array+0x2e>
 8001c02:	bd70      	pop	{r4, r5, r6, pc}
 8001c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c08:	4798      	blx	r3
 8001c0a:	3601      	adds	r6, #1
 8001c0c:	e7ee      	b.n	8001bec <__libc_init_array+0xc>
 8001c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c12:	4798      	blx	r3
 8001c14:	3601      	adds	r6, #1
 8001c16:	e7f2      	b.n	8001bfe <__libc_init_array+0x1e>
 8001c18:	080025a8 	.word	0x080025a8
 8001c1c:	080025a8 	.word	0x080025a8
 8001c20:	080025a8 	.word	0x080025a8
 8001c24:	080025ac 	.word	0x080025ac

08001c28 <memset>:
 8001c28:	4603      	mov	r3, r0
 8001c2a:	4402      	add	r2, r0
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d100      	bne.n	8001c32 <memset+0xa>
 8001c30:	4770      	bx	lr
 8001c32:	f803 1b01 	strb.w	r1, [r3], #1
 8001c36:	e7f9      	b.n	8001c2c <memset+0x4>

08001c38 <siprintf>:
 8001c38:	b40e      	push	{r1, r2, r3}
 8001c3a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001c3e:	b500      	push	{lr}
 8001c40:	b09c      	sub	sp, #112	; 0x70
 8001c42:	ab1d      	add	r3, sp, #116	; 0x74
 8001c44:	9002      	str	r0, [sp, #8]
 8001c46:	9006      	str	r0, [sp, #24]
 8001c48:	9107      	str	r1, [sp, #28]
 8001c4a:	9104      	str	r1, [sp, #16]
 8001c4c:	4808      	ldr	r0, [pc, #32]	; (8001c70 <siprintf+0x38>)
 8001c4e:	4909      	ldr	r1, [pc, #36]	; (8001c74 <siprintf+0x3c>)
 8001c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c54:	9105      	str	r1, [sp, #20]
 8001c56:	6800      	ldr	r0, [r0, #0]
 8001c58:	a902      	add	r1, sp, #8
 8001c5a:	9301      	str	r3, [sp, #4]
 8001c5c:	f000 f868 	bl	8001d30 <_svfiprintf_r>
 8001c60:	2200      	movs	r2, #0
 8001c62:	9b02      	ldr	r3, [sp, #8]
 8001c64:	701a      	strb	r2, [r3, #0]
 8001c66:	b01c      	add	sp, #112	; 0x70
 8001c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c6c:	b003      	add	sp, #12
 8001c6e:	4770      	bx	lr
 8001c70:	2000000c 	.word	0x2000000c
 8001c74:	ffff0208 	.word	0xffff0208

08001c78 <__ssputs_r>:
 8001c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c7c:	688e      	ldr	r6, [r1, #8]
 8001c7e:	4682      	mov	sl, r0
 8001c80:	429e      	cmp	r6, r3
 8001c82:	460c      	mov	r4, r1
 8001c84:	4690      	mov	r8, r2
 8001c86:	461f      	mov	r7, r3
 8001c88:	d838      	bhi.n	8001cfc <__ssputs_r+0x84>
 8001c8a:	898a      	ldrh	r2, [r1, #12]
 8001c8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c90:	d032      	beq.n	8001cf8 <__ssputs_r+0x80>
 8001c92:	6825      	ldr	r5, [r4, #0]
 8001c94:	6909      	ldr	r1, [r1, #16]
 8001c96:	3301      	adds	r3, #1
 8001c98:	eba5 0901 	sub.w	r9, r5, r1
 8001c9c:	6965      	ldr	r5, [r4, #20]
 8001c9e:	444b      	add	r3, r9
 8001ca0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ca4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ca8:	106d      	asrs	r5, r5, #1
 8001caa:	429d      	cmp	r5, r3
 8001cac:	bf38      	it	cc
 8001cae:	461d      	movcc	r5, r3
 8001cb0:	0553      	lsls	r3, r2, #21
 8001cb2:	d531      	bpl.n	8001d18 <__ssputs_r+0xa0>
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f000 fb6f 	bl	8002398 <_malloc_r>
 8001cba:	4606      	mov	r6, r0
 8001cbc:	b950      	cbnz	r0, 8001cd4 <__ssputs_r+0x5c>
 8001cbe:	230c      	movs	r3, #12
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f8ca 3000 	str.w	r3, [sl]
 8001cc8:	89a3      	ldrh	r3, [r4, #12]
 8001cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cce:	81a3      	strh	r3, [r4, #12]
 8001cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cd4:	464a      	mov	r2, r9
 8001cd6:	6921      	ldr	r1, [r4, #16]
 8001cd8:	f000 face 	bl	8002278 <memcpy>
 8001cdc:	89a3      	ldrh	r3, [r4, #12]
 8001cde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce6:	81a3      	strh	r3, [r4, #12]
 8001ce8:	6126      	str	r6, [r4, #16]
 8001cea:	444e      	add	r6, r9
 8001cec:	6026      	str	r6, [r4, #0]
 8001cee:	463e      	mov	r6, r7
 8001cf0:	6165      	str	r5, [r4, #20]
 8001cf2:	eba5 0509 	sub.w	r5, r5, r9
 8001cf6:	60a5      	str	r5, [r4, #8]
 8001cf8:	42be      	cmp	r6, r7
 8001cfa:	d900      	bls.n	8001cfe <__ssputs_r+0x86>
 8001cfc:	463e      	mov	r6, r7
 8001cfe:	4632      	mov	r2, r6
 8001d00:	4641      	mov	r1, r8
 8001d02:	6820      	ldr	r0, [r4, #0]
 8001d04:	f000 fac6 	bl	8002294 <memmove>
 8001d08:	68a3      	ldr	r3, [r4, #8]
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	1b9b      	subs	r3, r3, r6
 8001d0e:	60a3      	str	r3, [r4, #8]
 8001d10:	6823      	ldr	r3, [r4, #0]
 8001d12:	4433      	add	r3, r6
 8001d14:	6023      	str	r3, [r4, #0]
 8001d16:	e7db      	b.n	8001cd0 <__ssputs_r+0x58>
 8001d18:	462a      	mov	r2, r5
 8001d1a:	f000 fbb1 	bl	8002480 <_realloc_r>
 8001d1e:	4606      	mov	r6, r0
 8001d20:	2800      	cmp	r0, #0
 8001d22:	d1e1      	bne.n	8001ce8 <__ssputs_r+0x70>
 8001d24:	4650      	mov	r0, sl
 8001d26:	6921      	ldr	r1, [r4, #16]
 8001d28:	f000 face 	bl	80022c8 <_free_r>
 8001d2c:	e7c7      	b.n	8001cbe <__ssputs_r+0x46>
	...

08001d30 <_svfiprintf_r>:
 8001d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d34:	4698      	mov	r8, r3
 8001d36:	898b      	ldrh	r3, [r1, #12]
 8001d38:	4607      	mov	r7, r0
 8001d3a:	061b      	lsls	r3, r3, #24
 8001d3c:	460d      	mov	r5, r1
 8001d3e:	4614      	mov	r4, r2
 8001d40:	b09d      	sub	sp, #116	; 0x74
 8001d42:	d50e      	bpl.n	8001d62 <_svfiprintf_r+0x32>
 8001d44:	690b      	ldr	r3, [r1, #16]
 8001d46:	b963      	cbnz	r3, 8001d62 <_svfiprintf_r+0x32>
 8001d48:	2140      	movs	r1, #64	; 0x40
 8001d4a:	f000 fb25 	bl	8002398 <_malloc_r>
 8001d4e:	6028      	str	r0, [r5, #0]
 8001d50:	6128      	str	r0, [r5, #16]
 8001d52:	b920      	cbnz	r0, 8001d5e <_svfiprintf_r+0x2e>
 8001d54:	230c      	movs	r3, #12
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	f04f 30ff 	mov.w	r0, #4294967295
 8001d5c:	e0d1      	b.n	8001f02 <_svfiprintf_r+0x1d2>
 8001d5e:	2340      	movs	r3, #64	; 0x40
 8001d60:	616b      	str	r3, [r5, #20]
 8001d62:	2300      	movs	r3, #0
 8001d64:	9309      	str	r3, [sp, #36]	; 0x24
 8001d66:	2320      	movs	r3, #32
 8001d68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d6c:	2330      	movs	r3, #48	; 0x30
 8001d6e:	f04f 0901 	mov.w	r9, #1
 8001d72:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d76:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001f1c <_svfiprintf_r+0x1ec>
 8001d7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d7e:	4623      	mov	r3, r4
 8001d80:	469a      	mov	sl, r3
 8001d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d86:	b10a      	cbz	r2, 8001d8c <_svfiprintf_r+0x5c>
 8001d88:	2a25      	cmp	r2, #37	; 0x25
 8001d8a:	d1f9      	bne.n	8001d80 <_svfiprintf_r+0x50>
 8001d8c:	ebba 0b04 	subs.w	fp, sl, r4
 8001d90:	d00b      	beq.n	8001daa <_svfiprintf_r+0x7a>
 8001d92:	465b      	mov	r3, fp
 8001d94:	4622      	mov	r2, r4
 8001d96:	4629      	mov	r1, r5
 8001d98:	4638      	mov	r0, r7
 8001d9a:	f7ff ff6d 	bl	8001c78 <__ssputs_r>
 8001d9e:	3001      	adds	r0, #1
 8001da0:	f000 80aa 	beq.w	8001ef8 <_svfiprintf_r+0x1c8>
 8001da4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001da6:	445a      	add	r2, fp
 8001da8:	9209      	str	r2, [sp, #36]	; 0x24
 8001daa:	f89a 3000 	ldrb.w	r3, [sl]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 80a2 	beq.w	8001ef8 <_svfiprintf_r+0x1c8>
 8001db4:	2300      	movs	r3, #0
 8001db6:	f04f 32ff 	mov.w	r2, #4294967295
 8001dba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001dbe:	f10a 0a01 	add.w	sl, sl, #1
 8001dc2:	9304      	str	r3, [sp, #16]
 8001dc4:	9307      	str	r3, [sp, #28]
 8001dc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001dca:	931a      	str	r3, [sp, #104]	; 0x68
 8001dcc:	4654      	mov	r4, sl
 8001dce:	2205      	movs	r2, #5
 8001dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dd4:	4851      	ldr	r0, [pc, #324]	; (8001f1c <_svfiprintf_r+0x1ec>)
 8001dd6:	f000 fa41 	bl	800225c <memchr>
 8001dda:	9a04      	ldr	r2, [sp, #16]
 8001ddc:	b9d8      	cbnz	r0, 8001e16 <_svfiprintf_r+0xe6>
 8001dde:	06d0      	lsls	r0, r2, #27
 8001de0:	bf44      	itt	mi
 8001de2:	2320      	movmi	r3, #32
 8001de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001de8:	0711      	lsls	r1, r2, #28
 8001dea:	bf44      	itt	mi
 8001dec:	232b      	movmi	r3, #43	; 0x2b
 8001dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001df2:	f89a 3000 	ldrb.w	r3, [sl]
 8001df6:	2b2a      	cmp	r3, #42	; 0x2a
 8001df8:	d015      	beq.n	8001e26 <_svfiprintf_r+0xf6>
 8001dfa:	4654      	mov	r4, sl
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f04f 0c0a 	mov.w	ip, #10
 8001e02:	9a07      	ldr	r2, [sp, #28]
 8001e04:	4621      	mov	r1, r4
 8001e06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001e0a:	3b30      	subs	r3, #48	; 0x30
 8001e0c:	2b09      	cmp	r3, #9
 8001e0e:	d94e      	bls.n	8001eae <_svfiprintf_r+0x17e>
 8001e10:	b1b0      	cbz	r0, 8001e40 <_svfiprintf_r+0x110>
 8001e12:	9207      	str	r2, [sp, #28]
 8001e14:	e014      	b.n	8001e40 <_svfiprintf_r+0x110>
 8001e16:	eba0 0308 	sub.w	r3, r0, r8
 8001e1a:	fa09 f303 	lsl.w	r3, r9, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	46a2      	mov	sl, r4
 8001e22:	9304      	str	r3, [sp, #16]
 8001e24:	e7d2      	b.n	8001dcc <_svfiprintf_r+0x9c>
 8001e26:	9b03      	ldr	r3, [sp, #12]
 8001e28:	1d19      	adds	r1, r3, #4
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	9103      	str	r1, [sp, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bfbb      	ittet	lt
 8001e32:	425b      	neglt	r3, r3
 8001e34:	f042 0202 	orrlt.w	r2, r2, #2
 8001e38:	9307      	strge	r3, [sp, #28]
 8001e3a:	9307      	strlt	r3, [sp, #28]
 8001e3c:	bfb8      	it	lt
 8001e3e:	9204      	strlt	r2, [sp, #16]
 8001e40:	7823      	ldrb	r3, [r4, #0]
 8001e42:	2b2e      	cmp	r3, #46	; 0x2e
 8001e44:	d10c      	bne.n	8001e60 <_svfiprintf_r+0x130>
 8001e46:	7863      	ldrb	r3, [r4, #1]
 8001e48:	2b2a      	cmp	r3, #42	; 0x2a
 8001e4a:	d135      	bne.n	8001eb8 <_svfiprintf_r+0x188>
 8001e4c:	9b03      	ldr	r3, [sp, #12]
 8001e4e:	3402      	adds	r4, #2
 8001e50:	1d1a      	adds	r2, r3, #4
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	9203      	str	r2, [sp, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	bfb8      	it	lt
 8001e5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e5e:	9305      	str	r3, [sp, #20]
 8001e60:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001f20 <_svfiprintf_r+0x1f0>
 8001e64:	2203      	movs	r2, #3
 8001e66:	4650      	mov	r0, sl
 8001e68:	7821      	ldrb	r1, [r4, #0]
 8001e6a:	f000 f9f7 	bl	800225c <memchr>
 8001e6e:	b140      	cbz	r0, 8001e82 <_svfiprintf_r+0x152>
 8001e70:	2340      	movs	r3, #64	; 0x40
 8001e72:	eba0 000a 	sub.w	r0, r0, sl
 8001e76:	fa03 f000 	lsl.w	r0, r3, r0
 8001e7a:	9b04      	ldr	r3, [sp, #16]
 8001e7c:	3401      	adds	r4, #1
 8001e7e:	4303      	orrs	r3, r0
 8001e80:	9304      	str	r3, [sp, #16]
 8001e82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e86:	2206      	movs	r2, #6
 8001e88:	4826      	ldr	r0, [pc, #152]	; (8001f24 <_svfiprintf_r+0x1f4>)
 8001e8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e8e:	f000 f9e5 	bl	800225c <memchr>
 8001e92:	2800      	cmp	r0, #0
 8001e94:	d038      	beq.n	8001f08 <_svfiprintf_r+0x1d8>
 8001e96:	4b24      	ldr	r3, [pc, #144]	; (8001f28 <_svfiprintf_r+0x1f8>)
 8001e98:	bb1b      	cbnz	r3, 8001ee2 <_svfiprintf_r+0x1b2>
 8001e9a:	9b03      	ldr	r3, [sp, #12]
 8001e9c:	3307      	adds	r3, #7
 8001e9e:	f023 0307 	bic.w	r3, r3, #7
 8001ea2:	3308      	adds	r3, #8
 8001ea4:	9303      	str	r3, [sp, #12]
 8001ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ea8:	4433      	add	r3, r6
 8001eaa:	9309      	str	r3, [sp, #36]	; 0x24
 8001eac:	e767      	b.n	8001d7e <_svfiprintf_r+0x4e>
 8001eae:	460c      	mov	r4, r1
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8001eb6:	e7a5      	b.n	8001e04 <_svfiprintf_r+0xd4>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f04f 0c0a 	mov.w	ip, #10
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	3401      	adds	r4, #1
 8001ec2:	9305      	str	r3, [sp, #20]
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001eca:	3a30      	subs	r2, #48	; 0x30
 8001ecc:	2a09      	cmp	r2, #9
 8001ece:	d903      	bls.n	8001ed8 <_svfiprintf_r+0x1a8>
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0c5      	beq.n	8001e60 <_svfiprintf_r+0x130>
 8001ed4:	9105      	str	r1, [sp, #20]
 8001ed6:	e7c3      	b.n	8001e60 <_svfiprintf_r+0x130>
 8001ed8:	4604      	mov	r4, r0
 8001eda:	2301      	movs	r3, #1
 8001edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8001ee0:	e7f0      	b.n	8001ec4 <_svfiprintf_r+0x194>
 8001ee2:	ab03      	add	r3, sp, #12
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	462a      	mov	r2, r5
 8001ee8:	4638      	mov	r0, r7
 8001eea:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <_svfiprintf_r+0x1fc>)
 8001eec:	a904      	add	r1, sp, #16
 8001eee:	f3af 8000 	nop.w
 8001ef2:	1c42      	adds	r2, r0, #1
 8001ef4:	4606      	mov	r6, r0
 8001ef6:	d1d6      	bne.n	8001ea6 <_svfiprintf_r+0x176>
 8001ef8:	89ab      	ldrh	r3, [r5, #12]
 8001efa:	065b      	lsls	r3, r3, #25
 8001efc:	f53f af2c 	bmi.w	8001d58 <_svfiprintf_r+0x28>
 8001f00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001f02:	b01d      	add	sp, #116	; 0x74
 8001f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f08:	ab03      	add	r3, sp, #12
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	462a      	mov	r2, r5
 8001f0e:	4638      	mov	r0, r7
 8001f10:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <_svfiprintf_r+0x1fc>)
 8001f12:	a904      	add	r1, sp, #16
 8001f14:	f000 f87c 	bl	8002010 <_printf_i>
 8001f18:	e7eb      	b.n	8001ef2 <_svfiprintf_r+0x1c2>
 8001f1a:	bf00      	nop
 8001f1c:	08002574 	.word	0x08002574
 8001f20:	0800257a 	.word	0x0800257a
 8001f24:	0800257e 	.word	0x0800257e
 8001f28:	00000000 	.word	0x00000000
 8001f2c:	08001c79 	.word	0x08001c79

08001f30 <_printf_common>:
 8001f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f34:	4616      	mov	r6, r2
 8001f36:	4699      	mov	r9, r3
 8001f38:	688a      	ldr	r2, [r1, #8]
 8001f3a:	690b      	ldr	r3, [r1, #16]
 8001f3c:	4607      	mov	r7, r0
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	bfb8      	it	lt
 8001f42:	4613      	movlt	r3, r2
 8001f44:	6033      	str	r3, [r6, #0]
 8001f46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f4a:	460c      	mov	r4, r1
 8001f4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f50:	b10a      	cbz	r2, 8001f56 <_printf_common+0x26>
 8001f52:	3301      	adds	r3, #1
 8001f54:	6033      	str	r3, [r6, #0]
 8001f56:	6823      	ldr	r3, [r4, #0]
 8001f58:	0699      	lsls	r1, r3, #26
 8001f5a:	bf42      	ittt	mi
 8001f5c:	6833      	ldrmi	r3, [r6, #0]
 8001f5e:	3302      	addmi	r3, #2
 8001f60:	6033      	strmi	r3, [r6, #0]
 8001f62:	6825      	ldr	r5, [r4, #0]
 8001f64:	f015 0506 	ands.w	r5, r5, #6
 8001f68:	d106      	bne.n	8001f78 <_printf_common+0x48>
 8001f6a:	f104 0a19 	add.w	sl, r4, #25
 8001f6e:	68e3      	ldr	r3, [r4, #12]
 8001f70:	6832      	ldr	r2, [r6, #0]
 8001f72:	1a9b      	subs	r3, r3, r2
 8001f74:	42ab      	cmp	r3, r5
 8001f76:	dc28      	bgt.n	8001fca <_printf_common+0x9a>
 8001f78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001f7c:	1e13      	subs	r3, r2, #0
 8001f7e:	6822      	ldr	r2, [r4, #0]
 8001f80:	bf18      	it	ne
 8001f82:	2301      	movne	r3, #1
 8001f84:	0692      	lsls	r2, r2, #26
 8001f86:	d42d      	bmi.n	8001fe4 <_printf_common+0xb4>
 8001f88:	4649      	mov	r1, r9
 8001f8a:	4638      	mov	r0, r7
 8001f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f90:	47c0      	blx	r8
 8001f92:	3001      	adds	r0, #1
 8001f94:	d020      	beq.n	8001fd8 <_printf_common+0xa8>
 8001f96:	6823      	ldr	r3, [r4, #0]
 8001f98:	68e5      	ldr	r5, [r4, #12]
 8001f9a:	f003 0306 	and.w	r3, r3, #6
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	bf18      	it	ne
 8001fa2:	2500      	movne	r5, #0
 8001fa4:	6832      	ldr	r2, [r6, #0]
 8001fa6:	f04f 0600 	mov.w	r6, #0
 8001faa:	68a3      	ldr	r3, [r4, #8]
 8001fac:	bf08      	it	eq
 8001fae:	1aad      	subeq	r5, r5, r2
 8001fb0:	6922      	ldr	r2, [r4, #16]
 8001fb2:	bf08      	it	eq
 8001fb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	bfc4      	itt	gt
 8001fbc:	1a9b      	subgt	r3, r3, r2
 8001fbe:	18ed      	addgt	r5, r5, r3
 8001fc0:	341a      	adds	r4, #26
 8001fc2:	42b5      	cmp	r5, r6
 8001fc4:	d11a      	bne.n	8001ffc <_printf_common+0xcc>
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	e008      	b.n	8001fdc <_printf_common+0xac>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	4652      	mov	r2, sl
 8001fce:	4649      	mov	r1, r9
 8001fd0:	4638      	mov	r0, r7
 8001fd2:	47c0      	blx	r8
 8001fd4:	3001      	adds	r0, #1
 8001fd6:	d103      	bne.n	8001fe0 <_printf_common+0xb0>
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fe0:	3501      	adds	r5, #1
 8001fe2:	e7c4      	b.n	8001f6e <_printf_common+0x3e>
 8001fe4:	2030      	movs	r0, #48	; 0x30
 8001fe6:	18e1      	adds	r1, r4, r3
 8001fe8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001fec:	1c5a      	adds	r2, r3, #1
 8001fee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001ff2:	4422      	add	r2, r4
 8001ff4:	3302      	adds	r3, #2
 8001ff6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ffa:	e7c5      	b.n	8001f88 <_printf_common+0x58>
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	4622      	mov	r2, r4
 8002000:	4649      	mov	r1, r9
 8002002:	4638      	mov	r0, r7
 8002004:	47c0      	blx	r8
 8002006:	3001      	adds	r0, #1
 8002008:	d0e6      	beq.n	8001fd8 <_printf_common+0xa8>
 800200a:	3601      	adds	r6, #1
 800200c:	e7d9      	b.n	8001fc2 <_printf_common+0x92>
	...

08002010 <_printf_i>:
 8002010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002014:	7e0f      	ldrb	r7, [r1, #24]
 8002016:	4691      	mov	r9, r2
 8002018:	2f78      	cmp	r7, #120	; 0x78
 800201a:	4680      	mov	r8, r0
 800201c:	460c      	mov	r4, r1
 800201e:	469a      	mov	sl, r3
 8002020:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002022:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002026:	d807      	bhi.n	8002038 <_printf_i+0x28>
 8002028:	2f62      	cmp	r7, #98	; 0x62
 800202a:	d80a      	bhi.n	8002042 <_printf_i+0x32>
 800202c:	2f00      	cmp	r7, #0
 800202e:	f000 80d9 	beq.w	80021e4 <_printf_i+0x1d4>
 8002032:	2f58      	cmp	r7, #88	; 0x58
 8002034:	f000 80a4 	beq.w	8002180 <_printf_i+0x170>
 8002038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800203c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002040:	e03a      	b.n	80020b8 <_printf_i+0xa8>
 8002042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002046:	2b15      	cmp	r3, #21
 8002048:	d8f6      	bhi.n	8002038 <_printf_i+0x28>
 800204a:	a101      	add	r1, pc, #4	; (adr r1, 8002050 <_printf_i+0x40>)
 800204c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002050:	080020a9 	.word	0x080020a9
 8002054:	080020bd 	.word	0x080020bd
 8002058:	08002039 	.word	0x08002039
 800205c:	08002039 	.word	0x08002039
 8002060:	08002039 	.word	0x08002039
 8002064:	08002039 	.word	0x08002039
 8002068:	080020bd 	.word	0x080020bd
 800206c:	08002039 	.word	0x08002039
 8002070:	08002039 	.word	0x08002039
 8002074:	08002039 	.word	0x08002039
 8002078:	08002039 	.word	0x08002039
 800207c:	080021cb 	.word	0x080021cb
 8002080:	080020ed 	.word	0x080020ed
 8002084:	080021ad 	.word	0x080021ad
 8002088:	08002039 	.word	0x08002039
 800208c:	08002039 	.word	0x08002039
 8002090:	080021ed 	.word	0x080021ed
 8002094:	08002039 	.word	0x08002039
 8002098:	080020ed 	.word	0x080020ed
 800209c:	08002039 	.word	0x08002039
 80020a0:	08002039 	.word	0x08002039
 80020a4:	080021b5 	.word	0x080021b5
 80020a8:	682b      	ldr	r3, [r5, #0]
 80020aa:	1d1a      	adds	r2, r3, #4
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	602a      	str	r2, [r5, #0]
 80020b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80020b8:	2301      	movs	r3, #1
 80020ba:	e0a4      	b.n	8002206 <_printf_i+0x1f6>
 80020bc:	6820      	ldr	r0, [r4, #0]
 80020be:	6829      	ldr	r1, [r5, #0]
 80020c0:	0606      	lsls	r6, r0, #24
 80020c2:	f101 0304 	add.w	r3, r1, #4
 80020c6:	d50a      	bpl.n	80020de <_printf_i+0xce>
 80020c8:	680e      	ldr	r6, [r1, #0]
 80020ca:	602b      	str	r3, [r5, #0]
 80020cc:	2e00      	cmp	r6, #0
 80020ce:	da03      	bge.n	80020d8 <_printf_i+0xc8>
 80020d0:	232d      	movs	r3, #45	; 0x2d
 80020d2:	4276      	negs	r6, r6
 80020d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020d8:	230a      	movs	r3, #10
 80020da:	485e      	ldr	r0, [pc, #376]	; (8002254 <_printf_i+0x244>)
 80020dc:	e019      	b.n	8002112 <_printf_i+0x102>
 80020de:	680e      	ldr	r6, [r1, #0]
 80020e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80020e4:	602b      	str	r3, [r5, #0]
 80020e6:	bf18      	it	ne
 80020e8:	b236      	sxthne	r6, r6
 80020ea:	e7ef      	b.n	80020cc <_printf_i+0xbc>
 80020ec:	682b      	ldr	r3, [r5, #0]
 80020ee:	6820      	ldr	r0, [r4, #0]
 80020f0:	1d19      	adds	r1, r3, #4
 80020f2:	6029      	str	r1, [r5, #0]
 80020f4:	0601      	lsls	r1, r0, #24
 80020f6:	d501      	bpl.n	80020fc <_printf_i+0xec>
 80020f8:	681e      	ldr	r6, [r3, #0]
 80020fa:	e002      	b.n	8002102 <_printf_i+0xf2>
 80020fc:	0646      	lsls	r6, r0, #25
 80020fe:	d5fb      	bpl.n	80020f8 <_printf_i+0xe8>
 8002100:	881e      	ldrh	r6, [r3, #0]
 8002102:	2f6f      	cmp	r7, #111	; 0x6f
 8002104:	bf0c      	ite	eq
 8002106:	2308      	moveq	r3, #8
 8002108:	230a      	movne	r3, #10
 800210a:	4852      	ldr	r0, [pc, #328]	; (8002254 <_printf_i+0x244>)
 800210c:	2100      	movs	r1, #0
 800210e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002112:	6865      	ldr	r5, [r4, #4]
 8002114:	2d00      	cmp	r5, #0
 8002116:	bfa8      	it	ge
 8002118:	6821      	ldrge	r1, [r4, #0]
 800211a:	60a5      	str	r5, [r4, #8]
 800211c:	bfa4      	itt	ge
 800211e:	f021 0104 	bicge.w	r1, r1, #4
 8002122:	6021      	strge	r1, [r4, #0]
 8002124:	b90e      	cbnz	r6, 800212a <_printf_i+0x11a>
 8002126:	2d00      	cmp	r5, #0
 8002128:	d04d      	beq.n	80021c6 <_printf_i+0x1b6>
 800212a:	4615      	mov	r5, r2
 800212c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002130:	fb03 6711 	mls	r7, r3, r1, r6
 8002134:	5dc7      	ldrb	r7, [r0, r7]
 8002136:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800213a:	4637      	mov	r7, r6
 800213c:	42bb      	cmp	r3, r7
 800213e:	460e      	mov	r6, r1
 8002140:	d9f4      	bls.n	800212c <_printf_i+0x11c>
 8002142:	2b08      	cmp	r3, #8
 8002144:	d10b      	bne.n	800215e <_printf_i+0x14e>
 8002146:	6823      	ldr	r3, [r4, #0]
 8002148:	07de      	lsls	r6, r3, #31
 800214a:	d508      	bpl.n	800215e <_printf_i+0x14e>
 800214c:	6923      	ldr	r3, [r4, #16]
 800214e:	6861      	ldr	r1, [r4, #4]
 8002150:	4299      	cmp	r1, r3
 8002152:	bfde      	ittt	le
 8002154:	2330      	movle	r3, #48	; 0x30
 8002156:	f805 3c01 	strble.w	r3, [r5, #-1]
 800215a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800215e:	1b52      	subs	r2, r2, r5
 8002160:	6122      	str	r2, [r4, #16]
 8002162:	464b      	mov	r3, r9
 8002164:	4621      	mov	r1, r4
 8002166:	4640      	mov	r0, r8
 8002168:	f8cd a000 	str.w	sl, [sp]
 800216c:	aa03      	add	r2, sp, #12
 800216e:	f7ff fedf 	bl	8001f30 <_printf_common>
 8002172:	3001      	adds	r0, #1
 8002174:	d14c      	bne.n	8002210 <_printf_i+0x200>
 8002176:	f04f 30ff 	mov.w	r0, #4294967295
 800217a:	b004      	add	sp, #16
 800217c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002180:	4834      	ldr	r0, [pc, #208]	; (8002254 <_printf_i+0x244>)
 8002182:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002186:	6829      	ldr	r1, [r5, #0]
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	f851 6b04 	ldr.w	r6, [r1], #4
 800218e:	6029      	str	r1, [r5, #0]
 8002190:	061d      	lsls	r5, r3, #24
 8002192:	d514      	bpl.n	80021be <_printf_i+0x1ae>
 8002194:	07df      	lsls	r7, r3, #31
 8002196:	bf44      	itt	mi
 8002198:	f043 0320 	orrmi.w	r3, r3, #32
 800219c:	6023      	strmi	r3, [r4, #0]
 800219e:	b91e      	cbnz	r6, 80021a8 <_printf_i+0x198>
 80021a0:	6823      	ldr	r3, [r4, #0]
 80021a2:	f023 0320 	bic.w	r3, r3, #32
 80021a6:	6023      	str	r3, [r4, #0]
 80021a8:	2310      	movs	r3, #16
 80021aa:	e7af      	b.n	800210c <_printf_i+0xfc>
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6023      	str	r3, [r4, #0]
 80021b4:	2378      	movs	r3, #120	; 0x78
 80021b6:	4828      	ldr	r0, [pc, #160]	; (8002258 <_printf_i+0x248>)
 80021b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80021bc:	e7e3      	b.n	8002186 <_printf_i+0x176>
 80021be:	0659      	lsls	r1, r3, #25
 80021c0:	bf48      	it	mi
 80021c2:	b2b6      	uxthmi	r6, r6
 80021c4:	e7e6      	b.n	8002194 <_printf_i+0x184>
 80021c6:	4615      	mov	r5, r2
 80021c8:	e7bb      	b.n	8002142 <_printf_i+0x132>
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	6826      	ldr	r6, [r4, #0]
 80021ce:	1d18      	adds	r0, r3, #4
 80021d0:	6961      	ldr	r1, [r4, #20]
 80021d2:	6028      	str	r0, [r5, #0]
 80021d4:	0635      	lsls	r5, r6, #24
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	d501      	bpl.n	80021de <_printf_i+0x1ce>
 80021da:	6019      	str	r1, [r3, #0]
 80021dc:	e002      	b.n	80021e4 <_printf_i+0x1d4>
 80021de:	0670      	lsls	r0, r6, #25
 80021e0:	d5fb      	bpl.n	80021da <_printf_i+0x1ca>
 80021e2:	8019      	strh	r1, [r3, #0]
 80021e4:	2300      	movs	r3, #0
 80021e6:	4615      	mov	r5, r2
 80021e8:	6123      	str	r3, [r4, #16]
 80021ea:	e7ba      	b.n	8002162 <_printf_i+0x152>
 80021ec:	682b      	ldr	r3, [r5, #0]
 80021ee:	2100      	movs	r1, #0
 80021f0:	1d1a      	adds	r2, r3, #4
 80021f2:	602a      	str	r2, [r5, #0]
 80021f4:	681d      	ldr	r5, [r3, #0]
 80021f6:	6862      	ldr	r2, [r4, #4]
 80021f8:	4628      	mov	r0, r5
 80021fa:	f000 f82f 	bl	800225c <memchr>
 80021fe:	b108      	cbz	r0, 8002204 <_printf_i+0x1f4>
 8002200:	1b40      	subs	r0, r0, r5
 8002202:	6060      	str	r0, [r4, #4]
 8002204:	6863      	ldr	r3, [r4, #4]
 8002206:	6123      	str	r3, [r4, #16]
 8002208:	2300      	movs	r3, #0
 800220a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800220e:	e7a8      	b.n	8002162 <_printf_i+0x152>
 8002210:	462a      	mov	r2, r5
 8002212:	4649      	mov	r1, r9
 8002214:	4640      	mov	r0, r8
 8002216:	6923      	ldr	r3, [r4, #16]
 8002218:	47d0      	blx	sl
 800221a:	3001      	adds	r0, #1
 800221c:	d0ab      	beq.n	8002176 <_printf_i+0x166>
 800221e:	6823      	ldr	r3, [r4, #0]
 8002220:	079b      	lsls	r3, r3, #30
 8002222:	d413      	bmi.n	800224c <_printf_i+0x23c>
 8002224:	68e0      	ldr	r0, [r4, #12]
 8002226:	9b03      	ldr	r3, [sp, #12]
 8002228:	4298      	cmp	r0, r3
 800222a:	bfb8      	it	lt
 800222c:	4618      	movlt	r0, r3
 800222e:	e7a4      	b.n	800217a <_printf_i+0x16a>
 8002230:	2301      	movs	r3, #1
 8002232:	4632      	mov	r2, r6
 8002234:	4649      	mov	r1, r9
 8002236:	4640      	mov	r0, r8
 8002238:	47d0      	blx	sl
 800223a:	3001      	adds	r0, #1
 800223c:	d09b      	beq.n	8002176 <_printf_i+0x166>
 800223e:	3501      	adds	r5, #1
 8002240:	68e3      	ldr	r3, [r4, #12]
 8002242:	9903      	ldr	r1, [sp, #12]
 8002244:	1a5b      	subs	r3, r3, r1
 8002246:	42ab      	cmp	r3, r5
 8002248:	dcf2      	bgt.n	8002230 <_printf_i+0x220>
 800224a:	e7eb      	b.n	8002224 <_printf_i+0x214>
 800224c:	2500      	movs	r5, #0
 800224e:	f104 0619 	add.w	r6, r4, #25
 8002252:	e7f5      	b.n	8002240 <_printf_i+0x230>
 8002254:	08002585 	.word	0x08002585
 8002258:	08002596 	.word	0x08002596

0800225c <memchr>:
 800225c:	4603      	mov	r3, r0
 800225e:	b510      	push	{r4, lr}
 8002260:	b2c9      	uxtb	r1, r1
 8002262:	4402      	add	r2, r0
 8002264:	4293      	cmp	r3, r2
 8002266:	4618      	mov	r0, r3
 8002268:	d101      	bne.n	800226e <memchr+0x12>
 800226a:	2000      	movs	r0, #0
 800226c:	e003      	b.n	8002276 <memchr+0x1a>
 800226e:	7804      	ldrb	r4, [r0, #0]
 8002270:	3301      	adds	r3, #1
 8002272:	428c      	cmp	r4, r1
 8002274:	d1f6      	bne.n	8002264 <memchr+0x8>
 8002276:	bd10      	pop	{r4, pc}

08002278 <memcpy>:
 8002278:	440a      	add	r2, r1
 800227a:	4291      	cmp	r1, r2
 800227c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002280:	d100      	bne.n	8002284 <memcpy+0xc>
 8002282:	4770      	bx	lr
 8002284:	b510      	push	{r4, lr}
 8002286:	f811 4b01 	ldrb.w	r4, [r1], #1
 800228a:	4291      	cmp	r1, r2
 800228c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002290:	d1f9      	bne.n	8002286 <memcpy+0xe>
 8002292:	bd10      	pop	{r4, pc}

08002294 <memmove>:
 8002294:	4288      	cmp	r0, r1
 8002296:	b510      	push	{r4, lr}
 8002298:	eb01 0402 	add.w	r4, r1, r2
 800229c:	d902      	bls.n	80022a4 <memmove+0x10>
 800229e:	4284      	cmp	r4, r0
 80022a0:	4623      	mov	r3, r4
 80022a2:	d807      	bhi.n	80022b4 <memmove+0x20>
 80022a4:	1e43      	subs	r3, r0, #1
 80022a6:	42a1      	cmp	r1, r4
 80022a8:	d008      	beq.n	80022bc <memmove+0x28>
 80022aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80022ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80022b2:	e7f8      	b.n	80022a6 <memmove+0x12>
 80022b4:	4601      	mov	r1, r0
 80022b6:	4402      	add	r2, r0
 80022b8:	428a      	cmp	r2, r1
 80022ba:	d100      	bne.n	80022be <memmove+0x2a>
 80022bc:	bd10      	pop	{r4, pc}
 80022be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80022c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80022c6:	e7f7      	b.n	80022b8 <memmove+0x24>

080022c8 <_free_r>:
 80022c8:	b538      	push	{r3, r4, r5, lr}
 80022ca:	4605      	mov	r5, r0
 80022cc:	2900      	cmp	r1, #0
 80022ce:	d040      	beq.n	8002352 <_free_r+0x8a>
 80022d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022d4:	1f0c      	subs	r4, r1, #4
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	bfb8      	it	lt
 80022da:	18e4      	addlt	r4, r4, r3
 80022dc:	f000 f910 	bl	8002500 <__malloc_lock>
 80022e0:	4a1c      	ldr	r2, [pc, #112]	; (8002354 <_free_r+0x8c>)
 80022e2:	6813      	ldr	r3, [r2, #0]
 80022e4:	b933      	cbnz	r3, 80022f4 <_free_r+0x2c>
 80022e6:	6063      	str	r3, [r4, #4]
 80022e8:	6014      	str	r4, [r2, #0]
 80022ea:	4628      	mov	r0, r5
 80022ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022f0:	f000 b90c 	b.w	800250c <__malloc_unlock>
 80022f4:	42a3      	cmp	r3, r4
 80022f6:	d908      	bls.n	800230a <_free_r+0x42>
 80022f8:	6820      	ldr	r0, [r4, #0]
 80022fa:	1821      	adds	r1, r4, r0
 80022fc:	428b      	cmp	r3, r1
 80022fe:	bf01      	itttt	eq
 8002300:	6819      	ldreq	r1, [r3, #0]
 8002302:	685b      	ldreq	r3, [r3, #4]
 8002304:	1809      	addeq	r1, r1, r0
 8002306:	6021      	streq	r1, [r4, #0]
 8002308:	e7ed      	b.n	80022e6 <_free_r+0x1e>
 800230a:	461a      	mov	r2, r3
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	b10b      	cbz	r3, 8002314 <_free_r+0x4c>
 8002310:	42a3      	cmp	r3, r4
 8002312:	d9fa      	bls.n	800230a <_free_r+0x42>
 8002314:	6811      	ldr	r1, [r2, #0]
 8002316:	1850      	adds	r0, r2, r1
 8002318:	42a0      	cmp	r0, r4
 800231a:	d10b      	bne.n	8002334 <_free_r+0x6c>
 800231c:	6820      	ldr	r0, [r4, #0]
 800231e:	4401      	add	r1, r0
 8002320:	1850      	adds	r0, r2, r1
 8002322:	4283      	cmp	r3, r0
 8002324:	6011      	str	r1, [r2, #0]
 8002326:	d1e0      	bne.n	80022ea <_free_r+0x22>
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4401      	add	r1, r0
 800232e:	6011      	str	r1, [r2, #0]
 8002330:	6053      	str	r3, [r2, #4]
 8002332:	e7da      	b.n	80022ea <_free_r+0x22>
 8002334:	d902      	bls.n	800233c <_free_r+0x74>
 8002336:	230c      	movs	r3, #12
 8002338:	602b      	str	r3, [r5, #0]
 800233a:	e7d6      	b.n	80022ea <_free_r+0x22>
 800233c:	6820      	ldr	r0, [r4, #0]
 800233e:	1821      	adds	r1, r4, r0
 8002340:	428b      	cmp	r3, r1
 8002342:	bf01      	itttt	eq
 8002344:	6819      	ldreq	r1, [r3, #0]
 8002346:	685b      	ldreq	r3, [r3, #4]
 8002348:	1809      	addeq	r1, r1, r0
 800234a:	6021      	streq	r1, [r4, #0]
 800234c:	6063      	str	r3, [r4, #4]
 800234e:	6054      	str	r4, [r2, #4]
 8002350:	e7cb      	b.n	80022ea <_free_r+0x22>
 8002352:	bd38      	pop	{r3, r4, r5, pc}
 8002354:	20000134 	.word	0x20000134

08002358 <sbrk_aligned>:
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4e0e      	ldr	r6, [pc, #56]	; (8002394 <sbrk_aligned+0x3c>)
 800235c:	460c      	mov	r4, r1
 800235e:	6831      	ldr	r1, [r6, #0]
 8002360:	4605      	mov	r5, r0
 8002362:	b911      	cbnz	r1, 800236a <sbrk_aligned+0x12>
 8002364:	f000 f8bc 	bl	80024e0 <_sbrk_r>
 8002368:	6030      	str	r0, [r6, #0]
 800236a:	4621      	mov	r1, r4
 800236c:	4628      	mov	r0, r5
 800236e:	f000 f8b7 	bl	80024e0 <_sbrk_r>
 8002372:	1c43      	adds	r3, r0, #1
 8002374:	d00a      	beq.n	800238c <sbrk_aligned+0x34>
 8002376:	1cc4      	adds	r4, r0, #3
 8002378:	f024 0403 	bic.w	r4, r4, #3
 800237c:	42a0      	cmp	r0, r4
 800237e:	d007      	beq.n	8002390 <sbrk_aligned+0x38>
 8002380:	1a21      	subs	r1, r4, r0
 8002382:	4628      	mov	r0, r5
 8002384:	f000 f8ac 	bl	80024e0 <_sbrk_r>
 8002388:	3001      	adds	r0, #1
 800238a:	d101      	bne.n	8002390 <sbrk_aligned+0x38>
 800238c:	f04f 34ff 	mov.w	r4, #4294967295
 8002390:	4620      	mov	r0, r4
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	20000138 	.word	0x20000138

08002398 <_malloc_r>:
 8002398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800239c:	1ccd      	adds	r5, r1, #3
 800239e:	f025 0503 	bic.w	r5, r5, #3
 80023a2:	3508      	adds	r5, #8
 80023a4:	2d0c      	cmp	r5, #12
 80023a6:	bf38      	it	cc
 80023a8:	250c      	movcc	r5, #12
 80023aa:	2d00      	cmp	r5, #0
 80023ac:	4607      	mov	r7, r0
 80023ae:	db01      	blt.n	80023b4 <_malloc_r+0x1c>
 80023b0:	42a9      	cmp	r1, r5
 80023b2:	d905      	bls.n	80023c0 <_malloc_r+0x28>
 80023b4:	230c      	movs	r3, #12
 80023b6:	2600      	movs	r6, #0
 80023b8:	603b      	str	r3, [r7, #0]
 80023ba:	4630      	mov	r0, r6
 80023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023c0:	4e2e      	ldr	r6, [pc, #184]	; (800247c <_malloc_r+0xe4>)
 80023c2:	f000 f89d 	bl	8002500 <__malloc_lock>
 80023c6:	6833      	ldr	r3, [r6, #0]
 80023c8:	461c      	mov	r4, r3
 80023ca:	bb34      	cbnz	r4, 800241a <_malloc_r+0x82>
 80023cc:	4629      	mov	r1, r5
 80023ce:	4638      	mov	r0, r7
 80023d0:	f7ff ffc2 	bl	8002358 <sbrk_aligned>
 80023d4:	1c43      	adds	r3, r0, #1
 80023d6:	4604      	mov	r4, r0
 80023d8:	d14d      	bne.n	8002476 <_malloc_r+0xde>
 80023da:	6834      	ldr	r4, [r6, #0]
 80023dc:	4626      	mov	r6, r4
 80023de:	2e00      	cmp	r6, #0
 80023e0:	d140      	bne.n	8002464 <_malloc_r+0xcc>
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	4631      	mov	r1, r6
 80023e6:	4638      	mov	r0, r7
 80023e8:	eb04 0803 	add.w	r8, r4, r3
 80023ec:	f000 f878 	bl	80024e0 <_sbrk_r>
 80023f0:	4580      	cmp	r8, r0
 80023f2:	d13a      	bne.n	800246a <_malloc_r+0xd2>
 80023f4:	6821      	ldr	r1, [r4, #0]
 80023f6:	3503      	adds	r5, #3
 80023f8:	1a6d      	subs	r5, r5, r1
 80023fa:	f025 0503 	bic.w	r5, r5, #3
 80023fe:	3508      	adds	r5, #8
 8002400:	2d0c      	cmp	r5, #12
 8002402:	bf38      	it	cc
 8002404:	250c      	movcc	r5, #12
 8002406:	4638      	mov	r0, r7
 8002408:	4629      	mov	r1, r5
 800240a:	f7ff ffa5 	bl	8002358 <sbrk_aligned>
 800240e:	3001      	adds	r0, #1
 8002410:	d02b      	beq.n	800246a <_malloc_r+0xd2>
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	442b      	add	r3, r5
 8002416:	6023      	str	r3, [r4, #0]
 8002418:	e00e      	b.n	8002438 <_malloc_r+0xa0>
 800241a:	6822      	ldr	r2, [r4, #0]
 800241c:	1b52      	subs	r2, r2, r5
 800241e:	d41e      	bmi.n	800245e <_malloc_r+0xc6>
 8002420:	2a0b      	cmp	r2, #11
 8002422:	d916      	bls.n	8002452 <_malloc_r+0xba>
 8002424:	1961      	adds	r1, r4, r5
 8002426:	42a3      	cmp	r3, r4
 8002428:	6025      	str	r5, [r4, #0]
 800242a:	bf18      	it	ne
 800242c:	6059      	strne	r1, [r3, #4]
 800242e:	6863      	ldr	r3, [r4, #4]
 8002430:	bf08      	it	eq
 8002432:	6031      	streq	r1, [r6, #0]
 8002434:	5162      	str	r2, [r4, r5]
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	4638      	mov	r0, r7
 800243a:	f104 060b 	add.w	r6, r4, #11
 800243e:	f000 f865 	bl	800250c <__malloc_unlock>
 8002442:	f026 0607 	bic.w	r6, r6, #7
 8002446:	1d23      	adds	r3, r4, #4
 8002448:	1af2      	subs	r2, r6, r3
 800244a:	d0b6      	beq.n	80023ba <_malloc_r+0x22>
 800244c:	1b9b      	subs	r3, r3, r6
 800244e:	50a3      	str	r3, [r4, r2]
 8002450:	e7b3      	b.n	80023ba <_malloc_r+0x22>
 8002452:	6862      	ldr	r2, [r4, #4]
 8002454:	42a3      	cmp	r3, r4
 8002456:	bf0c      	ite	eq
 8002458:	6032      	streq	r2, [r6, #0]
 800245a:	605a      	strne	r2, [r3, #4]
 800245c:	e7ec      	b.n	8002438 <_malloc_r+0xa0>
 800245e:	4623      	mov	r3, r4
 8002460:	6864      	ldr	r4, [r4, #4]
 8002462:	e7b2      	b.n	80023ca <_malloc_r+0x32>
 8002464:	4634      	mov	r4, r6
 8002466:	6876      	ldr	r6, [r6, #4]
 8002468:	e7b9      	b.n	80023de <_malloc_r+0x46>
 800246a:	230c      	movs	r3, #12
 800246c:	4638      	mov	r0, r7
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	f000 f84c 	bl	800250c <__malloc_unlock>
 8002474:	e7a1      	b.n	80023ba <_malloc_r+0x22>
 8002476:	6025      	str	r5, [r4, #0]
 8002478:	e7de      	b.n	8002438 <_malloc_r+0xa0>
 800247a:	bf00      	nop
 800247c:	20000134 	.word	0x20000134

08002480 <_realloc_r>:
 8002480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002484:	4680      	mov	r8, r0
 8002486:	4614      	mov	r4, r2
 8002488:	460e      	mov	r6, r1
 800248a:	b921      	cbnz	r1, 8002496 <_realloc_r+0x16>
 800248c:	4611      	mov	r1, r2
 800248e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002492:	f7ff bf81 	b.w	8002398 <_malloc_r>
 8002496:	b92a      	cbnz	r2, 80024a4 <_realloc_r+0x24>
 8002498:	f7ff ff16 	bl	80022c8 <_free_r>
 800249c:	4625      	mov	r5, r4
 800249e:	4628      	mov	r0, r5
 80024a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024a4:	f000 f838 	bl	8002518 <_malloc_usable_size_r>
 80024a8:	4284      	cmp	r4, r0
 80024aa:	4607      	mov	r7, r0
 80024ac:	d802      	bhi.n	80024b4 <_realloc_r+0x34>
 80024ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80024b2:	d812      	bhi.n	80024da <_realloc_r+0x5a>
 80024b4:	4621      	mov	r1, r4
 80024b6:	4640      	mov	r0, r8
 80024b8:	f7ff ff6e 	bl	8002398 <_malloc_r>
 80024bc:	4605      	mov	r5, r0
 80024be:	2800      	cmp	r0, #0
 80024c0:	d0ed      	beq.n	800249e <_realloc_r+0x1e>
 80024c2:	42bc      	cmp	r4, r7
 80024c4:	4622      	mov	r2, r4
 80024c6:	4631      	mov	r1, r6
 80024c8:	bf28      	it	cs
 80024ca:	463a      	movcs	r2, r7
 80024cc:	f7ff fed4 	bl	8002278 <memcpy>
 80024d0:	4631      	mov	r1, r6
 80024d2:	4640      	mov	r0, r8
 80024d4:	f7ff fef8 	bl	80022c8 <_free_r>
 80024d8:	e7e1      	b.n	800249e <_realloc_r+0x1e>
 80024da:	4635      	mov	r5, r6
 80024dc:	e7df      	b.n	800249e <_realloc_r+0x1e>
	...

080024e0 <_sbrk_r>:
 80024e0:	b538      	push	{r3, r4, r5, lr}
 80024e2:	2300      	movs	r3, #0
 80024e4:	4d05      	ldr	r5, [pc, #20]	; (80024fc <_sbrk_r+0x1c>)
 80024e6:	4604      	mov	r4, r0
 80024e8:	4608      	mov	r0, r1
 80024ea:	602b      	str	r3, [r5, #0]
 80024ec:	f7ff fb10 	bl	8001b10 <_sbrk>
 80024f0:	1c43      	adds	r3, r0, #1
 80024f2:	d102      	bne.n	80024fa <_sbrk_r+0x1a>
 80024f4:	682b      	ldr	r3, [r5, #0]
 80024f6:	b103      	cbz	r3, 80024fa <_sbrk_r+0x1a>
 80024f8:	6023      	str	r3, [r4, #0]
 80024fa:	bd38      	pop	{r3, r4, r5, pc}
 80024fc:	2000013c 	.word	0x2000013c

08002500 <__malloc_lock>:
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <__malloc_lock+0x8>)
 8002502:	f000 b811 	b.w	8002528 <__retarget_lock_acquire_recursive>
 8002506:	bf00      	nop
 8002508:	20000140 	.word	0x20000140

0800250c <__malloc_unlock>:
 800250c:	4801      	ldr	r0, [pc, #4]	; (8002514 <__malloc_unlock+0x8>)
 800250e:	f000 b80c 	b.w	800252a <__retarget_lock_release_recursive>
 8002512:	bf00      	nop
 8002514:	20000140 	.word	0x20000140

08002518 <_malloc_usable_size_r>:
 8002518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800251c:	1f18      	subs	r0, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	bfbc      	itt	lt
 8002522:	580b      	ldrlt	r3, [r1, r0]
 8002524:	18c0      	addlt	r0, r0, r3
 8002526:	4770      	bx	lr

08002528 <__retarget_lock_acquire_recursive>:
 8002528:	4770      	bx	lr

0800252a <__retarget_lock_release_recursive>:
 800252a:	4770      	bx	lr

0800252c <_init>:
 800252c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800252e:	bf00      	nop
 8002530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002532:	bc08      	pop	{r3}
 8002534:	469e      	mov	lr, r3
 8002536:	4770      	bx	lr

08002538 <_fini>:
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253a:	bf00      	nop
 800253c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800253e:	bc08      	pop	{r3}
 8002540:	469e      	mov	lr, r3
 8002542:	4770      	bx	lr
