replac paper identif number doubl click edit abstract paper describ memristor crossbar architectur propos high densiti cach design design write energi consumpt simpl memristor crossbar time bit densiti stt mram system time bit densiti sram architectur propos architectur analyz detail spice analysi account resist wire memristor structur addit memristor model work match specif devic character data provid accur term energi area time term memristor cach memori devic spice introduct cmos devic shrunk nanoscal regim increas power densiti cmos system stop increas singl core processor perform reason cpus base multicor architectur main factor limit perform architectur current chip memori effect handl instruct data load multicor architectur capabl process second power consumpt limit number core chip memori limit perform altern tradit sram resist random access memori rram promis solut forthcom memori wall problem convent cpus memori work base resist switch mechan dynam resist determin memori state devic three main type rram includ memristor phase chang random access memori pcram spin torqu transfer magnet random access memori stt mram physic realiz memristor initi theoriz publish memristor crossbar array propos potenti build block ultra high densiti manuscript receiv januari work support nsf career grant ccf yakopc univers dayton dayton usa email taha univers dayton dayton usa phone email subramanyam univers dayton dayton usa email memori system problem high densiti crossbar array power consumpt will increas dramat size crossbar altern current path lower effect resist array addit read error altern current path solv transistor memristor bit cell commonplac stt mram architectur will lower densiti memristor memori system singl transistor array paper present memristor base memori system capabl achiev time densiti typic stt mram array addit dramat reduc power consumpt compar high densiti transistor memristor crossbar tile smaller memristor array partial isol resist grid analysi memori design perform spice simul model memristor publish devic model util capabl reproduc memristor characterist accur wire resist isol transistor array simul provid complet crossbar analysi work describ accur devic level simul novel memristor base memori architectur energi consumpt nois margin circuit accur area analysi perform describ layout memori system crossbar simul account wire resist complet accur devic model paper organ comparison exist resist memori devic crossbar memori design iii describ design propos memori architectur discuss procedur analyz simul crossbar tile display crossbar tile analysi conclud paper resist memori technolog resist memori devic resist switch devic stt mram pcram memristor devic propos solut develop high densiti memori type resist memori devic manner properti differ hybrid crossbar architectur memristor base memori chris yakopc student member ieee tarek taha member ieee replac paper identif number doubl click edit previous suggest stt mram promis candid futur high densiti volatil resist switch memori roff ron ratio stt mram typic stt mram memori system work access transistor individu memori devic creat problem maximum areal densiti type memori system limit size access transistor fig nanoscal magnet switch element pcram promis memori technolog lowest endur term switch cycl failur general longer switch time compar memristor stt mram reason major pcram base memori system propos replac dram oppos sram pcram advantag unipolar switch diod limit unwant current path higher densiti design memristor devic select final paper fast switch time low current draw state resist addit devic larg ratio will propos design limit number unwant current path will number memristor devic test system simul power consumpt larg roff ron ratio small crossbar array design common solut elimin altern current path resist memori system place access transistor alongsid memori element fig techniqu great reduc chanc read error limit power consumpt greater control path current flow disadvantag type memori system areal densiti system limit area transistor area memori devic circuit diagram layout high densiti memori crossbar fig design nanoscal memori element pack higher densiti memori element will consum area minimum featur size fabric techniqu schemat fig illustr problem type crossbar voltag appli wire stop current flow devic lead read error larg crossbar current sens chain devic low resist state select memristor high resist state increas power consumpt crossbar current draw increas altern current path preliminari simul energi consumpt high densiti crossbar increas crossbar size fig plot energi requir write singl bit simul perform spice crossbar memristor largest system simul assum linear data extrapol larg crossbar reach level energi consumpt unrealist competit memori technolog studi perform assum wire resist memristor model devic write eras puls solut problem public present memristor devic current suppress direct reduc problem altern current path switch time devic larg chip memori applic column select line area memristor devic number row column fig memristor crossbar includ architectur schemat high densiti unconstrain crossbar display target memristor path green well altern current path red circuit layout write energi consumpt iii propos hybrid crossbar design propos hybrid crossbar architectur combin high densiti array transistor isol design transistor isol small crossbar larger array smaller memristor array will refer tile fig display portion circuit design hybrid memori system exampl memristor tile display consist memristor arrang squar top circuit display puls generat block respons send data singl row tile ground rest addit row decod row select signal design turn row tile parallel read write oper read write oper data select row tile will process column circuit design allow replac paper identif number doubl click edit unwant current path contain small crossbar bit cell densiti design row puls generat read enabl write enabl column puls generat column circuitcolumn circuit tile row decod fig circuit diagram tile crossbar memori system write oper design step process write entir row memristor select tile fig step appli voltag select row ground appli voltag column low resist state written write voltag voltag appli global column wire high resist state written write enabl transistor will result write memristor select row set second step write process voltag appli select row global column wire set step will result write rest memristor row parallel read oper perform set select row memristor voltag switch threshold activ read enabl transistor column circuit analog read voltag fig convert binari signal compar constant threshold resist data step data complet write cycl fig demonstr write oper crossbar tile hybrid crossbar analysi memristor devic model perform devic level analysi memristor crossbar memori system spice equival memristor model propos util model set match character data memristor devic publish fig devic chosen propos memori design larg roff ron ratio retain low switch time larg state resist determin current read puls simul result fig minimum maximum resist model correl close character appli puls switch devic low resist state appli puls drive model high resist state strong simul reliabl devic model develop will lead accur simul memristor time time state state fig simul display input voltag current waveform paramet valu model result spice circuit simul determin maximum nois margin energi consumpt tile larg string read write signal appli crossbar simul crossbar circuit oper vari base resist valu memristor crossbar larg number random signal appli averag result complet task signal generat matlab save text file interpret ltspice fig signal generat includ switch signal transistor select correct memristor well data signal contain replac paper identif number doubl click edit read write puls generat read write signal evalu crossbar signal generat matlab analyz output voltag generat expect result write cycl compar expect result determin read error occur matlab spice matlab fig block diagram matlab spice simul process row memristor written chosen random matlab script data written memristor random choos appli puls signifi write eras oper voltag chosen match switch characterist write oper perform read oper perform read memristor crossbar row time dimension binari answer matrix dimens crossbar row dimens crossbar column dimens simul cycl generat time random signal creation matlab answer matrix held valu expect read write oper perform compar analog read data voltag sens resistor determin maximum error free nois margin perform task analog read voltag sens resistor import matlab voltag peak read extract valu compar data answer matrix dead zone increas maximum width dead zone produc read error consid nois margin fig previous public propos method determin sens resist produc maximum nois margin method hold true case wire resist nois margin min max fig nois margin memristor crossbar determin write energi larg number write puls read afterward appli crossbar tile total energi consumpt circuit divid number write determin averag write energi bit determin read energi process seri read write appli crossbar initi random data pattern determin averag read energi bit crossbar tile energi analysi larg number simul complet determin optim sens resist write voltag maxim nois margin tabl crossbar tile consid transistor high nano wire resist write error common occurr write techniqu thought elimin write error write voltag increas presenc wire resist ensur select memristor devic fulli switch increas write voltag increas probabl voltag drop half select devic fig will greater memristor write threshold lead unwant chang store data compar tile design tabl crossbar bit densiti lower nois margin consum energi altern current path tabl comparison tile wire resist devic tile size write eras voltag write energi read energi opt sens resist max nois margin wire resist tabl compar propos memori system memori architectur valu bit densiti calcul assum technolog memristor sram option featur size stt mram bit cell tile system consum energi consum unconstrain crossbar read energi tile system read energi unconstrain crossbar propos architectur higher densiti compar sram longer write time sram larg amount leakag energi memristor base system memristor requir power retain memori state transistor crossbar tile activ read write puls sram leakag current assum oper voltag leakag energi singl bit access assum averag access bit perform second leakag will consum memori cell sram array access will lead larger total energi consumpt tabl perform comparison memori cell design memori architectur sram activ sram leakag stt mram hybrid hybrid crossbar bit densiti gbit read energi bit write energi bit read time write time replac paper identif number doubl click edit area analysi system util tile will requir transistor drive tile consist memristor averag memristor transistor system analyz tile consist memristor arrang tile consist transistor memristor averag memristor transistor design size transistor limit factor memori densiti tile system provid increas densiti system factor layout tile fig red squar repres memristor standard cmos design rule limit transistor cell size memristor layer nanoscal fabric method pack memristor higher densiti standard fabric method peak drain current singl transistor write tile tile current lower requir energi effici stt mram cell reason transistor pack densiti hybrid array higher stt mram memristor metal global column wire isol layer memrist oxid bottom memristor metal metal global row wire top memristor metal isol layer isol layer sourcedrain fig layout tile tile layer organ tile conclus hybrid memori system propos provid time memori densiti stt mram system propos system lower energi consumpt compar larg high densiti memristor crossbar detail analysi design includ wire resist accur devic model perform spice futur work includ studi memori system larger tile benefit system exist simul tile capabl produc nois margin correct model altern memristor devic larger tile system approach bit densiti transistor crossbar refer chua memristor miss circuit element ieee transact circuit theori strukov snider stewart william miss memristor natur wong raoux kim liang reifenberg rajendran asheghi goodson phase chang memori proceed ieee dec zeng khalili amiri rowland zhao krivorotov wang katin langer galatsi wang jiang resist area product spin transfer switch mgo base magnet tunnel junction memori cell appl phys lett kim chang gaba termin resist switch memristor memori logic applic proc asia south pacif design autom confer shin kim kang analysi passiv memrist devic array data depend statist model adapt sens resist rram proceed ieee june lin low power cmos logic compat embed stt mram util revers connect cell iedm guo ipek resist comput avoid power wall low leakag lut base comput isca yakopc taha subramanyam pino roger memristor devic model ieee electron devic lett oct kavehei sarawi cho eshraghian abbott analyt approach memrist nanoarchitectur ieee tran nanotechnolog march heittmann noll limit write multivalu resist passiv nanoelectron crossbar neuromorph circuit glsvlsi mishra dong sun xie vijaykrishnan das architect chip interconnect stack stt ram cach cmps proceed annual intern symposium comput architectur june san jose guo guo bai ipek resist tcam acceler data intens comput intern symposium microarchitectur micro porto alegr brazil novemb zhu rao cai peng zhou ren song liu feng phase chang memori high temperatur data retent rapid crystal speed appli physic letter strachan torrezan medeiro ribeiro william measur switch dynam energi effici tantalum oxid memristor nanotechnolog dec miao strachan yang zhang goldfarb torrezan eschbach kelley medeiro ribeiro william anatomi nanoscal conduct channel reveal mechan high perform memristor advanc materi nov eshraghian cho kavehei kang abbott kang memristor mos content address memori mcam hybrid architectur futur high perform search engin ieee tran vlsi system aug kim gaba wheeler cruz albrecht hussain srinivasa function hybrid memristor crossbar array cmos system data storag neuromorph applic nano letter dong member xie jouppi nvsim circuit level perform energi area model emerg nonvolatil memori ieee tran comput aid design integr circuit system juli malvankar varga nevin frank leang kim inou mester covalla johnson rotello tuominen lovley tunabl metal conduct microbi nanowir network natur nanotech maeda komatsu morimoto tanaka tsukamoto nii shimazaki standbi leakag embed sram low voltag resum standbi util digit current compar hkmg cmos ieee jounal solid state physic april 