{
  "Top": "memcachedPipeline",
  "RtlTop": "memcachedPipeline",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "all",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": ["config_rtl -auto_prefix=0 -encoding=onehot -reset=all -reset_async=1 -reset_level=high -verbose=0 -vivado_phys_opt=place"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.66",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "37",
    "Uncertainty": "0.8325"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.660 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "memcachedPipeline",
    "Version": "1.0",
    "DisplayName": "Memcachedpipeline",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/sources\/valueStore\/valueStore.cpp",
      "..\/..\/sources\/requestParser\/requestParser.cpp",
      "..\/..\/sources\/memcachedPipeline.cpp",
      "..\/..\/sources\/hashTable\/memWrite.cpp",
      "..\/..\/sources\/hashTable\/memRead.cpp",
      "..\/..\/sources\/hashTable\/hashTable.cpp",
      "..\/..\/sources\/hashTable\/hash.cpp",
      "..\/..\/sources\/globals.cpp",
      "..\/..\/sources\/valueStore\/flashValueStore.cpp",
      "..\/..\/sources\/hashTable\/compare.cpp",
      "..\/..\/sources\/hashTable\/cc.cpp",
      "..\/..\/sources\/responseFormatter\/binResponse.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/accessControl.vhd",
      "impl\/vhdl\/bobj.vhd",
      "impl\/vhdl\/bp_f1244.vhd",
      "impl\/vhdl\/bp_r.vhd",
      "impl\/vhdl\/concurrencyControl.vhd",
      "impl\/vhdl\/demux.vhd",
      "impl\/vhdl\/dispatch.vhd",
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w1_d9_A.vhd",
      "impl\/vhdl\/fifo_w1_d16_A.vhd",
      "impl\/vhdl\/fifo_w2_d16_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w12_d16_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w45_d16_A.vhd",
      "impl\/vhdl\/fifo_w57_d2_A.vhd",
      "impl\/vhdl\/fifo_w64_d10_A.vhd",
      "impl\/vhdl\/fifo_w64_d48_A.vhd",
      "impl\/vhdl\/fifo_w64_d96_A.vhd",
      "impl\/vhdl\/fifo_w64_d128_A.vhd",
      "impl\/vhdl\/fifo_w64_d1024_A.vhd",
      "impl\/vhdl\/fifo_w66_d96_A.vhd",
      "impl\/vhdl\/fifo_w96_d8_A.vhd",
      "impl\/vhdl\/fifo_w128_d24_A.vhd",
      "impl\/vhdl\/fifo_w128_d32_A.vhd",
      "impl\/vhdl\/fifo_w130_d2_A.vhd",
      "impl\/vhdl\/fifo_w130_d10_A.vhd",
      "impl\/vhdl\/fifo_w248_d8_A.vhd",
      "impl\/vhdl\/fifo_w248_d16_A.vhd",
      "impl\/vhdl\/fifo_w256_d16_A.vhd",
      "impl\/vhdl\/fifo_w512_d10_A.vhd",
      "impl\/vhdl\/hashKeyResizer.vhd",
      "impl\/vhdl\/ht_compare.vhd",
      "impl\/vhdl\/ht_inputLogic.vhd",
      "impl\/vhdl\/ht_outputLogic.vhd",
      "impl\/vhdl\/memcachedPipeline_en.vhd",
      "impl\/vhdl\/memcachedPipelinebkb.vhd",
      "impl\/vhdl\/memRead.vhd",
      "impl\/vhdl\/memWrite.vhd",
      "impl\/vhdl\/receive.vhd",
      "impl\/vhdl\/remux.vhd",
      "impl\/vhdl\/response_f.vhd",
      "impl\/vhdl\/response_r.vhd",
      "impl\/vhdl\/setPath.vhd",
      "impl\/vhdl\/start_for_accessChbi.vhd",
      "impl\/vhdl\/start_for_bobj_U0.vhd",
      "impl\/vhdl\/start_for_bp_r_U0.vhd",
      "impl\/vhdl\/start_for_concurreOg.vhd",
      "impl\/vhdl\/start_for_demux_U0.vhd",
      "impl\/vhdl\/start_for_dispatcjbC.vhd",
      "impl\/vhdl\/start_for_hashKeydEe.vhd",
      "impl\/vhdl\/start_for_ht_inpucud.vhd",
      "impl\/vhdl\/start_for_ht_outpg8j.vhd",
      "impl\/vhdl\/start_for_memReadfYi.vhd",
      "impl\/vhdl\/start_for_remux_U0.vhd",
      "impl\/vhdl\/start_for_responskbM.vhd",
      "impl\/vhdl\/start_for_responslbW.vhd",
      "impl\/vhdl\/start_for_setPathibs.vhd",
      "impl\/vhdl\/memcachedPipeline.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accessControl.v",
      "impl\/verilog\/bobj.v",
      "impl\/verilog\/bp_f1244.v",
      "impl\/verilog\/bp_r.v",
      "impl\/verilog\/concurrencyControl.v",
      "impl\/verilog\/demux.v",
      "impl\/verilog\/dispatch.v",
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w1_d9_A.v",
      "impl\/verilog\/fifo_w1_d16_A.v",
      "impl\/verilog\/fifo_w2_d16_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w12_d16_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w45_d16_A.v",
      "impl\/verilog\/fifo_w57_d2_A.v",
      "impl\/verilog\/fifo_w64_d10_A.v",
      "impl\/verilog\/fifo_w64_d48_A.v",
      "impl\/verilog\/fifo_w64_d96_A.v",
      "impl\/verilog\/fifo_w64_d128_A.v",
      "impl\/verilog\/fifo_w64_d1024_A.v",
      "impl\/verilog\/fifo_w66_d96_A.v",
      "impl\/verilog\/fifo_w96_d8_A.v",
      "impl\/verilog\/fifo_w128_d24_A.v",
      "impl\/verilog\/fifo_w128_d32_A.v",
      "impl\/verilog\/fifo_w130_d2_A.v",
      "impl\/verilog\/fifo_w130_d10_A.v",
      "impl\/verilog\/fifo_w248_d8_A.v",
      "impl\/verilog\/fifo_w248_d16_A.v",
      "impl\/verilog\/fifo_w256_d16_A.v",
      "impl\/verilog\/fifo_w512_d10_A.v",
      "impl\/verilog\/hashKeyResizer.v",
      "impl\/verilog\/ht_compare.v",
      "impl\/verilog\/ht_inputLogic.v",
      "impl\/verilog\/ht_outputLogic.v",
      "impl\/verilog\/memcachedPipeline_en.v",
      "impl\/verilog\/memcachedPipelinebkb.v",
      "impl\/verilog\/memRead.v",
      "impl\/verilog\/memWrite.v",
      "impl\/verilog\/receive.v",
      "impl\/verilog\/remux.v",
      "impl\/verilog\/response_f.v",
      "impl\/verilog\/response_r.v",
      "impl\/verilog\/setPath.v",
      "impl\/verilog\/start_for_accessChbi.v",
      "impl\/verilog\/start_for_bobj_U0.v",
      "impl\/verilog\/start_for_bp_r_U0.v",
      "impl\/verilog\/start_for_concurreOg.v",
      "impl\/verilog\/start_for_demux_U0.v",
      "impl\/verilog\/start_for_dispatcjbC.v",
      "impl\/verilog\/start_for_hashKeydEe.v",
      "impl\/verilog\/start_for_ht_inpucud.v",
      "impl\/verilog\/start_for_ht_outpg8j.v",
      "impl\/verilog\/start_for_memReadfYi.v",
      "impl\/verilog\/start_for_remux_U0.v",
      "impl\/verilog\/start_for_responskbM.v",
      "impl\/verilog\/start_for_responslbW.v",
      "impl\/verilog\/start_for_setPathibs.v",
      "impl\/verilog\/memcachedPipeline.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "addressAssignDramIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "addressAssignDramIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "addressAssignFlashIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "addressAssignFlashIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "addressReturnOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "addressReturnOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "inData outData dramValueStoreMemRdCmd_V dramValueStoreMemRdData_V_V dramValueStoreMemWrCmd_V dramValueStoreMemWrData_V_V hashTableMemRdData_V_V hashTableMemRdCmd_V hashTableMemWrData_V_V hashTableMemWrCmd_V addressReturnOut_V_V addressAssignDramIn_V_V addressAssignFlashIn_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dramValueStoreMemRdCmd_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dramValueStoreMemRdCmd_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "40",
          "Fields": {
            "address": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "count": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "40"}
    },
    "dramValueStoreMemRdData_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "dramValueStoreMemRdData_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "512"}
    },
    "dramValueStoreMemWrCmd_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dramValueStoreMemWrCmd_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "40",
          "Fields": {
            "address": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "count": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "40"}
    },
    "dramValueStoreMemWrData_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dramValueStoreMemWrData_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "512"}
    },
    "flushAck_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "flushDone_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "flushReq_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "hashTableMemRdCmd_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "hashTableMemRdCmd_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "40",
          "Fields": {
            "address": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "count": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "40"}
    },
    "hashTableMemRdData_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "hashTableMemRdData_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "512"}
    },
    "hashTableMemWrCmd_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "hashTableMemWrCmd_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "40",
          "Fields": {
            "address": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "count": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "40"}
    },
    "hashTableMemWrData_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "hashTableMemWrData_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "512"}
    },
    "inData": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inData",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "112"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TUSER": "112"
      }
    },
    "outData": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outData",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "112"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TUSER": "112"
      }
    }
  },
  "RtlPorts": {
    "inData_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "inData_TUSER": {
      "dir": "in",
      "width": "112"
    },
    "inData_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "inData_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inData_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inData_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "outData_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "outData_TUSER": {
      "dir": "out",
      "width": "112"
    },
    "outData_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "outData_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outData_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outData_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dramValueStoreMemRdCmd_V_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "dramValueStoreMemRdCmd_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dramValueStoreMemRdCmd_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dramValueStoreMemRdData_V_V_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "dramValueStoreMemRdData_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dramValueStoreMemRdData_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dramValueStoreMemWrCmd_V_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "dramValueStoreMemWrCmd_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dramValueStoreMemWrCmd_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dramValueStoreMemWrData_V_V_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "dramValueStoreMemWrData_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dramValueStoreMemWrData_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "hashTableMemRdData_V_V_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "hashTableMemRdData_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "hashTableMemRdData_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "hashTableMemRdCmd_V_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "hashTableMemRdCmd_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "hashTableMemRdCmd_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "hashTableMemWrData_V_V_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "hashTableMemWrData_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "hashTableMemWrData_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "hashTableMemWrCmd_V_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "hashTableMemWrCmd_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "hashTableMemWrCmd_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "addressReturnOut_V_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "addressReturnOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "addressReturnOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "addressAssignDramIn_V_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "addressAssignDramIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "addressAssignDramIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "addressAssignFlashIn_V_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "addressAssignFlashIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "addressAssignFlashIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "flushReq_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "flushAck_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "flushDone_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "inData_V_data_V": {
      "interfaceRef": "inData",
      "dir": "in"
    },
    "inData_V_user_V": {
      "interfaceRef": "inData",
      "dir": "in"
    },
    "inData_V_keep_V": {
      "interfaceRef": "inData",
      "dir": "in"
    },
    "inData_V_last_V": {
      "interfaceRef": "inData",
      "dir": "in"
    },
    "outData_V_data_V": {
      "interfaceRef": "outData",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "outData_V_user_V": {
      "interfaceRef": "outData",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "outData_V_keep_V": {
      "interfaceRef": "outData",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "outData_V_last_V": {
      "interfaceRef": "outData",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "dramValueStoreMemRdCmd_V": {
      "interfaceRef": "dramValueStoreMemRdCmd_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "dramValueStoreMemRdData_V_V": {
      "interfaceRef": "dramValueStoreMemRdData_V_V",
      "dir": "in"
    },
    "dramValueStoreMemWrCmd_V": {
      "interfaceRef": "dramValueStoreMemWrCmd_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "dramValueStoreMemWrData_V_V": {
      "interfaceRef": "dramValueStoreMemWrData_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "hashTableMemRdData_V_V": {
      "interfaceRef": "hashTableMemRdData_V_V",
      "dir": "in"
    },
    "hashTableMemRdCmd_V": {
      "interfaceRef": "hashTableMemRdCmd_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "hashTableMemWrData_V_V": {
      "interfaceRef": "hashTableMemWrData_V_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "hashTableMemWrCmd_V": {
      "interfaceRef": "hashTableMemWrCmd_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "addressReturnOut_V_V": {
      "interfaceRef": "addressReturnOut_V_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "addressAssignDramIn_V_V": {
      "interfaceRef": "addressAssignDramIn_V_V",
      "dir": "in"
    },
    "addressAssignFlashIn_V_V": {
      "interfaceRef": "addressAssignFlashIn_V_V",
      "dir": "in"
    },
    "flushReq_V": {
      "interfaceRef": "flushReq_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    },
    "flushAck_V": {
      "interfaceRef": "flushAck_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "flushDone_V": {
      "interfaceRef": "flushDone_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "memcachedPipeline",
      "Instances": [
        {
          "ModuleName": "memWrite",
          "InstanceName": "memWrite_U0"
        },
        {
          "ModuleName": "setPath",
          "InstanceName": "setPath_U0"
        },
        {
          "ModuleName": "response_r",
          "InstanceName": "response_r_U0"
        },
        {
          "ModuleName": "bp_f1244",
          "InstanceName": "bp_f1244_U0"
        },
        {
          "ModuleName": "receive",
          "InstanceName": "receive_U0"
        },
        {
          "ModuleName": "ht_inputLogic",
          "InstanceName": "ht_inputLogic_U0"
        },
        {
          "ModuleName": "bobj",
          "InstanceName": "bobj_U0"
        },
        {
          "ModuleName": "ht_outputLogic",
          "InstanceName": "ht_outputLogic_U0"
        },
        {
          "ModuleName": "remux",
          "InstanceName": "remux_U0"
        },
        {
          "ModuleName": "ht_compare",
          "InstanceName": "ht_compare_U0"
        },
        {
          "ModuleName": "bp_r",
          "InstanceName": "bp_r_U0"
        },
        {
          "ModuleName": "concurrencyControl",
          "InstanceName": "concurrencyControl_U0"
        },
        {
          "ModuleName": "accessControl",
          "InstanceName": "accessControl_U0"
        },
        {
          "ModuleName": "memRead",
          "InstanceName": "memRead_U0"
        },
        {
          "ModuleName": "demux",
          "InstanceName": "demux_U0"
        },
        {
          "ModuleName": "hashKeyResizer",
          "InstanceName": "hashKeyResizer_U0"
        },
        {
          "ModuleName": "dispatch",
          "InstanceName": "dispatch_U0"
        },
        {
          "ModuleName": "response_f",
          "InstanceName": "response_f_U0"
        },
        {
          "ModuleName": "memcachedPipeline_en",
          "InstanceName": "memcachedPipeline_en_U0"
        }
      ]
    },
    "Metrics": {
      "memcachedPipeline_en": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "2.391"
        },
        "Area": {
          "FF": "2",
          "LUT": "20",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "bp_f1244": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "9.738"
        },
        "Area": {
          "FF": "779",
          "LUT": "5335",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "bp_r": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.784"
        },
        "Area": {
          "FF": "809",
          "LUT": "806",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ht_inputLogic": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.603"
        },
        "Area": {
          "FF": "1157",
          "LUT": "6086",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hashKeyResizer": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.057"
        },
        "Area": {
          "FF": "672",
          "LUT": "345",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "bobj": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.721"
        },
        "Area": {
          "FF": "801",
          "LUT": "2644",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "concurrencyControl": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "6.402"
        },
        "Area": {
          "FF": "494",
          "LUT": "964",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "memRead": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.378"
        },
        "Area": {
          "FF": "428",
          "LUT": "1469",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ht_compare": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.672"
        },
        "Area": {
          "FF": "840",
          "LUT": "1179",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "memWrite": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.801"
        },
        "Area": {
          "FF": "9473",
          "LUT": "83515",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ht_outputLogic": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.974"
        },
        "Area": {
          "FF": "851",
          "LUT": "786",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "accessControl": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.782"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "932",
          "LUT": "841",
          "DSP48E": "0"
        }
      },
      "demux": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.175"
        },
        "Area": {
          "FF": "599",
          "LUT": "366",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "setPath": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.598"
        },
        "Area": {
          "FF": "2328",
          "LUT": "19721",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "dispatch": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "3.452"
        },
        "Area": {
          "FF": "144",
          "LUT": "146",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "receive": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.574"
        },
        "Area": {
          "FF": "1127",
          "LUT": "5731",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "remux": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "7.515"
        },
        "Area": {
          "FF": "1005",
          "LUT": "1053",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "response_f": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.782"
        },
        "Area": {
          "FF": "253",
          "LUT": "155",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "response_r": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.311"
        },
        "Area": {
          "FF": "1186",
          "LUT": "7385",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "memcachedPipeline": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "9.738"
        },
        "Area": {
          "BRAM_18K": "225",
          "FF": "28205",
          "LUT": "142267",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-11-13 22:53:40 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
