Source Block: miaow/src/verilog/rtl/lsu/lsu.v@307:317@HdlStmAssign
//   lsu_rdy, lsu_select, load_src_a, set_freez, clr_freez, wb_en,
//   load_wb, shift_wb);

   //flops_ex_mem
   wire 	 ex_ld1_st0;
   assign ex_ld1_st0 = (|ex_rd_en) ? 1'b1 : ((|ex_wr_en) ? 1'b0 : 1'bx);

   PS_flops_ex_mem_lsu flops_ex_mem(
				    .in_mem_wr_data(ex_wr_data),
				    .in_rd_en(ctrl_rd_en),
				    .in_wr_en(ctrl_wr_en),

Diff Content:
- 312    assign ex_ld1_st0 = (|ex_rd_en) ? 1'b1 : ((|ex_wr_en) ? 1'b0 : 1'bx);

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@306:316
//   wrt_en, rd_en, clk, rst, shift, increAddr, mem_ack, lsu_stall, 
//   lsu_rdy, lsu_select, load_src_a, set_freez, clr_freez, wb_en,
//   load_wb, shift_wb);

   //flops_ex_mem
   wire 	 ex_ld1_st0;
   assign ex_ld1_st0 = (|ex_rd_en) ? 1'b1 : ((|ex_wr_en) ? 1'b0 : 1'bx);

   PS_flops_ex_mem_lsu flops_ex_mem(
				    .in_mem_wr_data(ex_wr_data),
				    .in_rd_en(ctrl_rd_en),

