{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522261374081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522261374081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 20:22:53 2018 " "Processing started: Wed Mar 28 20:22:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522261374081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522261374081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522261374081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522261374499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 view-RTL " "Found design unit 1: view-RTL" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374921 ""} { "Info" "ISGN_ENTITY_NAME" "1 view " "Found entity 1: view" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_renderer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite_renderer-RTL " "Found design unit 1: sprite_renderer-RTL" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374925 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite_renderer " "Found entity 1: sprite_renderer" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374929 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374933 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374938 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "vga_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/vga_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_FrameBuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374948 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwareinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwareInvaders-RTL " "Found design unit 1: HardwareInvaders-RTL" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwareInvaders " "Found entity 1: HardwareInvaders" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_package " "Found design unit 1: HI_package" {  } { { "HI_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HI_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522261374955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522261374955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareInvaders " "Elaborating entity \"HardwareInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522261374997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_25MHz HardwareInvaders.vhd(34) " "Verilog HDL or VHDL warning at HardwareInvaders.vhd(34): object \"clock_25MHz\" assigned a value but never read" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522261374999 "|HardwareInvaders"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test HardwareInvaders.vhd(58) " "VHDL Signal Declaration warning at HardwareInvaders.vhd(58): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522261375000 "|HardwareInvaders"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_latched HardwareInvaders.vhd(82) " "VHDL Process Statement warning at HardwareInvaders.vhd(82): inferring latch(es) for signal or variable \"counter_latched\", which holds its previous value in one or more paths through the process" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522261375001 "|HardwareInvaders"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "HardwareInvaders.vhd" "pll" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261375197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375198 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522261375198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Framebuffer VGA_Framebuffer:vga " "Elaborating entity \"VGA_Framebuffer\" for hierarchy \"VGA_Framebuffer:vga\"" {  } { { "HardwareInvaders.vhd" "vga" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Timing VGA_Framebuffer:vga\|VGA_Timing:vga_timing " "Elaborating entity \"VGA_Timing\" for hierarchy \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\"" {  } { { "VGA_FrameBuffer.vhd" "vga_timing" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_FrameBuffer.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RAMDAC VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb " "Elaborating entity \"VGA_RAMDAC\" for hierarchy \"VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\"" {  } { { "VGA_FrameBuffer.vhd" "vga_fb" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/VGA_FrameBuffer.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view view:view " "Elaborating entity \"view\" for hierarchy \"view:view\"" {  } { { "HardwareInvaders.vhd" "view" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375212 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state view.vhd(72) " "VHDL Process Statement warning at view.vhd(72): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522261375214 "|HardwareInvaders|view:view"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DEBUG_STATE view.vhd(69) " "VHDL Process Statement warning at view.vhd(69): inferring latch(es) for signal or variable \"DEBUG_STATE\", which holds its previous value in one or more paths through the process" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522261375220 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[0\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[0\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375248 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[1\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[1\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375248 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[2\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[2\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[3\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[3\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[4\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[4\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[5\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[5\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[6\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[6\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[7\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[7\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[8\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[8\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[9\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[9\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[10\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[10\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[11\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[11\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[12\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[12\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[13\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[13\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[14\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[14\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375249 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[15\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[15\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[16\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[16\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[17\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[17\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[18\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[18\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[19\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[19\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[20\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[20\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[21\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[21\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[22\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[22\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[23\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[23\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[24\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[24\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[25\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[25\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[26\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[26\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[27\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[27\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375250 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[28\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[28\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375251 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[29\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[29\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375251 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[30\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[30\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375251 "|HardwareInvaders|view:view"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_STATE\[31\] view.vhd(69) " "Inferred latch for \"DEBUG_STATE\[31\]\" at view.vhd(69)" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522261375251 "|HardwareInvaders|view:view"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_renderer sprite_renderer:sprite_renderer " "Elaborating entity \"sprite_renderer\" for hierarchy \"sprite_renderer:sprite_renderer\"" {  } { { "HardwareInvaders.vhd" "sprite_renderer" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522261375318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state sprite_renderer.vhd(51) " "VHDL Process Statement warning at sprite_renderer.vhd(51): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522261375338 "|HardwareInvaders|sprite_renderer:sprite_renderer"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view:view\|DEBUG_STATE\[2\] " "Latch view:view\|DEBUG_STATE\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view:view\|state.SHOW_SPRITES " "Ports D and ENA on the latch are fed by the same signal view:view\|state.SHOW_SPRITES" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522261376600 ""}  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522261376600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view:view\|DEBUG_STATE\[3\] " "Latch view:view\|DEBUG_STATE\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view:view\|state.WAITING " "Ports D and ENA on the latch are fed by the same signal view:view\|state.WAITING" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522261376600 ""}  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522261376600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view:view\|DEBUG_STATE\[0\] " "Latch view:view\|DEBUG_STATE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view:view\|state.WAITING " "Ports D and ENA on the latch are fed by the same signal view:view\|state.WAITING" {  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522261376600 ""}  } { { "view.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/view.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522261376600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 "|HardwareInvaders|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522261376788 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sprite_renderer:sprite_renderer\|row\[0\] Low " "Register sprite_renderer:sprite_renderer\|row\[0\] will power up to Low" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sprite_renderer:sprite_renderer\|column\[0\] Low " "Register sprite_renderer:sprite_renderer\|column\[0\] will power up to Low" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sprite_renderer:sprite_renderer\|row\[31\] Low " "Register sprite_renderer:sprite_renderer\|row\[31\] will power up to Low" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sprite_renderer:sprite_renderer\|column\[31\] Low " "Register sprite_renderer:sprite_renderer\|column\[31\] will power up to Low" {  } { { "sprite_renderer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/sprite_renderer.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522261376788 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1522261376788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522261377038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522261377304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377304 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_sr/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522261377460 "|HardwareInvaders|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522261377460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "664 " "Implemented 664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522261377460 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522261377460 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522261377460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522261377460 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522261377460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522261377460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522261377522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 20:22:57 2018 " "Processing ended: Wed Mar 28 20:22:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522261377522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522261377522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522261377522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522261377522 ""}
