# Master_Slave_project
Idea: Show connection between masters circuits and slaves circuits. 

Technology: Verilog using modelsim.

To understand project read PDF attached to repository.

To run use DevelopmentTB.v to test.
