# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../04_PLL.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../04_PLL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../04_PLL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../../../AX7325_CD_20201209/demo/03_pll_test/pll_test/src/pll_test.v" \
"../../../../04_PLL.srcs/sim_1/new/vtf_pll_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
