m255
K3
13
cModel Technology
Z0 dC:\Users\Artsiom\OneDrive\Documents\Altera\FPGA_projects\Generator_attempt_5\simulation\modelsim
Ememory_on_lut_ram_1port_tb
Z1 w1461496611
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z4 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z7 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z8 dC:\Users\Artsiom\OneDrive\Documents\Altera\FPGA_projects\Generator_attempt_5\simulation\modelsim
Z9 8C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Memory_on_LUT_RAM_1Port_TB.vhd
Z10 FC:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Memory_on_LUT_RAM_1Port_TB.vhd
l0
L8
VOVP0D<gVMe8B0IZe8O8bD2
!s100 0J>HlE8fLH6HL0];NEGFl1
Z11 OV;C;10.1d;51
31
!i10b 1
Z12 !s108 1461496836.323000
Z13 !s90 -reportprogress|300|-93|-work|work|C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Memory_on_LUT_RAM_1Port_TB.vhd|
Z14 !s107 C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Memory_on_LUT_RAM_1Port_TB.vhd|
Z15 o-93 -work work -O0
Z16 tExplicit 1
Amemory_on_lut_ram_1port_tb_arch
R2
R3
R4
R5
R6
R7
DEx4 work 26 memory_on_lut_ram_1port_tb 0 22 OVP0D<gVMe8B0IZe8O8bD2
l32
L14
V6g_jLB5D;]k42TX:KYc[Q0
!s100 8ZYYCCfSeiWJ8H>K1z^ab3
R11
31
!i10b 1
R12
R13
R14
R15
R16
Esingleportram_handcrafted
Z17 w1461492545
R7
R6
R5
R8
Z18 8C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/SinglePortRAM_handcrafted.vhd
Z19 FC:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/SinglePortRAM_handcrafted.vhd
l0
L8
V^CzzL^1aU>8hjHQS=Raio1
R11
31
Z20 !s108 1461496836.206000
Z21 !s90 -reportprogress|300|-93|-work|work|C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/SinglePortRAM_handcrafted.vhd|
Z22 !s107 C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/SinglePortRAM_handcrafted.vhd|
R15
R16
!s100 SNzN^0l13TRO]FS9V;OPh2
!i10b 1
Artl
R7
R6
R5
DEx4 work 25 singleportram_handcrafted 0 22 ^CzzL^1aU>8hjHQS=Raio1
l54
L27
V?18cDaaQ@eVmWZb0oInM71
R11
31
R20
R21
R22
R15
R16
!s100 :bZQZ8EIJ0`kn^aFhGoS`1
!i10b 1
