--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.524ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (0.878 - 1.157)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y1.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        1.327   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.197ns logic, 1.327ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        0.519   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.695ns logic, 0.519ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        0.415   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.481ns logic, 0.415ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.098 - 0.925)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y1.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        1.061   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.883ns logic, 1.061ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X42Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X42Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X42Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.885ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.665 - 0.666)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y165.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y167.G2     net (fanout=5)        0.527   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y167.F3     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y167.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y169.G4     net (fanout=10)       0.366   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y170.F3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y170.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X102Y173.G4    net (fanout=5)        0.862   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y173.F4    net (fanout=4)        0.635   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X103Y173.G2    net (fanout=1)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X103Y173.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (4.692ns logic, 3.192ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.549 - 0.552)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y149.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    SLICE_X83Y147.G3     net (fanout=3)        0.830   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
    SLICE_X83Y147.COUT   Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (3.559ns logic, 4.305ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.863ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.665 - 0.666)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y165.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y167.G1     net (fanout=5)        0.477   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y167.F3     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y167.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y169.G4     net (fanout=10)       0.366   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y170.F3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y170.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X102Y173.G4    net (fanout=5)        0.862   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y173.F4    net (fanout=4)        0.635   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X103Y173.G2    net (fanout=1)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X103Y173.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.863ns (4.721ns logic, 3.142ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 6)
  Clock Path Skew:      0.064ns (0.299 - 0.235)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y152.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1
    SLICE_X83Y146.F4     net (fanout=3)        0.600   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
    SLICE_X83Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X83Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X83Y147.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (3.807ns logic, 4.075ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.549 - 0.558)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y145.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_3
    SLICE_X83Y147.F2     net (fanout=3)        0.716   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
    SLICE_X83Y147.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (3.602ns logic, 4.191ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.549 - 0.552)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y149.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X83Y147.G1     net (fanout=3)        0.734   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X83Y147.COUT   Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (3.588ns logic, 4.209ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.794ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.665 - 0.669)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y166.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X98Y167.G4     net (fanout=5)        0.408   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X98Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y167.F3     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y167.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y169.G4     net (fanout=10)       0.366   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y170.F3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y170.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X102Y173.G4    net (fanout=5)        0.862   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y173.F4    net (fanout=4)        0.635   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X103Y173.G2    net (fanout=1)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X103Y173.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.794ns (4.721ns logic, 3.073ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.337 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y200.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X105Y203.F1    net (fanout=5)        0.731   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X105Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y198.F2    net (fanout=40)       1.757   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y198.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X104Y199.SR    net (fanout=1)        0.953   ftop/gbe0/gmac/txfun_inF/N10
    SLICE_X104Y199.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (3.608ns logic, 4.104ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.377 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y200.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X105Y203.F1    net (fanout=5)        0.731   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X105Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X108Y192.G4    net (fanout=40)       1.809   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X109Y192.SR    net (fanout=1)        0.914   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X109Y192.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (3.623ns logic, 4.117ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.393 - 0.421)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y177.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X98Y171.G2     net (fanout=7)        0.957   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X98Y171.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X99Y169.G1     net (fanout=5)        0.413   ftop/gbe0/gmac/gmac/N17
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y170.F3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y170.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X102Y173.G4    net (fanout=5)        0.862   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y173.F4    net (fanout=4)        0.635   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X103Y173.G2    net (fanout=1)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X103Y173.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (4.091ns logic, 3.627ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_3 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_3
    H21.O2               net (fanout=2)        2.452   ftop/gbe0/gmac/gmac/txRS_txData<3>
    H21.OTCLK2           Tioock                0.708   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.203ns logic, 2.452ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.377 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y198.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X105Y202.G3    net (fanout=5)        0.629   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X105Y202.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X105Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X108Y192.G4    net (fanout=40)       1.809   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X109Y192.SR    net (fanout=1)        0.914   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X109Y192.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (3.695ns logic, 4.015ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.337 - 0.411)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X105Y203.F2    net (fanout=5)        0.673   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X105Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y198.F2    net (fanout=40)       1.757   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y198.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X104Y199.SR    net (fanout=1)        0.953   ftop/gbe0/gmac/txfun_inF/N10
    SLICE_X104Y199.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.608ns logic, 4.046ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.377 - 0.411)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X105Y203.F2    net (fanout=5)        0.673   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X105Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X108Y192.G4    net (fanout=40)       1.809   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X109Y192.SR    net (fanout=1)        0.914   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X109Y192.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (3.623ns logic, 4.059ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.549 - 0.532)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y146.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<0>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0
    SLICE_X83Y146.F1     net (fanout=3)        0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<0>
    SLICE_X83Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X83Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X83Y147.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X83Y148.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (3.732ns logic, 3.996ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.373 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y200.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X105Y203.F1    net (fanout=5)        0.731   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X105Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y205.G3    net (fanout=7)        0.319   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y205.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X106Y193.G1    net (fanout=40)       1.639   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X107Y193.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N4
    SLICE_X107Y193.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (3.678ns logic, 3.997ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.549 - 0.552)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y148.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11
    SLICE_X83Y148.F4     net (fanout=3)        0.784   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<11>
    SLICE_X83Y148.XB     Topxb                 1.112   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.G2     net (fanout=4)        1.493   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X95Y165.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X95Y165.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X95Y165.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.G1     net (fanout=3)        0.475   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X93Y167.CE     net (fanout=7)        1.485   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X93Y167.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (3.446ns logic, 4.259ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.644 - 0.666)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y165.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y167.G2     net (fanout=5)        0.527   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y167.F3     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y167.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y169.G4     net (fanout=10)       0.366   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y171.F2     net (fanout=11)       0.487   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y171.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X101Y171.G1    net (fanout=8)        0.400   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X101Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X102Y171.F1    net (fanout=9)        0.413   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X102Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y175.F1    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y175.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (4.599ns logic, 3.077ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y198.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X105Y202.G3    net (fanout=5)        0.629   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X105Y202.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X105Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X105Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y202.F2    net (fanout=3)        0.343   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y202.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.G4    net (fanout=7)        0.320   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y198.F2    net (fanout=40)       1.757   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y198.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X104Y199.SR    net (fanout=1)        0.953   ftop/gbe0/gmac/txfun_inF/N10
    SLICE_X104Y199.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (3.680ns logic, 4.002ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.644 - 0.666)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y165.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y167.G1     net (fanout=5)        0.477   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y167.F3     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y167.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y169.G4     net (fanout=10)       0.366   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y171.F2     net (fanout=11)       0.487   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y171.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X101Y171.G1    net (fanout=8)        0.400   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X101Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X102Y171.F1    net (fanout=9)        0.413   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X102Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y175.F1    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y175.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (4.628ns logic, 3.027ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.723 - 0.549)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y167.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X93Y169.BX     net (fanout=2)        0.343   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X93Y169.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.458ns logic, 0.343ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.017 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y92.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y90.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y90.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.347ns logic, 0.295ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.017 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y92.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y90.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y90.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.348ns logic, 0.295ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.529 - 0.386)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y67.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X111Y67.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X111Y67.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.420 - 0.312)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X104Y81.BY     net (fanout=2)        0.513   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X104Y81.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.289ns logic, 0.513ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.420 - 0.312)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X104Y81.BY     net (fanout=2)        0.513   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X104Y81.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.290ns logic, 0.513ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.425 - 0.367)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X107Y111.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X107Y111.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.413 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_29 to ftop/gbe0/gmac/txfun_inF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y203.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<29>
                                                       ftop/gbe0/gmac/txF/dDoutReg_29
    SLICE_X107Y203.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/txF_dD_OUT<29>
    SLICE_X107Y203.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<29>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y181.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X97Y182.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X97Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.030 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y187.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X111Y189.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X111Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.101 - 0.085)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y171.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X93Y170.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X93Y170.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.409 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y84.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X106Y85.G2     net (fanout=43)       0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X106Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.409 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y84.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X106Y85.G2     net (fanout=43)       0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X106Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.409 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y84.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X106Y85.G1     net (fanout=40)       0.380   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X106Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X91Y172.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X91Y172.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.409 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y84.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X106Y85.G1     net (fanout=40)       0.380   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X106Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_23 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.008 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_23 to ftop/gbe0/gmac/txfun_inF/data1_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y201.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<23>
                                                       ftop/gbe0/gmac/txF/dDoutReg_23
    SLICE_X111Y200.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<23>
    SLICE_X111Y200.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<23>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.328 - 0.263)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y181.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4
    SLICE_X97Y180.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>
    SLICE_X97Y180.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.006 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y91.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X109Y89.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X109Y89.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_13 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.037 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_13 to ftop/gbe0/gmac/txfun_inF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y203.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<13>
                                                       ftop/gbe0/gmac/txF/dDoutReg_13
    SLICE_X111Y204.BX    net (fanout=2)        0.343   ftop/gbe0/gmac/txF_dD_OUT<13>
    SLICE_X111Y204.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<13>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.458ns logic, 0.343ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X96Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X96Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X98Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X98Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X98Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X98Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X104Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X104Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.605ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (0.529 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    SLICE_X95Y138.F1     net (fanout=7)        1.588   ftop/gbe0/gmac/gmac/rxRS_rxPipe<28>
    SLICE_X95Y138.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (2.856ns logic, 3.602ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (0.529 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    SLICE_X95Y138.F1     net (fanout=7)        1.588   ftop/gbe0/gmac/gmac/rxRS_rxPipe<28>
    SLICE_X95Y138.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (2.855ns logic, 3.602ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.374 - 0.446)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y128.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X109Y128.G1    net (fanout=3)        0.472   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X109Y128.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y129.G3    net (fanout=1)        0.045   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y129.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y129.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X109Y129.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y137.G1    net (fanout=15)       1.178   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y137.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y131.CE    net (fanout=1)        0.560   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y131.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (3.558ns logic, 2.628ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (0.541 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y144.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y144.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (2.530ns logic, 3.459ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (0.541 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y145.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y145.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (2.530ns logic, 3.459ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (0.541 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y144.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y144.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (2.530ns logic, 3.459ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.374 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y121.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X109Y129.G2    net (fanout=4)        1.086   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X109Y129.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y129.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X109Y129.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y137.G1    net (fanout=15)       1.178   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y137.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y131.CE    net (fanout=1)        0.560   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y131.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (2.896ns logic, 3.197ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.540 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y143.CE     net (fanout=17)       1.965   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (2.530ns logic, 3.441ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.540 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y143.CE     net (fanout=17)       1.965   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (2.530ns logic, 3.441ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 10)
  Clock Path Skew:      -0.163ns (0.529 - 0.692)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y138.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    SLICE_X95Y137.F1     net (fanout=7)        0.889   ftop/gbe0/gmac/gmac/rxRS_rxPipe<24>
    SLICE_X95Y137.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X95Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X95Y138.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.058ns logic, 2.903ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 10)
  Clock Path Skew:      -0.163ns (0.529 - 0.692)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y138.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    SLICE_X95Y137.F1     net (fanout=7)        0.889   ftop/gbe0/gmac/gmac/rxRS_rxPipe<24>
    SLICE_X95Y137.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X95Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X95Y138.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (3.057ns logic, 2.903ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.562 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y145.CE     net (fanout=17)       1.976   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y145.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (2.530ns logic, 3.452ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.562 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.G2    net (fanout=3)        0.454   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y145.CE     net (fanout=17)       1.976   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y145.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (2.530ns logic, 3.452ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.541 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X108Y131.G4    net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y144.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y144.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (2.530ns logic, 3.423ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.541 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X108Y131.G4    net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y145.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y145.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (2.530ns logic, 3.423ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.541 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X108Y131.G4    net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y144.CE     net (fanout=17)       1.983   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y144.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (2.530ns logic, 3.423ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (0.529 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X95Y138.F4     net (fanout=8)        1.109   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X95Y138.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (2.827ns logic, 3.123ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.161ns (0.540 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X108Y131.G4    net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y143.CE     net (fanout=17)       1.965   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (2.530ns logic, 3.405ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.949ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (0.529 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X95Y138.F4     net (fanout=8)        1.109   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X95Y138.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X95Y139.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X95Y140.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X95Y141.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X95Y142.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X95Y143.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X95Y144.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.F2    net (fanout=1)        1.455   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X102Y118.BY    net (fanout=1)        0.559   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X102Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (2.826ns logic, 3.123ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.161ns (0.540 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X108Y131.G4    net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X108Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.F1    net (fanout=2)        0.650   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y128.F2    net (fanout=34)       0.372   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y128.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y143.CE     net (fanout=17)       1.965   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (2.530ns logic, 3.405ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.404 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X105Y116.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X105Y116.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.390 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y124.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X105Y123.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X105Y123.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.381 - 0.299)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y144.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X97Y143.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X97Y143.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.397 - 0.309)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y138.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X97Y139.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X97Y139.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.390 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y141.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X96Y141.BX     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X96Y141.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.498ns logic, 0.326ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.061 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y143.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X97Y142.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X97Y142.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.381 - 0.299)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y144.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X97Y143.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X97Y143.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.404 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X105Y116.BY    net (fanout=2)        0.337   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X105Y116.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.541ns logic, 0.337ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.015 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y118.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X104Y116.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X104Y116.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.390 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y124.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X105Y123.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X105Y123.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.077 - 0.060)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y141.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X96Y138.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X96Y138.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y120.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X100Y120.BX    net (fanout=1)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X100Y120.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.498ns logic, 0.333ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y119.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X110Y119.BX    net (fanout=4)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X110Y119.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.498ns logic, 0.343ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.390 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y141.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X96Y141.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X96Y141.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.556ns logic, 0.371ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y120.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X100Y120.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X100Y120.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.061 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y143.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X97Y142.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X97Y142.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.397 - 0.309)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y138.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X97Y139.BY     net (fanout=2)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X97Y139.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.599ns logic, 0.364ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y114.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y114.BY    net (fanout=6)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y114.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.539ns logic, 0.341ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.424 - 0.372)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y114.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y112.G1    net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y112.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.418ns logic, 0.523ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.424 - 0.372)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y114.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y112.G1    net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y112.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.418ns logic, 0.523ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y120.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y120.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y120.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y120.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y118.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y118.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y139.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y139.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y123.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y123.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.734ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Clock Path Skew:      -4.749ns (-1.423 - 3.326)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y52.SR      net (fanout=3)        1.028   ftop/clkN210/rstInD
    SLICE_X78Y52.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.957ns logic, 1.028ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 0)
  Clock Path Skew:      -3.324ns (-0.664 - 2.660)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y52.SR      net (fanout=3)        0.822   ftop/clkN210/rstInD
    SLICE_X78Y52.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.709ns logic, 0.822ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2661571 paths analyzed, 48852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.316ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data1_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.134ns (Levels of Logic = 8)
  Clock Path Skew:      -0.182ns (0.674 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data1_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X84Y178.F2     net (fanout=32)       1.707   ftop/edp0/edp_outF_ENQ
    SLICE_X84Y178.X      Tilo                  0.601   ftop/edp0/edp_outF/d1di
                                                       ftop/edp0/edp_outF/d1di1
    SLICE_X75Y193.CE     net (fanout=34)       2.272   ftop/edp0/edp_outF/d1di
    SLICE_X75Y193.CLK    Tceck                 0.155   ftop/edp0/edp_outF/data1_reg<10>
                                                       ftop/edp0/edp_outF/data1_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.134ns (5.369ns logic, 12.765ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data1_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.125ns (Levels of Logic = 7)
  Clock Path Skew:      -0.182ns (0.674 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data1_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X84Y178.F2     net (fanout=32)       1.707   ftop/edp0/edp_outF_ENQ
    SLICE_X84Y178.X      Tilo                  0.601   ftop/edp0/edp_outF/d1di
                                                       ftop/edp0/edp_outF/d1di1
    SLICE_X75Y193.CE     net (fanout=34)       2.272   ftop/edp0/edp_outF/d1di
    SLICE_X75Y193.CLK    Tceck                 0.155   ftop/edp0/edp_outF/data1_reg<10>
                                                       ftop/edp0/edp_outF/data1_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.125ns (4.753ns logic, 13.372ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.024ns (Levels of Logic = 10)
  Clock Path Skew:      -0.191ns (0.665 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y193.G1     net (fanout=37)       1.522   ftop/edp0/edp_outF/d0h
    SLICE_X81Y193.Y      Tilo                  0.561   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0
    SLICE_X81Y193.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0/O
    SLICE_X81Y193.CLK    Tfck                  0.602   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_11_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     18.024ns (6.392ns logic, 11.632ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.015ns (Levels of Logic = 9)
  Clock Path Skew:      -0.191ns (0.665 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y193.G1     net (fanout=37)       1.522   ftop/edp0/edp_outF/d0h
    SLICE_X81Y193.Y      Tilo                  0.561   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0
    SLICE_X81Y193.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0/O
    SLICE_X81Y193.CLK    Tfck                  0.602   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_11_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     18.015ns (5.776ns logic, 12.239ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data1_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.020ns (Levels of Logic = 8)
  Clock Path Skew:      -0.182ns (0.674 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data1_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X78Y197.F3     net (fanout=17)       0.090   ftop/edp0/N102
    SLICE_X78Y197.X      Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c101
    SLICE_X80Y196.G4     net (fanout=35)       0.397   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X84Y178.F2     net (fanout=32)       1.707   ftop/edp0/edp_outF_ENQ
    SLICE_X84Y178.X      Tilo                  0.601   ftop/edp0/edp_outF/d1di
                                                       ftop/edp0/edp_outF/d1di1
    SLICE_X75Y193.CE     net (fanout=34)       2.272   ftop/edp0/edp_outF/d1di
    SLICE_X75Y193.CLK    Tceck                 0.155   ftop/edp0/edp_outF/data1_reg<10>
                                                       ftop/edp0/edp_outF/data1_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.020ns (5.409ns logic, 12.611ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.910ns (Levels of Logic = 10)
  Clock Path Skew:      -0.191ns (0.665 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X78Y197.F3     net (fanout=17)       0.090   ftop/edp0/N102
    SLICE_X78Y197.X      Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c101
    SLICE_X80Y196.G4     net (fanout=35)       0.397   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y193.G1     net (fanout=37)       1.522   ftop/edp0/edp_outF/d0h
    SLICE_X81Y193.Y      Tilo                  0.561   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0
    SLICE_X81Y193.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0/O
    SLICE_X81Y193.CLK    Tfck                  0.602   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_11_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.910ns (6.432ns logic, 11.478ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.915ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.677 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X78Y190.G1     net (fanout=37)       1.291   ftop/edp0/edp_outF/d0h
    SLICE_X78Y190.Y      Tilo                  0.616   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0
    SLICE_X78Y190.F4     net (fanout=1)        0.035   ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0/O
    SLICE_X78Y190.CLK    Tfck                  0.656   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_12_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     17.915ns (6.501ns logic, 11.414ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.906ns (Levels of Logic = 9)
  Clock Path Skew:      -0.179ns (0.677 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X78Y190.G1     net (fanout=37)       1.291   ftop/edp0/edp_outF/d0h
    SLICE_X78Y190.Y      Tilo                  0.616   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0
    SLICE_X78Y190.F4     net (fanout=1)        0.035   ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0/O
    SLICE_X78Y190.CLK    Tfck                  0.656   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_12_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     17.906ns (5.885ns logic, 12.021ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data1_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.838ns (Levels of Logic = 7)
  Clock Path Skew:      -0.182ns (0.674 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data1_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y197.G2     net (fanout=17)       0.813   ftop/edp0/N102
    SLICE_X81Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l218c101
    SLICE_X80Y196.F1     net (fanout=35)       0.183   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l218c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X84Y178.F2     net (fanout=32)       1.707   ftop/edp0/edp_outF_ENQ
    SLICE_X84Y178.X      Tilo                  0.601   ftop/edp0/edp_outF/d1di
                                                       ftop/edp0/edp_outF/d1di1
    SLICE_X75Y193.CE     net (fanout=34)       2.272   ftop/edp0/edp_outF/d1di
    SLICE_X75Y193.CLK    Tceck                 0.155   ftop/edp0/edp_outF/data1_reg<10>
                                                       ftop/edp0/edp_outF/data1_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.838ns (4.753ns logic, 13.085ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.802ns (Levels of Logic = 10)
  Clock Path Skew:      -0.189ns (0.667 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X78Y192.G3     net (fanout=37)       1.178   ftop/edp0/edp_outF/d0h
    SLICE_X78Y192.Y      Tilo                  0.616   ftop/edp0_server_response_get<10>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<10>_SW0
    SLICE_X78Y192.F4     net (fanout=1)        0.035   ftop/edp0/edp_outF/data0_reg_or0000<10>_SW0/O
    SLICE_X78Y192.CLK    Tfck                  0.656   ftop/edp0_server_response_get<10>
                                                       ftop/edp0/edp_outF/data0_reg_10_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.802ns (6.501ns logic, 11.301ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.793ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.667 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X78Y192.G3     net (fanout=37)       1.178   ftop/edp0/edp_outF/d0h
    SLICE_X78Y192.Y      Tilo                  0.616   ftop/edp0_server_response_get<10>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<10>_SW0
    SLICE_X78Y192.F4     net (fanout=1)        0.035   ftop/edp0/edp_outF/data0_reg_or0000<10>_SW0/O
    SLICE_X78Y192.CLK    Tfck                  0.656   ftop/edp0_server_response_get<10>
                                                       ftop/edp0/edp_outF/data0_reg_10_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.793ns (5.885ns logic, 11.908ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.801ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.677 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X78Y197.F3     net (fanout=17)       0.090   ftop/edp0/N102
    SLICE_X78Y197.X      Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c101
    SLICE_X80Y196.G4     net (fanout=35)       0.397   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l215c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X78Y190.G1     net (fanout=37)       1.291   ftop/edp0/edp_outF/d0h
    SLICE_X78Y190.Y      Tilo                  0.616   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0
    SLICE_X78Y190.F4     net (fanout=1)        0.035   ftop/edp0/edp_outF/data0_reg_or0000<12>_SW0/O
    SLICE_X78Y190.CLK    Tfck                  0.656   ftop/edp0_server_response_get<12>
                                                       ftop/edp0/edp_outF/data0_reg_12_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     17.801ns (6.541ns logic, 11.260ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.748ns (Levels of Logic = 10)
  Clock Path Skew:      -0.211ns (0.645 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X89Y186.G3     net (fanout=37)       0.917   ftop/edp0/edp_outF/d0h
    SLICE_X89Y186.Y      Tilo                  0.561   ftop/edp0_server_response_get<33>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<33>_SW0
    SLICE_X89Y186.F2     net (fanout=1)        0.351   ftop/edp0/edp_outF/data0_reg_or0000<33>_SW0/O
    SLICE_X89Y186.CLK    Tfck                  0.602   ftop/edp0_server_response_get<33>
                                                       ftop/edp0/edp_outF/data0_reg_33_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.748ns (6.392ns logic, 11.356ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.739ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (0.645 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X89Y186.G3     net (fanout=37)       0.917   ftop/edp0/edp_outF/d0h
    SLICE_X89Y186.Y      Tilo                  0.561   ftop/edp0_server_response_get<33>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<33>_SW0
    SLICE_X89Y186.F2     net (fanout=1)        0.351   ftop/edp0/edp_outF/data0_reg_or0000<33>_SW0/O
    SLICE_X89Y186.CLK    Tfck                  0.602   ftop/edp0_server_response_get<33>
                                                       ftop/edp0/edp_outF/data0_reg_33_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.739ns (5.776ns logic, 11.963ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_outDataCore/hasodata (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.061ns (Levels of Logic = 6)
  Clock Path Skew:      0.139ns (0.462 - 0.323)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_outDataCore/hasodata to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y148.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterA_3_outDataCore_EMPTY_N
                                                       ftop/edp0/bram_serverAdapterA_3_outDataCore/hasodata
    SLICE_X22Y163.F1     net (fanout=39)       4.334   ftop/edp0/bram_serverAdapterA_3_outDataCore_EMPTY_N
    SLICE_X22Y163.X      Tilo                  0.601   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19_or00001
    SLICE_X18Y168.F3     net (fanout=2)        0.577   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19_or0000
    SLICE_X18Y168.X      Tif5x                 0.853   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19_3
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19_2_f5
    SLICE_X19Y171.F3     net (fanout=3)        0.519   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19
    SLICE_X19Y171.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X23Y187.G1     net (fanout=238)      1.860   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X23Y187.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X31Y191.G3     net (fanout=15)       1.453   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X31Y191.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X41Y142.G1     net (fanout=135)      3.414   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X41Y142.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N88
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<5>_SW0
    SLICE_X40Y142.SR     net (fanout=1)        1.251   ftop/edp0/edp_tlpBRAM_mRespF/N88
    SLICE_X40Y142.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<5>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     18.061ns (4.653ns logic, 13.408ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.728ns (Levels of Logic = 9)
  Clock Path Skew:      -0.191ns (0.665 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y197.G2     net (fanout=17)       0.813   ftop/edp0/N102
    SLICE_X81Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l218c101
    SLICE_X80Y196.F1     net (fanout=35)       0.183   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l218c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y193.G1     net (fanout=37)       1.522   ftop/edp0/edp_outF/d0h
    SLICE_X81Y193.Y      Tilo                  0.561   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0
    SLICE_X81Y193.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<11>_SW0/O
    SLICE_X81Y193.CLK    Tfck                  0.602   ftop/edp0_server_response_get<11>
                                                       ftop/edp0/edp_outF/data0_reg_11_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.728ns (5.776ns logic, 11.952ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 10)
  Clock Path Skew:      -0.184ns (0.672 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X79Y188.G2     net (fanout=37)       1.229   ftop/edp0/edp_outF/d0h
    SLICE_X79Y188.Y      Tilo                  0.561   ftop/edp0_server_response_get<4>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<4>_SW0
    SLICE_X79Y188.F3     net (fanout=1)        0.021   ftop/edp0/edp_outF/data0_reg_or0000<4>_SW0/O
    SLICE_X79Y188.CLK    Tfck                  0.602   ftop/edp0_server_response_get<4>
                                                       ftop/edp0/edp_outF/data0_reg_4_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (6.392ns logic, 11.338ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.721ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.672 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X79Y188.G2     net (fanout=37)       1.229   ftop/edp0/edp_outF/d0h
    SLICE_X79Y188.Y      Tilo                  0.561   ftop/edp0_server_response_get<4>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<4>_SW0
    SLICE_X79Y188.F3     net (fanout=1)        0.021   ftop/edp0/edp_outF/data0_reg_or0000<4>_SW0/O
    SLICE_X79Y188.CLK    Tfck                  0.602   ftop/edp0_server_response_get<4>
                                                       ftop/edp0/edp_outF/data0_reg_4_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     17.721ns (5.776ns logic, 11.945ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.691ns (Levels of Logic = 10)
  Clock Path Skew:      -0.209ns (0.647 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X81Y196.G3     net (fanout=17)       0.472   ftop/edp0/N102
    SLICE_X81Y196.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c101
    SLICE_X80Y196.G2     net (fanout=4)        0.169   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l216c10
    SLICE_X80Y196.Y      Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0
    SLICE_X80Y196.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028_SW0/O
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y189.G3     net (fanout=37)       1.189   ftop/edp0/edp_outF/d0h
    SLICE_X81Y189.Y      Tilo                  0.561   ftop/edp0_server_response_get<5>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<5>_SW0
    SLICE_X81Y189.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<5>_SW0/O
    SLICE_X81Y189.CLK    Tfck                  0.602   ftop/edp0_server_response_get<5>
                                                       ftop/edp0/edp_outF/data0_reg_5_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     17.691ns (6.392ns logic, 11.299ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outF/data0_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.209ns (0.647 - 0.856)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y203.XQ     Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X54Y160.F1     net (fanout=7)        3.707   ftop/edp0/edp_fabMeta<128>
    SLICE_X54Y160.X      Tilo                  0.601   ftop/edp0/N339
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent_SW0
    SLICE_X78Y197.G2     net (fanout=3)        3.209   ftop/edp0/N339
    SLICE_X78Y197.Y      Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1021
    SLICE_X79Y194.G1     net (fanout=17)       0.888   ftop/edp0/N102
    SLICE_X79Y194.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c101
    SLICE_X80Y196.F2     net (fanout=23)       0.395   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c10
    SLICE_X80Y196.X      Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c1028
    SLICE_X79Y197.G1     net (fanout=20)       1.151   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l206c10
    SLICE_X79Y197.Y      Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.F4     net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l214c10
    SLICE_X79Y197.X      Tilo                  0.562   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outF_ENQ38
    SLICE_X86Y178.G1     net (fanout=32)       1.302   ftop/edp0/edp_outF_ENQ
    SLICE_X86Y178.Y      Tilo                  0.616   ftop/edp0/edp_outF/N0
                                                       ftop/edp0/edp_outF/d0h1
    SLICE_X81Y189.G3     net (fanout=37)       1.189   ftop/edp0/edp_outF/d0h
    SLICE_X81Y189.Y      Tilo                  0.561   ftop/edp0_server_response_get<5>
                                                       ftop/edp0/edp_outF/data0_reg_or0000<5>_SW0
    SLICE_X81Y189.F4     net (fanout=1)        0.022   ftop/edp0/edp_outF/data0_reg_or0000<5>_SW0/O
    SLICE_X81Y189.CLK    Tfck                  0.602   ftop/edp0_server_response_get<5>
                                                       ftop/edp0/edp_outF/data0_reg_5_rstpot
                                                       ftop/edp0/edp_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     17.682ns (5.776ns logic, 11.906ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.567 - 0.497)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_7
    SLICE_X42Y75.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X42Y75.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.567 - 0.497)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_7
    SLICE_X42Y75.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X42Y75.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.563 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y165.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X68Y167.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X68Y167.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.563 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y165.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X68Y167.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X68Y167.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.519 - 0.450)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X58Y140.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X58Y140.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.519 - 0.450)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X58Y140.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X58Y140.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.443 - 0.372)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X62Y22.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X62Y22.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.443 - 0.372)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X62Y22.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X62Y22.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_4 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.511 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_4 to ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_4
    SLICE_X42Y60.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<4>
    SLICE_X42Y60.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_4 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.511 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_4 to ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_4
    SLICE_X42Y60.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<4>
    SLICE_X42Y60.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (0.560 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.YQ      Tcko                  0.477   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X42Y64.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X42Y64.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (0.560 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.YQ      Tcko                  0.477   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X42Y64.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X42Y64.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.092 - 0.051)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y157.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X68Y159.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X68Y159.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.092 - 0.051)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y157.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X68Y159.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X68Y159.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.296 - 0.237)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y117.XQ     Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X88Y116.BY     net (fanout=2)        0.325   ftop/cp/td<7>
    SLICE_X88Y116.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.296 - 0.237)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y117.XQ     Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X88Y116.BY     net (fanout=2)        0.325   ftop/cp/td<7>
    SLICE_X88Y116.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.288ns logic, 0.325ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.309 - 0.257)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_21
    SLICE_X18Y81.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X18Y81.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.309 - 0.257)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_21
    SLICE_X18Y81.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X18Y81.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.467 - 0.432)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y127.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X68Y127.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X68Y127.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.467 - 0.432)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y127.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X68Y127.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X68Y127.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X6Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X6Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X6Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X6Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<57>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_57/SR
  Location pin: SLICE_X0Y83.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<57>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_57/SR
  Location pin: SLICE_X0Y83.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<57>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_56/SR
  Location pin: SLICE_X0Y83.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<57>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_56/SR
  Location pin: SLICE_X0Y83.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_91/SR
  Location pin: SLICE_X14Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_91/SR
  Location pin: SLICE_X14Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_90/SR
  Location pin: SLICE_X14Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_90/SR
  Location pin: SLICE_X14Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_75/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_75/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_74/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_74/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<67>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_67/SR
  Location pin: SLICE_X6Y96.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<67>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_67/SR
  Location pin: SLICE_X6Y96.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<67>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_66/SR
  Location pin: SLICE_X6Y96.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<67>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_66/SR
  Location pin: SLICE_X6Y96.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.158ns|            0|            0|            2|      2661572|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.734ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.316ns|          N/A|            0|            0|      2661571|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.885|         |    3.743|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.316|         |         |         |
sys0_clkp      |   18.316|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.316|         |         |         |
sys0_clkp      |   18.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2677855 paths, 0 nets, and 91107 connections

Design statistics:
   Minimum period:  18.316ns{1}   (Maximum frequency:  54.597MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 12 16:16:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 803 MB



