

Implementation tool: Xilinx Vivado v.2019.2
Project:             inverter
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Tue Nov 21 08:28:33 -0500 2023

#=== Post-Implementation Resource usage ===
SLICE:           28
LUT:             81
FF:              88
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.092
CP achieved post-implementation:    4.053
Timing met
