#Timing report of worst 51 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:zero.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
$iopadmap$down_counter.zero.O_DAT[0] (BIDIR_CELL)                                      0.000     7.812
$iopadmap$down_counter.zero.O_PAD_$out[0] (BIDIR_CELL)                                 9.809    17.621
out:zero.outpad[0] (.output)                                                           0.000    17.621
data arrival time                                                                               17.621

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                              -17.621
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -17.621


#Path 2
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : clk_dffe_Q.QEN[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
clk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    13.848
clk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    15.154
clk_dffe_Q.QEN[0] (Q_FRAG)                                                                  0.000    15.154
data arrival time                                                                                    15.154

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
clk_dffe_Q.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -15.154
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -15.744


#Path 3
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_7.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_7_I1_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_7_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_7.t_frag.XSL[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_7.t_frag.XZ[0] (T_FRAG)                                       1.462    15.434
count_dff_Q_7.QD[0] (Q_FRAG)                                                0.000    15.434
data arrival time                                                                    15.434

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.434
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.329


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               0.000    13.848
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    15.310
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                0.000    15.310
data arrival time                                                                                    15.310

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -15.310
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -15.205


#Path 5
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_6.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_6_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_6_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_6.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_6.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_6.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 6
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_5.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_5_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_5_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_5.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_5.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_5.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 7
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_4.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_4_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_4_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_4.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_4.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_4.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 8
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_1_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_1_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_1.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_1.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 9
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            0.000    12.510
latch_LUT3_I0_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.462    13.972
latch_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                        0.000    13.972
latch_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.305    15.278
count_dff_Q.QD[0] (Q_FRAG)                                                  0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 10
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_2_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_2_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_2.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_2.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_2.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 11
Startpoint: dec.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : count_dff_Q_3.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dec.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$down_counter.dec.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$down_counter.dec.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
div_LUT3_I2.t_frag.XB2[0] (T_FRAG)                                          0.000    10.958
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.552    12.510
latch_LUT3_I0_3_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                          0.000    12.510
latch_LUT3_I0_3_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.462    13.972
latch_LUT3_I0_3.t_frag.XAB[0] (T_FRAG)                                      0.000    13.972
latch_LUT3_I0_3.t_frag.XZ[0] (T_FRAG)                                       1.305    15.278
count_dff_Q_3.QD[0] (Q_FRAG)                                                0.000    15.278
data arrival time                                                                    15.278

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.278
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.172


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_14.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_19.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_21.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_15.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_20.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_17.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_13.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_18.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    13.848
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    14.844
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_10.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_15.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_16.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_17.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_22.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_18.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_23.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_19.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_24.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_20.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_25.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_21.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dff_Q_26.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_3.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_4.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_5.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_10.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_6.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_11.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_7.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_12.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_8.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_13.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.949
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       0.000    12.411
clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    13.848
delay_dff_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dff_Q_14.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                    14.844

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -14.844
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -14.738


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     6.281
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     7.277
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     7.277
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     8.273
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     8.273
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     9.268
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             0.000     9.268
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    10.574
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       0.000    10.574
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    12.036
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                             0.000    12.036
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.305    13.341
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    13.341
data arrival time                                                                                    13.341

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -13.341
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -13.236


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by sys_clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by sys_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     6.281
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     7.277
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     7.277
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     8.273
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     8.273
delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     9.268
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             0.000     9.268
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    10.574
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       0.000    10.574
clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    12.036
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                             0.000    12.036
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.305    13.341
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    13.341
data arrival time                                                                                    13.341

clock sys_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -13.341
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -13.236


#Path 36
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_7.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_7_I1_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_7_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_7.t_frag.XSL[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_7.t_frag.XZ[0] (T_FRAG)                                                  1.462    12.198
count_dff_Q_7.QD[0] (Q_FRAG)                                                           0.000    12.198
data arrival time                                                                               12.198

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.198
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -12.093


#Path 37
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000     9.274
latch_LUT3_I0_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    10.736
latch_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                   0.000    10.736
latch_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                    1.305    12.041
count_dff_Q.QD[0] (Q_FRAG)                                                             0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 38
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_6.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_6_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_6_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_6.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_6.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_6.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 39
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_5.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_5_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_5_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_5.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_5.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_5.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 40
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_4.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_4_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_4_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_4.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_4.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_4.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 41
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_3.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_3_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_3_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_3.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_3.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_3.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 42
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_2_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_2_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_2.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_2.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 43
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : count_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                          0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
zero_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.800
zero_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.350
zero_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.350
zero_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.812
div_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.812
div_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.274
latch_LUT3_I0_1_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                     0.000     9.274
latch_LUT3_I0_1_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                      1.462    10.736
latch_LUT3_I0_1.t_frag.XAB[0] (T_FRAG)                                                 0.000    10.736
latch_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.041
count_dff_Q_1.QD[0] (Q_FRAG)                                                           0.000    12.041
data arrival time                                                                               12.041

clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                              0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -12.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.936


#Path 44
Startpoint: count_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(6).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_6.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_6.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(6).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 45
Startpoint: count_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(5).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_5.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(5).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 46
Startpoint: count_dff_Q_3.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(4).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_4.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(4).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 47
Startpoint: count_dff_Q_4.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(3).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 48
Startpoint: count_dff_Q_5.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(2).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 49
Startpoint: count_dff_Q_6.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                   0.000     0.000
count_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$down_counter.count_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(1).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 50
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                     0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                 0.000     0.000
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
$iopadmap$down_counter.count.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(0).outpad[0] (.output)                                              0.000    11.510
data arrival time                                                                      11.510

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -11.510
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -11.510


#Path 51
Startpoint: count_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2305)
Endpoint  : out:count(7).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2305 (rise edge)                           0.000     0.000
clock source latency                                                            0.000     0.000
clk_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
count_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$down_counter.count_7.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$down_counter.count_7.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:count(7).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                        11.510

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#End of timing report
