Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o K:/Comp3211/Project/project1/single_cycle_core_testbench_isim_beh.exe -prj K:/Comp3211/Project/project1/single_cycle_core_testbench_beh.prj work.single_cycle_core_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "K:/Comp3211/Project/project1/mux_2to1_1b.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/sign_extend_4to16.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/register_file.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/program_counter.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/mux_2to1_4b.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/mux_2to1_16b.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/instruction_memory.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/data_memory.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/control_unit.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/alu_16b.vhdl" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/adder_12b.vhdl" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/single_cycle_core.vhd" into library work
Parsing VHDL file "K:/Comp3211/Project/project1/single_cycle_core_testbench.vhw" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture behavioral of entity program_counter [program_counter_default]
Compiling architecture behavioural of entity adder_12b [adder_12b_default]
Compiling architecture behavioral of entity instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity sign_extend_4to16 [sign_extend_4to16_default]
Compiling architecture behavioural of entity control_unit [control_unit_default]
Compiling architecture behavioural of entity mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture structural of entity mux_2to1_16b [mux_2to1_16b_default]
Compiling architecture behavioural of entity alu_16b [alu_16b_default]
Compiling architecture behavioral of entity data_memory [data_memory_default]
Compiling architecture structural of entity single_cycle_core [single_cycle_core_default]
Compiling architecture testbench_arch of entity single_cycle_core_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable K:/Comp3211/Project/project1/single_cycle_core_testbench_isim_beh.exe
Fuse Memory Usage: 38580 KB
Fuse CPU Usage: 655 ms
