-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Oct 30 14:17:57 2020
-- Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_overlaystream_0_0_sim_netlist.vhdl
-- Design      : design_1_overlaystream_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    img_src1_data_full_n : in STD_LOGIC;
    img_src2_data_full_n : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_1080_1920_U0_ap_start : in STD_LOGIC;
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n : in STD_LOGIC;
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s is
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal icmp_ln33_fu_73_p2 : STD_LOGIC;
  signal \icmp_ln33_reg_85[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln33_reg_85_reg_n_2_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_62 : STD_LOGIC;
  signal indvar_flatten_reg_620 : STD_LOGIC;
  signal \indvar_flatten_reg_62[0]_i_4_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_62_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_62_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_2 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_62_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_62_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_62_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_62_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_62_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \usedw[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \usedw[10]_i_1__0\ : label is "soft_lutpair58";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  ap_ready <= \^ap_ready\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => \^ap_ready\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEEEEE"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[1]_i_3_n_2\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I3 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I4 => duplicate_1080_1920_U0_ap_start,
      O => ap_NS_fsm16_out
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => icmp_ln33_fu_73_p2,
      I1 => img_src1_data_full_n,
      I2 => img_src2_data_full_n,
      I3 => img_in_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln33_fu_73_p2,
      I1 => p_5_in,
      I2 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__0_n_2\,
      I1 => indvar_flatten_reg_62_reg(1),
      I2 => indvar_flatten_reg_62_reg(13),
      I3 => indvar_flatten_reg_62_reg(6),
      I4 => \ap_CS_fsm[2]_i_5_n_2\,
      I5 => \ap_CS_fsm[2]_i_6_n_2\,
      O => icmp_ln33_fu_73_p2
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => img_src1_data_full_n,
      I2 => img_src2_data_full_n,
      I3 => img_in_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      O => p_5_in
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => indvar_flatten_reg_62_reg(3),
      I1 => indvar_flatten_reg_62_reg(19),
      I2 => indvar_flatten_reg_62_reg(14),
      I3 => indvar_flatten_reg_62_reg(20),
      I4 => indvar_flatten_reg_62_reg(11),
      I5 => indvar_flatten_reg_62_reg(12),
      O => \ap_CS_fsm[2]_i_4__0_n_2\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => indvar_flatten_reg_62_reg(17),
      I1 => indvar_flatten_reg_62_reg(2),
      I2 => indvar_flatten_reg_62_reg(7),
      I3 => indvar_flatten_reg_62_reg(4),
      O => \ap_CS_fsm[2]_i_5_n_2\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => indvar_flatten_reg_62_reg(0),
      I1 => indvar_flatten_reg_62_reg(5),
      I2 => indvar_flatten_reg_62_reg(16),
      I3 => indvar_flatten_reg_62_reg(18),
      I4 => \ap_CS_fsm[2]_i_7_n_2\,
      O => \ap_CS_fsm[2]_i_6_n_2\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => indvar_flatten_reg_62_reg(9),
      I1 => indvar_flatten_reg_62_reg(8),
      I2 => indvar_flatten_reg_62_reg(15),
      I3 => indvar_flatten_reg_62_reg(10),
      O => \ap_CS_fsm[2]_i_7_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_ready\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_NS_fsm16_out,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => p_5_in,
      I4 => icmp_ln33_fu_73_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4000000000"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_i_2_n_2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln33_fu_73_p2,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => img_in_data_empty_n,
      I3 => img_src2_data_full_n,
      I4 => img_src1_data_full_n,
      O => ap_enable_reg_pp0_iter1_i_2_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\icmp_ln33_reg_85[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln33_fu_73_p2,
      I1 => p_5_in,
      I2 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      O => \icmp_ln33_reg_85[0]_i_1_n_2\
    );
\icmp_ln33_reg_85_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln33_reg_85[0]_i_1_n_2\,
      Q => \icmp_ln33_reg_85_reg_n_2_[0]\,
      R => '0'
    );
\indvar_flatten_reg_62[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA800000"
    )
        port map (
      I0 => duplicate_1080_1920_U0_ap_start,
      I1 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I2 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => indvar_flatten_reg_620,
      O => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln33_fu_73_p2,
      I1 => p_5_in,
      I2 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_620
    );
\indvar_flatten_reg_62[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_62_reg(0),
      O => \indvar_flatten_reg_62[0]_i_4_n_2\
    );
\indvar_flatten_reg_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_62_reg(0),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_62_reg[0]_i_3_n_2\,
      CO(6) => \indvar_flatten_reg_62_reg[0]_i_3_n_3\,
      CO(5) => \indvar_flatten_reg_62_reg[0]_i_3_n_4\,
      CO(4) => \indvar_flatten_reg_62_reg[0]_i_3_n_5\,
      CO(3) => \indvar_flatten_reg_62_reg[0]_i_3_n_6\,
      CO(2) => \indvar_flatten_reg_62_reg[0]_i_3_n_7\,
      CO(1) => \indvar_flatten_reg_62_reg[0]_i_3_n_8\,
      CO(0) => \indvar_flatten_reg_62_reg[0]_i_3_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_62_reg[0]_i_3_n_10\,
      O(6) => \indvar_flatten_reg_62_reg[0]_i_3_n_11\,
      O(5) => \indvar_flatten_reg_62_reg[0]_i_3_n_12\,
      O(4) => \indvar_flatten_reg_62_reg[0]_i_3_n_13\,
      O(3) => \indvar_flatten_reg_62_reg[0]_i_3_n_14\,
      O(2) => \indvar_flatten_reg_62_reg[0]_i_3_n_15\,
      O(1) => \indvar_flatten_reg_62_reg[0]_i_3_n_16\,
      O(0) => \indvar_flatten_reg_62_reg[0]_i_3_n_17\,
      S(7 downto 1) => indvar_flatten_reg_62_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_62[0]_i_4_n_2\
    );
\indvar_flatten_reg_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_62_reg(10),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_62_reg(11),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_62_reg(12),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_62_reg(13),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_62_reg(14),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_62_reg(15),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_62_reg(16),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_62_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_62_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_62_reg[16]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_62_reg[16]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_62_reg[16]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_62_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_62_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_62_reg[16]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_62_reg[16]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_62_reg[16]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_62_reg[16]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_62_reg[16]_i_1_n_17\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_62_reg(20 downto 16)
    );
\indvar_flatten_reg_62_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_62_reg(17),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_62_reg(18),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_62_reg(19),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_62_reg(1),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[16]_i_1_n_13\,
      Q => indvar_flatten_reg_62_reg(20),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_62_reg(2),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_62_reg(3),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_62_reg(4),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_12\,
      Q => indvar_flatten_reg_62_reg(5),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_11\,
      Q => indvar_flatten_reg_62_reg(6),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_62_reg(7),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_62_reg(8),
      R => indvar_flatten_reg_62
    );
\indvar_flatten_reg_62_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_62_reg[0]_i_3_n_2\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_62_reg[8]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_62_reg[8]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_62_reg[8]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_62_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_62_reg[8]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_62_reg[8]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_62_reg[8]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_62_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_62_reg[8]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_62_reg[8]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_62_reg[8]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_62_reg[8]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_62_reg[8]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_62_reg[8]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_62_reg[8]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_62_reg[8]_i_1_n_17\,
      S(7 downto 0) => indvar_flatten_reg_62_reg(15 downto 8)
    );
\indvar_flatten_reg_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_620,
      D => \indvar_flatten_reg_62_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_62_reg(9),
      R => indvar_flatten_reg_62
    );
\mem_reg_bram_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => img_in_data_empty_n,
      I3 => img_src2_data_full_n,
      I4 => img_src1_data_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => WEA(0)
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I3 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I4 => duplicate_1080_1920_U0_ap_start,
      O => start_once_reg_i_1_n_2
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_2,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\usedw[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => pop,
      O => E(0)
    );
\usedw[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => pop_0,
      O => \ap_CS_fsm_reg[1]_1\(0)
    );
\waddr[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => img_src1_data_full_n,
      I2 => img_src2_data_full_n,
      I3 => img_in_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \icmp_ln33_reg_85_reg_n_2_[0]\,
      O => \^ap_cs_fsm_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A is
  port (
    img_dst1_data_empty_n : out STD_LOGIC;
    img_dst1_data_full_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    \dout_buf_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A is
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_2\ : STD_LOGIC;
  signal \full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \full_n_i_3__2_n_2\ : STD_LOGIC;
  signal \^img_dst1_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__2_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__2_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__2_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__2_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__2_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__1_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2__2_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1__2_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__2_n_2\ : STD_LOGIC;
  signal \show_ahead_i_3__2_n_2\ : STD_LOGIC;
  signal \show_ahead_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3__2_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9__2_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__2_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3__2_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3__2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4__2_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3__2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1__2_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair77";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_13__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__2\ : label is "soft_lutpair61";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \raddr[7]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \raddr[8]_i_1__2\ : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair82";
begin
  empty_n <= \^empty_n\;
  img_dst1_data_full_n <= \^img_dst1_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \dout_buf_reg[23]_0\(9),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_dst1_data_empty_n,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => p_0_in,
      I1 => pop,
      I2 => push,
      I3 => \^empty_n\,
      O => \empty_n_i_1__1_n_2\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \empty_n_i_3__2_n_2\,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \empty_n_i_3__2_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_2\,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^img_dst1_data_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => push,
      O => \full_n_i_1__1_n_2\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \full_n_i_3__2_n_2\,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \full_n_i_3__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_2\,
      Q => \^img_dst1_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => Q(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => Q(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_dst1_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_14__2_n_2\,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__2_n_2\,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__2_n_2\,
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_13__2_n_2\
    );
\mem_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_17__2_n_2\,
      I4 => \mem_reg_bram_0_i_18__1_n_2\,
      O => \mem_reg_bram_0_i_14__2_n_2\
    );
\mem_reg_bram_0_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__2_n_2\
    );
\mem_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_bram_0_i_16__2_n_2\
    );
\mem_reg_bram_0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_17__2_n_2\
    );
\mem_reg_bram_0_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => \mem_reg_bram_0_i_18__1_n_2\
    );
\mem_reg_bram_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__2_n_2\,
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      I4 => pop,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1__2_n_2\,
      I1 => raddr(9),
      I2 => pop,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_15__2_n_2\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      I4 => raddr(8),
      I5 => pop,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__2_n_2\,
      I2 => \mem_reg_bram_0_i_14__2_n_2\,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__2_n_2\,
      I1 => \mem_reg_bram_0_i_14__2_n_2\,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__2_n_2\,
      I1 => \mem_reg_bram_0_i_14__2_n_2\,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1__2_n_2\,
      I1 => raddr(4),
      I2 => pop,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__2_n_2\,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => Q(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_dst1_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__2_n_2\,
      I1 => raddr(0),
      O => \raddr[0]_i_1__2_n_2\
    );
\raddr[10]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__2_n_2\,
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[10]_i_2__2_n_2\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[1]_i_1__2_n_2\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[2]_i_1__2_n_2\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[3]_i_1__2_n_2\
    );
\raddr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[4]_i_1__2_n_2\
    );
\raddr[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_16__2_n_2\,
      I2 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[5]_i_1__2_n_2\
    );
\raddr[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__2_n_2\,
      I2 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[6]_i_1__2_n_2\
    );
\raddr[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__2_n_2\,
      I3 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[7]_i_1__2_n_2\
    );
\raddr[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__2_n_2\,
      I3 => raddr(6),
      I4 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[8]_i_1__2_n_2\
    );
\raddr[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_15__2_n_2\,
      I4 => raddr(7),
      I5 => \mem_reg_bram_0_i_14__2_n_2\,
      O => \raddr[9]_i_1__2_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__2_n_2\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_2__2_n_2\,
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__2_n_2\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__2_n_2\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__2_n_2\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__2_n_2\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__2_n_2\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__2_n_2\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__2_n_2\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1__2_n_2\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1__2_n_2\,
      Q => raddr(9),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => push,
      I1 => \show_ahead_i_2__2_n_2\,
      I2 => usedw_reg(8),
      I3 => usedw_reg(7),
      I4 => usedw_reg(6),
      O => show_ahead0
    );
\show_ahead_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008008"
    )
        port map (
      I0 => \show_ahead_i_3__2_n_2\,
      I1 => \show_ahead_i_4__0_n_2\,
      I2 => usedw_reg(0),
      I3 => pop,
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => \show_ahead_i_2__2_n_2\
    );
\show_ahead_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      O => \show_ahead_i_3__2_n_2\
    );
\show_ahead_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      O => \show_ahead_i_4__0_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__2_n_2\
    );
\usedw[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__2_n_2\
    );
\usedw[10]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__2_n_2\
    );
\usedw[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => push,
      O => \usedw[8]_i_10__1_n_2\
    );
\usedw[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__2_n_2\
    );
\usedw[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__2_n_2\
    );
\usedw[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__2_n_2\
    );
\usedw[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__2_n_2\
    );
\usedw[8]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__2_n_2\
    );
\usedw[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__2_n_2\
    );
\usedw[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__2_n_2\
    );
\usedw[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__2_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__2_n_2\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_16\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__2_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__2_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__2_n_16\,
      O(0) => \usedw_reg[10]_i_2__2_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__2_n_2\,
      S(0) => \usedw[10]_i_4__2_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_17\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_16\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_15\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_14\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_13\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_12\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_11\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_10\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__2_n_2\,
      CO(6) => \usedw_reg[8]_i_1__2_n_3\,
      CO(5) => \usedw_reg[8]_i_1__2_n_4\,
      CO(4) => \usedw_reg[8]_i_1__2_n_5\,
      CO(3) => \usedw_reg[8]_i_1__2_n_6\,
      CO(2) => \usedw_reg[8]_i_1__2_n_7\,
      CO(1) => \usedw_reg[8]_i_1__2_n_8\,
      CO(0) => \usedw_reg[8]_i_1__2_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__2_n_2\,
      O(7) => \usedw_reg[8]_i_1__2_n_10\,
      O(6) => \usedw_reg[8]_i_1__2_n_11\,
      O(5) => \usedw_reg[8]_i_1__2_n_12\,
      O(4) => \usedw_reg[8]_i_1__2_n_13\,
      O(3) => \usedw_reg[8]_i_1__2_n_14\,
      O(2) => \usedw_reg[8]_i_1__2_n_15\,
      O(1) => \usedw_reg[8]_i_1__2_n_16\,
      O(0) => \usedw_reg[8]_i_1__2_n_17\,
      S(7) => \usedw[8]_i_3__2_n_2\,
      S(6) => \usedw[8]_i_4__2_n_2\,
      S(5) => \usedw[8]_i_5__2_n_2\,
      S(4) => \usedw[8]_i_6__2_n_2\,
      S(3) => \usedw[8]_i_7__2_n_2\,
      S(2) => \usedw[8]_i_8__2_n_2\,
      S(1) => \usedw[8]_i_9__2_n_2\,
      S(0) => \usedw[8]_i_10__1_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_17\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3__1_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__2_n_2\
    );
\waddr[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__1_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__2_n_2\
    );
\waddr[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3__1_n_2\
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__2_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__2_n_2\
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__2_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__2_n_2\
    );
\waddr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__2_n_2\,
      O => \waddr[2]_i_2__2_n_2\
    );
\waddr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__2_n_2\
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__2_n_2\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__2_n_2\
    );
\waddr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__2_n_2\,
      O => \waddr[4]_i_2__2_n_2\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__2_n_2\,
      I4 => \waddr[5]_i_3__2_n_2\,
      I5 => \waddr[5]_i_4__2_n_2\,
      O => \waddr[5]_i_1__2_n_2\
    );
\waddr[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__2_n_2\
    );
\waddr[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__2_n_2\
    );
\waddr[5]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__2_n_2\
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__2_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__2_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__2_n_2\
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__2_n_2\
    );
\waddr[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__2_n_2\,
      O => \waddr[6]_i_3__2_n_2\
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__2_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__2_n_2\
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__2_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__2_n_2\
    );
\waddr[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3__1_n_2\,
      O => \waddr[8]_i_1__2_n_2\
    );
\waddr[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__1_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__2_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__2_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2__2_n_2\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__2_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__2_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__2_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__2_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__2_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__2_n_2\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__2_n_2\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_0 is
  port (
    img_dst2_data_empty_n : out STD_LOGIC;
    img_dst2_data_full_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_0 : entity is "overlaystream_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_0 is
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_2\ : STD_LOGIC;
  signal \full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \full_n_i_3__3_n_2\ : STD_LOGIC;
  signal \^img_dst2_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__2_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2__3_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1__3_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__3_n_2\ : STD_LOGIC;
  signal \show_ahead_i_3__3_n_2\ : STD_LOGIC;
  signal \show_ahead_i_4__1_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3__3_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10__2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9__3_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__3_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__3_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__3_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_3__2_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3__3_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3__3_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4__3_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3__3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__3_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1__3_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair101";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_13__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__3\ : label is "soft_lutpair85";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \raddr[7]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \raddr[8]_i_1__3\ : label is "soft_lutpair86";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__3\ : label is "soft_lutpair106";
begin
  empty_n <= \^empty_n\;
  img_dst2_data_full_n <= \^img_dst2_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_dst2_data_empty_n,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => p_0_in,
      I1 => pop,
      I2 => push,
      I3 => \^empty_n\,
      O => \empty_n_i_1__2_n_2\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \empty_n_i_3__3_n_2\,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \empty_n_i_3__3_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_2\,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^img_dst2_data_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => push,
      O => \full_n_i_1__2_n_2\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \full_n_i_3__3_n_2\,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \full_n_i_3__3_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_2\,
      Q => \^img_dst2_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_dst2_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_14__3_n_2\,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__3_n_2\,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__3_n_2\,
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_13__3_n_2\
    );
\mem_reg_bram_0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_17__3_n_2\,
      I4 => \mem_reg_bram_0_i_18__2_n_2\,
      O => \mem_reg_bram_0_i_14__3_n_2\
    );
\mem_reg_bram_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__3_n_2\
    );
\mem_reg_bram_0_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_bram_0_i_16__3_n_2\
    );
\mem_reg_bram_0_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_17__3_n_2\
    );
\mem_reg_bram_0_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => \mem_reg_bram_0_i_18__2_n_2\
    );
\mem_reg_bram_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__3_n_2\,
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      I4 => pop,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1__3_n_2\,
      I1 => raddr(9),
      I2 => pop,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_15__3_n_2\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      I4 => raddr(8),
      I5 => pop,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__3_n_2\,
      I2 => \mem_reg_bram_0_i_14__3_n_2\,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__3_n_2\,
      I1 => \mem_reg_bram_0_i_14__3_n_2\,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__3_n_2\,
      I1 => \mem_reg_bram_0_i_14__3_n_2\,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1__3_n_2\,
      I1 => raddr(4),
      I2 => pop,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__3_n_2\,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_dst2_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__3_n_2\,
      I1 => raddr(0),
      O => \raddr[0]_i_1__3_n_2\
    );
\raddr[10]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__3_n_2\,
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[10]_i_2__3_n_2\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[1]_i_1__3_n_2\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[2]_i_1__3_n_2\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[3]_i_1__3_n_2\
    );
\raddr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[4]_i_1__3_n_2\
    );
\raddr[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_16__3_n_2\,
      I2 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[5]_i_1__3_n_2\
    );
\raddr[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__3_n_2\,
      I2 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[6]_i_1__3_n_2\
    );
\raddr[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__3_n_2\,
      I3 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[7]_i_1__3_n_2\
    );
\raddr[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__3_n_2\,
      I3 => raddr(6),
      I4 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[8]_i_1__3_n_2\
    );
\raddr[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_15__3_n_2\,
      I4 => raddr(7),
      I5 => \mem_reg_bram_0_i_14__3_n_2\,
      O => \raddr[9]_i_1__3_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__3_n_2\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_2__3_n_2\,
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__3_n_2\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__3_n_2\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__3_n_2\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__3_n_2\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__3_n_2\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__3_n_2\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__3_n_2\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1__3_n_2\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1__3_n_2\,
      Q => raddr(9),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => push,
      I1 => \show_ahead_i_2__3_n_2\,
      I2 => usedw_reg(8),
      I3 => usedw_reg(7),
      I4 => usedw_reg(6),
      O => show_ahead0
    );
\show_ahead_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008008"
    )
        port map (
      I0 => \show_ahead_i_3__3_n_2\,
      I1 => \show_ahead_i_4__1_n_2\,
      I2 => usedw_reg(0),
      I3 => pop,
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => \show_ahead_i_2__3_n_2\
    );
\show_ahead_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      O => \show_ahead_i_3__3_n_2\
    );
\show_ahead_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      O => \show_ahead_i_4__1_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__3_n_2\
    );
\usedw[10]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__3_n_2\
    );
\usedw[10]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__3_n_2\
    );
\usedw[8]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => push,
      O => \usedw[8]_i_10__2_n_2\
    );
\usedw[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__3_n_2\
    );
\usedw[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__3_n_2\
    );
\usedw[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__3_n_2\
    );
\usedw[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__3_n_2\
    );
\usedw[8]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__3_n_2\
    );
\usedw[8]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__3_n_2\
    );
\usedw[8]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__3_n_2\
    );
\usedw[8]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__3_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__3_n_2\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__3_n_16\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__3_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__3_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__3_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__3_n_16\,
      O(0) => \usedw_reg[10]_i_2__3_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__3_n_2\,
      S(0) => \usedw[10]_i_4__3_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_17\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_16\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_15\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_14\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_13\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_12\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_11\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_10\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__3_n_2\,
      CO(6) => \usedw_reg[8]_i_1__3_n_3\,
      CO(5) => \usedw_reg[8]_i_1__3_n_4\,
      CO(4) => \usedw_reg[8]_i_1__3_n_5\,
      CO(3) => \usedw_reg[8]_i_1__3_n_6\,
      CO(2) => \usedw_reg[8]_i_1__3_n_7\,
      CO(1) => \usedw_reg[8]_i_1__3_n_8\,
      CO(0) => \usedw_reg[8]_i_1__3_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__3_n_2\,
      O(7) => \usedw_reg[8]_i_1__3_n_10\,
      O(6) => \usedw_reg[8]_i_1__3_n_11\,
      O(5) => \usedw_reg[8]_i_1__3_n_12\,
      O(4) => \usedw_reg[8]_i_1__3_n_13\,
      O(3) => \usedw_reg[8]_i_1__3_n_14\,
      O(2) => \usedw_reg[8]_i_1__3_n_15\,
      O(1) => \usedw_reg[8]_i_1__3_n_16\,
      O(0) => \usedw_reg[8]_i_1__3_n_17\,
      S(7) => \usedw[8]_i_3__3_n_2\,
      S(6) => \usedw[8]_i_4__3_n_2\,
      S(5) => \usedw[8]_i_5__3_n_2\,
      S(4) => \usedw[8]_i_6__3_n_2\,
      S(3) => \usedw[8]_i_7__3_n_2\,
      S(2) => \usedw[8]_i_8__3_n_2\,
      S(1) => \usedw[8]_i_9__3_n_2\,
      S(0) => \usedw[8]_i_10__2_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__3_n_17\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3__2_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__3_n_2\
    );
\waddr[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__2_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__3_n_2\
    );
\waddr[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3__2_n_2\
    );
\waddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__3_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__3_n_2\
    );
\waddr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__3_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__3_n_2\
    );
\waddr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__3_n_2\,
      O => \waddr[2]_i_2__3_n_2\
    );
\waddr[2]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__3_n_2\
    );
\waddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__3_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__3_n_2\
    );
\waddr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__3_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__3_n_2\
    );
\waddr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__3_n_2\,
      O => \waddr[4]_i_2__3_n_2\
    );
\waddr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__3_n_2\,
      I4 => \waddr[5]_i_3__3_n_2\,
      I5 => \waddr[5]_i_4__3_n_2\,
      O => \waddr[5]_i_1__3_n_2\
    );
\waddr[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__3_n_2\
    );
\waddr[5]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__3_n_2\
    );
\waddr[5]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__3_n_2\
    );
\waddr[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__3_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__3_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__3_n_2\
    );
\waddr[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__3_n_2\
    );
\waddr[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__3_n_2\,
      O => \waddr[6]_i_3__3_n_2\
    );
\waddr[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__3_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__3_n_2\
    );
\waddr[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__3_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__3_n_2\
    );
\waddr[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3__2_n_2\,
      O => \waddr[8]_i_1__3_n_2\
    );
\waddr[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__2_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__3_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__3_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2__3_n_2\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__3_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__3_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__3_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__3_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__3_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__3_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__3_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__3_n_2\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__3_n_2\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 is
  port (
    img_in_data_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    img_in_data_empty_n : out STD_LOGIC;
    Loop_loop_height_proc2224_U0_img_in_data_write : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 : entity is "overlaystream_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 is
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal \full_n_i_1__4_n_2\ : STD_LOGIC;
  signal full_n_i_3_n_2 : STD_LOGIC;
  signal \^img_in_data_empty_n\ : STD_LOGIC;
  signal \^img_in_data_full_n\ : STD_LOGIC;
  signal mem_reg_bram_0_i_13_n_2 : STD_LOGIC;
  signal mem_reg_bram_0_i_14_n_2 : STD_LOGIC;
  signal mem_reg_bram_0_i_15_n_2 : STD_LOGIC;
  signal mem_reg_bram_0_i_16_n_2 : STD_LOGIC;
  signal mem_reg_bram_0_i_17_n_2 : STD_LOGIC;
  signal mem_reg_bram_0_i_18_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_2 : STD_LOGIC;
  signal show_ahead_i_3_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_1__4_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair126";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_10 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_11 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_13 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_2 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_4 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_5 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_6 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_7 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_9 : label is "soft_lutpair109";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \raddr[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \raddr[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \raddr[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \raddr[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of show_ahead_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \waddr[2]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \waddr[5]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \waddr[5]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair131";
begin
  img_in_data_empty_n <= \^img_in_data_empty_n\;
  img_in_data_full_n <= \^img_in_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => if_dout(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => if_dout(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => if_dout(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => if_dout(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => if_dout(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => if_dout(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => if_dout(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => if_dout(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => if_dout(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => if_dout(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => if_dout(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => if_dout(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => if_dout(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => if_dout(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => if_dout(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => if_dout(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => if_dout(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => if_dout(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => if_dout(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => if_dout(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => if_dout(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => if_dout(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => if_dout(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => if_dout(9),
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^img_in_data_empty_n\,
      I1 => empty_n,
      I2 => WEA(0),
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^img_in_data_empty_n\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7088"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      I2 => p_0_in,
      I3 => pop,
      I4 => empty_n,
      O => \empty_n_i_1__4_n_2\
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => empty_n_i_3_n_2,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_2\,
      Q => empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA2FF"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      I2 => p_1_in,
      I3 => ap_rst_n,
      I4 => pop,
      O => \full_n_i_1__4_n_2\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => full_n_i_3_n_2,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => full_n_i_3_n_2
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_2\,
      Q => \^img_in_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_in_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEA(2) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEA(1) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEA(0) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_bram_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => mem_reg_bram_0_i_13_n_2,
      I3 => mem_reg_bram_0_i_14_n_2,
      I4 => pop,
      O => rnext(10)
    );
mem_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => mem_reg_bram_0_i_14_n_2,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
mem_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => mem_reg_bram_0_i_14_n_2,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
mem_reg_bram_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => mem_reg_bram_0_i_15_n_2,
      I3 => raddr(7),
      O => mem_reg_bram_0_i_13_n_2
    );
mem_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => mem_reg_bram_0_i_17_n_2,
      I4 => mem_reg_bram_0_i_18_n_2,
      O => mem_reg_bram_0_i_14_n_2
    );
mem_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_bram_0_i_15_n_2
    );
mem_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_bram_0_i_16_n_2
    );
mem_reg_bram_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => mem_reg_bram_0_i_17_n_2
    );
mem_reg_bram_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => mem_reg_bram_0_i_18_n_2
    );
mem_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1_n_2\,
      I1 => raddr(9),
      I2 => pop,
      O => rnext(9)
    );
mem_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => mem_reg_bram_0_i_15_n_2,
      I2 => raddr(6),
      I3 => mem_reg_bram_0_i_14_n_2,
      I4 => raddr(8),
      I5 => pop,
      O => rnext(8)
    );
mem_reg_bram_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_bram_0_i_15_n_2,
      I2 => mem_reg_bram_0_i_14_n_2,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
mem_reg_bram_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => mem_reg_bram_0_i_15_n_2,
      I1 => mem_reg_bram_0_i_14_n_2,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
mem_reg_bram_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => mem_reg_bram_0_i_16_n_2,
      I1 => mem_reg_bram_0_i_14_n_2,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
mem_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1_n_2\,
      I1 => raddr(4),
      I2 => pop,
      O => rnext(4)
    );
mem_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => mem_reg_bram_0_i_14_n_2,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
mem_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => mem_reg_bram_0_i_14_n_2,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_in_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEA(0) => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_bram_0_i_14_n_2,
      I1 => raddr(0),
      O => \raddr[0]_i_1_n_2\
    );
\raddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n,
      I1 => \^img_in_data_empty_n\,
      I2 => WEA(0),
      O => pop
    );
\raddr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => mem_reg_bram_0_i_13_n_2,
      I3 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[10]_i_2_n_2\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[1]_i_1_n_2\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[2]_i_1_n_2\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[3]_i_1_n_2\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[4]_i_1_n_2\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_bram_0_i_16_n_2,
      I2 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[5]_i_1_n_2\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_bram_0_i_15_n_2,
      I2 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[6]_i_1_n_2\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_bram_0_i_15_n_2,
      I3 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[7]_i_1_n_2\
    );
\raddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => mem_reg_bram_0_i_15_n_2,
      I3 => raddr(6),
      I4 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[8]_i_1_n_2\
    );
\raddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => mem_reg_bram_0_i_15_n_2,
      I4 => raddr(7),
      I5 => mem_reg_bram_0_i_14_n_2,
      O => \raddr[9]_i_1_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1_n_2\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_2_n_2\,
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_2\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_2\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_2\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_2\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_2\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_2\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1_n_2\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1_n_2\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1_n_2\,
      Q => raddr(9),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      I2 => show_ahead_i_2_n_2,
      I3 => usedw_reg(8),
      I4 => usedw_reg(7),
      I5 => usedw_reg(6),
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(5),
      I3 => usedw_reg(4),
      I4 => usedw_reg(3),
      I5 => show_ahead_i_3_n_2,
      O => show_ahead_i_2_n_2
    );
show_ahead_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => pop,
      I2 => usedw_reg(2),
      I3 => usedw_reg(1),
      O => show_ahead_i_3_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      I2 => pop,
      O => \usedw[10]_i_1__4_n_2\
    );
\usedw[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3_n_2\
    );
\usedw[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4_n_2\
    );
\usedw[8]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F87"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      I2 => usedw_reg(1),
      I3 => pop,
      O => \usedw[8]_i_10__4_n_2\
    );
\usedw[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2_n_2\
    );
\usedw[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3_n_2\
    );
\usedw[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4_n_2\
    );
\usedw[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5_n_2\
    );
\usedw[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6_n_2\
    );
\usedw[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7_n_2\
    );
\usedw[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8_n_2\
    );
\usedw[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw[0]_i_1_n_2\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[10]_i_2_n_16\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2_n_16\,
      O(0) => \usedw_reg[10]_i_2_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3_n_2\,
      S(0) => \usedw[10]_i_4_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_17\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_16\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_15\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_14\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_13\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_12\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_11\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[8]_i_1_n_10\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1_n_2\,
      CO(6) => \usedw_reg[8]_i_1_n_3\,
      CO(5) => \usedw_reg[8]_i_1_n_4\,
      CO(4) => \usedw_reg[8]_i_1_n_5\,
      CO(3) => \usedw_reg[8]_i_1_n_6\,
      CO(2) => \usedw_reg[8]_i_1_n_7\,
      CO(1) => \usedw_reg[8]_i_1_n_8\,
      CO(0) => \usedw_reg[8]_i_1_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2_n_2\,
      O(7) => \usedw_reg[8]_i_1_n_10\,
      O(6) => \usedw_reg[8]_i_1_n_11\,
      O(5) => \usedw_reg[8]_i_1_n_12\,
      O(4) => \usedw_reg[8]_i_1_n_13\,
      O(3) => \usedw_reg[8]_i_1_n_14\,
      O(2) => \usedw_reg[8]_i_1_n_15\,
      O(1) => \usedw_reg[8]_i_1_n_16\,
      O(0) => \usedw_reg[8]_i_1_n_17\,
      S(7) => \usedw[8]_i_3_n_2\,
      S(6) => \usedw[8]_i_4_n_2\,
      S(5) => \usedw[8]_i_5_n_2\,
      S(4) => \usedw[8]_i_6_n_2\,
      S(3) => \usedw[8]_i_7_n_2\,
      S(2) => \usedw[8]_i_8_n_2\,
      S(1) => \usedw[8]_i_9_n_2\,
      S(0) => \usedw[8]_i_10__4_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__4_n_2\,
      D => \usedw_reg[10]_i_2_n_17\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1_n_2\
    );
\waddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => Loop_loop_height_proc2224_U0_img_in_data_write,
      O => push
    );
\waddr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2_n_2\
    );
\waddr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3_n_2\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1_n_2\
    );
\waddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3_n_2\,
      O => \waddr[2]_i_2_n_2\
    );
\waddr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1_n_2\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1_n_2\
    );
\waddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3_n_2\,
      O => \waddr[4]_i_2_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2_n_2\,
      I4 => \waddr[5]_i_3_n_2\,
      I5 => \waddr[5]_i_4_n_2\,
      O => \waddr[5]_i_1_n_2\
    );
\waddr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2_n_2\
    );
\waddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3_n_2\
    );
\waddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1_n_2\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2_n_2\,
      O => \waddr[6]_i_3_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1_n_2\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2_n_2\
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3_n_2\,
      O => \waddr[8]_i_1_n_2\
    );
\waddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2_n_2\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1_n_2\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1_n_2\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2 is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    img_out_data_empty_n : out STD_LOGIC;
    img_out_data_full_n : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_loop_height_proc2123_U0_img_out_data_read : in STD_LOGIC;
    img_out_4220_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2 : entity is "overlaystream_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2 is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__3_n_2\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__4_n_2\ : STD_LOGIC;
  signal \full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \full_n_i_3__4_n_2\ : STD_LOGIC;
  signal \^img_out_data_empty_n\ : STD_LOGIC;
  signal \^img_out_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__4_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__4_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__4_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__4_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__4_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__3_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2__4_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1__4_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__4_n_2\ : STD_LOGIC;
  signal \show_ahead_i_3__4_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3__4_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10__3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8__4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9__4_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__4_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__4_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__4_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_3__3_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3__4_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3__4_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4__4_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3__4_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__4_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1__4_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair151";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_13__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__4\ : label is "soft_lutpair134";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \raddr[7]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \raddr[8]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \show_ahead_i_3__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__4\ : label is "soft_lutpair140";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__4\ : label is "soft_lutpair156";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  img_out_data_empty_n <= \^img_out_data_empty_n\;
  img_out_data_full_n <= \^img_out_data_full_n\;
  pop <= \^pop\;
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => \^ap_rst_n_inv\
    );
\dout_valid_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^img_out_data_empty_n\,
      I1 => empty_n,
      I2 => Loop_loop_height_proc2123_U0_img_out_data_read,
      O => \dout_valid_i_1__3_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__3_n_2\,
      Q => \^img_out_data_empty_n\,
      R => \^ap_rst_n_inv\
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => p_0_in,
      I1 => \^pop\,
      I2 => push,
      I3 => empty_n,
      O => \empty_n_i_1__3_n_2\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \empty_n_i_3__4_n_2\,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
\empty_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \empty_n_i_3__4_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_2\,
      Q => empty_n,
      R => \^ap_rst_n_inv\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^img_out_data_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => \^pop\,
      I4 => push,
      O => \full_n_i_1__3_n_2\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \full_n_i_3__4_n_2\,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
\full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \full_n_i_3__4_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_2\,
      Q => \^img_out_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => img_out_4220_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => img_out_4220_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_out_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_14__4_n_2\,
      I2 => raddr(1),
      I3 => \^pop\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__4_n_2\,
      I1 => raddr(0),
      I2 => \^pop\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__4_n_2\,
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_13__4_n_2\
    );
\mem_reg_bram_0_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_17__4_n_2\,
      I4 => \mem_reg_bram_0_i_18__3_n_2\,
      O => \mem_reg_bram_0_i_14__4_n_2\
    );
\mem_reg_bram_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__4_n_2\
    );
\mem_reg_bram_0_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_bram_0_i_16__4_n_2\
    );
\mem_reg_bram_0_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_17__4_n_2\
    );
\mem_reg_bram_0_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => \mem_reg_bram_0_i_18__3_n_2\
    );
\mem_reg_bram_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__4_n_2\,
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      I4 => \^pop\,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1__4_n_2\,
      I1 => raddr(9),
      I2 => \^pop\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_15__4_n_2\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      I4 => raddr(8),
      I5 => \^pop\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__4_n_2\,
      I2 => \mem_reg_bram_0_i_14__4_n_2\,
      I3 => raddr(7),
      I4 => \^pop\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__4_n_2\,
      I1 => \mem_reg_bram_0_i_14__4_n_2\,
      I2 => raddr(6),
      I3 => \^pop\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__4_n_2\,
      I1 => \mem_reg_bram_0_i_14__4_n_2\,
      I2 => raddr(5),
      I3 => \^pop\,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1__4_n_2\,
      I1 => raddr(4),
      I2 => \^pop\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      I4 => raddr(3),
      I5 => \^pop\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__4_n_2\,
      I3 => raddr(2),
      I4 => \^pop\,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => img_out_4220_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_out_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(0),
      Q => q_tmp(0),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(10),
      Q => q_tmp(10),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(11),
      Q => q_tmp(11),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(12),
      Q => q_tmp(12),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(13),
      Q => q_tmp(13),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(14),
      Q => q_tmp(14),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(15),
      Q => q_tmp(15),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(16),
      Q => q_tmp(16),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(17),
      Q => q_tmp(17),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(18),
      Q => q_tmp(18),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(19),
      Q => q_tmp(19),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(1),
      Q => q_tmp(1),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(20),
      Q => q_tmp(20),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(21),
      Q => q_tmp(21),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(22),
      Q => q_tmp(22),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(23),
      Q => q_tmp(23),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(2),
      Q => q_tmp(2),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(3),
      Q => q_tmp(3),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(4),
      Q => q_tmp(4),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(5),
      Q => q_tmp(5),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(6),
      Q => q_tmp(6),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(7),
      Q => q_tmp(7),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(8),
      Q => q_tmp(8),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => img_out_4220_din(9),
      Q => q_tmp(9),
      R => \^ap_rst_n_inv\
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__4_n_2\,
      I1 => raddr(0),
      O => \raddr[0]_i_1__4_n_2\
    );
\raddr[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n,
      I1 => \^img_out_data_empty_n\,
      I2 => Loop_loop_height_proc2123_U0_img_out_data_read,
      O => \^pop\
    );
\raddr[10]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__4_n_2\,
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[10]_i_2__4_n_2\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[1]_i_1__4_n_2\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[2]_i_1__4_n_2\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[3]_i_1__4_n_2\
    );
\raddr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[4]_i_1__4_n_2\
    );
\raddr[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_16__4_n_2\,
      I2 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[5]_i_1__4_n_2\
    );
\raddr[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__4_n_2\,
      I2 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[6]_i_1__4_n_2\
    );
\raddr[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__4_n_2\,
      I3 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[7]_i_1__4_n_2\
    );
\raddr[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__4_n_2\,
      I3 => raddr(6),
      I4 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[8]_i_1__4_n_2\
    );
\raddr[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_15__4_n_2\,
      I4 => raddr(7),
      I5 => \mem_reg_bram_0_i_14__4_n_2\,
      O => \raddr[9]_i_1__4_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[0]_i_1__4_n_2\,
      Q => raddr(0),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[10]_i_2__4_n_2\,
      Q => raddr(10),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[1]_i_1__4_n_2\,
      Q => raddr(1),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[2]_i_1__4_n_2\,
      Q => raddr(2),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[3]_i_1__4_n_2\,
      Q => raddr(3),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[4]_i_1__4_n_2\,
      Q => raddr(4),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[5]_i_1__4_n_2\,
      Q => raddr(5),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[6]_i_1__4_n_2\,
      Q => raddr(6),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[7]_i_1__4_n_2\,
      Q => raddr(7),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[8]_i_1__4_n_2\,
      Q => raddr(8),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[9]_i_1__4_n_2\,
      Q => raddr(9),
      R => \^ap_rst_n_inv\
    );
\show_ahead_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => push,
      I1 => \show_ahead_i_2__4_n_2\,
      I2 => usedw_reg(8),
      I3 => usedw_reg(7),
      I4 => usedw_reg(6),
      O => show_ahead0
    );
\show_ahead_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(5),
      I3 => usedw_reg(4),
      I4 => usedw_reg(3),
      I5 => \show_ahead_i_3__4_n_2\,
      O => \show_ahead_i_2__4_n_2\
    );
\show_ahead_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \^pop\,
      I2 => usedw_reg(2),
      I3 => usedw_reg(1),
      O => \show_ahead_i_3__4_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ap_rst_n_inv\
    );
\usedw[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__4_n_2\
    );
\usedw[10]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__4_n_2\
    );
\usedw[10]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__4_n_2\
    );
\usedw[8]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => \^pop\,
      I2 => push,
      O => \usedw[8]_i_10__3_n_2\
    );
\usedw[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__4_n_2\
    );
\usedw[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__4_n_2\
    );
\usedw[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__4_n_2\
    );
\usedw[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__4_n_2\
    );
\usedw[8]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__4_n_2\
    );
\usedw[8]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__4_n_2\
    );
\usedw[8]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__4_n_2\
    );
\usedw[8]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__4_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__4_n_2\,
      Q => usedw_reg(0),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__4_n_16\,
      Q => usedw_reg(10),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[10]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__4_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__4_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__4_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__4_n_16\,
      O(0) => \usedw_reg[10]_i_2__4_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__4_n_2\,
      S(0) => \usedw[10]_i_4__4_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_17\,
      Q => usedw_reg(1),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_16\,
      Q => usedw_reg(2),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_15\,
      Q => usedw_reg(3),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_14\,
      Q => usedw_reg(4),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_13\,
      Q => usedw_reg(5),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_12\,
      Q => usedw_reg(6),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_11\,
      Q => usedw_reg(7),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_10\,
      Q => usedw_reg(8),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__4_n_2\,
      CO(6) => \usedw_reg[8]_i_1__4_n_3\,
      CO(5) => \usedw_reg[8]_i_1__4_n_4\,
      CO(4) => \usedw_reg[8]_i_1__4_n_5\,
      CO(3) => \usedw_reg[8]_i_1__4_n_6\,
      CO(2) => \usedw_reg[8]_i_1__4_n_7\,
      CO(1) => \usedw_reg[8]_i_1__4_n_8\,
      CO(0) => \usedw_reg[8]_i_1__4_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__4_n_2\,
      O(7) => \usedw_reg[8]_i_1__4_n_10\,
      O(6) => \usedw_reg[8]_i_1__4_n_11\,
      O(5) => \usedw_reg[8]_i_1__4_n_12\,
      O(4) => \usedw_reg[8]_i_1__4_n_13\,
      O(3) => \usedw_reg[8]_i_1__4_n_14\,
      O(2) => \usedw_reg[8]_i_1__4_n_15\,
      O(1) => \usedw_reg[8]_i_1__4_n_16\,
      O(0) => \usedw_reg[8]_i_1__4_n_17\,
      S(7) => \usedw[8]_i_3__4_n_2\,
      S(6) => \usedw[8]_i_4__4_n_2\,
      S(5) => \usedw[8]_i_5__4_n_2\,
      S(4) => \usedw[8]_i_6__4_n_2\,
      S(3) => \usedw[8]_i_7__4_n_2\,
      S(2) => \usedw[8]_i_8__4_n_2\,
      S(1) => \usedw[8]_i_9__4_n_2\,
      S(0) => \usedw[8]_i_10__3_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__4_n_17\,
      Q => usedw_reg(9),
      R => \^ap_rst_n_inv\
    );
\waddr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3__3_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__4_n_2\
    );
\waddr[10]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__3_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__4_n_2\
    );
\waddr[10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3__3_n_2\
    );
\waddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__4_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__4_n_2\
    );
\waddr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__4_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__4_n_2\
    );
\waddr[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__4_n_2\,
      O => \waddr[2]_i_2__4_n_2\
    );
\waddr[2]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__4_n_2\
    );
\waddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__4_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__4_n_2\
    );
\waddr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__4_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__4_n_2\
    );
\waddr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__4_n_2\,
      O => \waddr[4]_i_2__4_n_2\
    );
\waddr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__4_n_2\,
      I4 => \waddr[5]_i_3__4_n_2\,
      I5 => \waddr[5]_i_4__4_n_2\,
      O => \waddr[5]_i_1__4_n_2\
    );
\waddr[5]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__4_n_2\
    );
\waddr[5]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__4_n_2\
    );
\waddr[5]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__4_n_2\
    );
\waddr[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__4_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__4_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__4_n_2\
    );
\waddr[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__4_n_2\
    );
\waddr[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__4_n_2\,
      O => \waddr[6]_i_3__4_n_2\
    );
\waddr[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__4_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__4_n_2\
    );
\waddr[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__4_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__4_n_2\
    );
\waddr[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3__3_n_2\,
      O => \waddr[8]_i_1__4_n_2\
    );
\waddr[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__3_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__4_n_2\,
      Q => waddr(0),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2__4_n_2\,
      Q => waddr(10),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__4_n_2\,
      Q => waddr(1),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__4_n_2\,
      Q => waddr(2),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__4_n_2\,
      Q => waddr(3),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__4_n_2\,
      Q => waddr(4),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__4_n_2\,
      Q => waddr(5),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__4_n_2\,
      Q => waddr(6),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__4_n_2\,
      Q => waddr(7),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__4_n_2\,
      Q => waddr(8),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__4_n_2\,
      Q => waddr(9),
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3 is
  port (
    img_src1_data_empty_n : out STD_LOGIC;
    img_src1_data_full_n : out STD_LOGIC;
    q_tmp : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3 : entity is "overlaystream_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3 is
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal \^img_src1_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__0_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__0_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__0_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__0_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__0_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__0_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q_tmp\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2__0_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1__0_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_2\ : STD_LOGIC;
  signal \show_ahead_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8__0_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9__0_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__0_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1__0_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair176";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_13__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__0\ : label is "soft_lutpair159";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \raddr[7]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \raddr[8]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \show_ahead_i_3__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair165";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair181";
begin
  empty_n <= \^empty_n\;
  img_src1_data_full_n <= \^img_src1_data_full_n\;
  q_tmp(23 downto 0) <= \^q_tmp\(23 downto 0);
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_tmp\(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_src1_data_empty_n,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => p_0_in,
      I1 => pop,
      I2 => E(0),
      I3 => \^empty_n\,
      O => empty_n_i_1_n_2
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \empty_n_i_3__0_n_2\,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \empty_n_i_3__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^img_src1_data_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => E(0),
      O => full_n_i_1_n_2
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \full_n_i_3__0_n_2\,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \full_n_i_3__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^img_src1_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_src1_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_14__0_n_2\,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__0_n_2\,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__0_n_2\,
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_13__0_n_2\
    );
\mem_reg_bram_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_17__0_n_2\,
      I4 => \mem_reg_bram_0_i_18__0_n_2\,
      O => \mem_reg_bram_0_i_14__0_n_2\
    );
\mem_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__0_n_2\
    );
\mem_reg_bram_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_bram_0_i_16__0_n_2\
    );
\mem_reg_bram_0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_17__0_n_2\
    );
\mem_reg_bram_0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => \mem_reg_bram_0_i_18__0_n_2\
    );
\mem_reg_bram_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__0_n_2\,
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      I4 => pop,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1__0_n_2\,
      I1 => raddr(9),
      I2 => pop,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_15__0_n_2\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      I4 => raddr(8),
      I5 => pop,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__0_n_2\,
      I2 => \mem_reg_bram_0_i_14__0_n_2\,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__0_n_2\,
      I1 => \mem_reg_bram_0_i_14__0_n_2\,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__0_n_2\,
      I1 => \mem_reg_bram_0_i_14__0_n_2\,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1__0_n_2\,
      I1 => raddr(4),
      I2 => pop,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__0_n_2\,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_src1_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \^q_tmp\(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \^q_tmp\(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \^q_tmp\(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(12),
      Q => \^q_tmp\(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(13),
      Q => \^q_tmp\(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(14),
      Q => \^q_tmp\(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(15),
      Q => \^q_tmp\(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(16),
      Q => \^q_tmp\(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(17),
      Q => \^q_tmp\(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(18),
      Q => \^q_tmp\(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(19),
      Q => \^q_tmp\(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \^q_tmp\(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(20),
      Q => \^q_tmp\(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(21),
      Q => \^q_tmp\(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(22),
      Q => \^q_tmp\(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(23),
      Q => \^q_tmp\(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \^q_tmp\(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \^q_tmp\(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \^q_tmp\(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \^q_tmp\(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \^q_tmp\(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \^q_tmp\(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \^q_tmp\(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \^q_tmp\(9),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__0_n_2\,
      I1 => raddr(0),
      O => \raddr[0]_i_1__0_n_2\
    );
\raddr[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_13__0_n_2\,
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[10]_i_2__0_n_2\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[1]_i_1__0_n_2\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[2]_i_1__0_n_2\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[3]_i_1__0_n_2\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[4]_i_1__0_n_2\
    );
\raddr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_16__0_n_2\,
      I2 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[5]_i_1__0_n_2\
    );
\raddr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_15__0_n_2\,
      I2 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[6]_i_1__0_n_2\
    );
\raddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__0_n_2\,
      I3 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[7]_i_1__0_n_2\
    );
\raddr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__0_n_2\,
      I3 => raddr(6),
      I4 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[8]_i_1__0_n_2\
    );
\raddr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_15__0_n_2\,
      I4 => raddr(7),
      I5 => \mem_reg_bram_0_i_14__0_n_2\,
      O => \raddr[9]_i_1__0_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__0_n_2\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_2__0_n_2\,
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__0_n_2\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__0_n_2\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__0_n_2\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_2\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__0_n_2\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__0_n_2\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__0_n_2\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1__0_n_2\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1__0_n_2\,
      Q => raddr(9),
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => E(0),
      I1 => \show_ahead_i_2__0_n_2\,
      I2 => usedw_reg(8),
      I3 => usedw_reg(7),
      I4 => usedw_reg(6),
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(5),
      I3 => usedw_reg(4),
      I4 => usedw_reg(3),
      I5 => \show_ahead_i_3__0_n_2\,
      O => \show_ahead_i_2__0_n_2\
    );
\show_ahead_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => pop,
      I2 => usedw_reg(2),
      I3 => usedw_reg(1),
      O => \show_ahead_i_3__0_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__0_n_2\
    );
\usedw[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__0_n_2\
    );
\usedw[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => E(0),
      O => \usedw[8]_i_10__0_n_2\
    );
\usedw[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__0_n_2\
    );
\usedw[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__0_n_2\
    );
\usedw[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__0_n_2\
    );
\usedw[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__0_n_2\
    );
\usedw[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__0_n_2\
    );
\usedw[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__0_n_2\
    );
\usedw[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__0_n_2\
    );
\usedw[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw[0]_i_1__0_n_2\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_16\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__0_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__0_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__0_n_16\,
      O(0) => \usedw_reg[10]_i_2__0_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__0_n_2\,
      S(0) => \usedw[10]_i_4__0_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_17\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_16\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_15\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_14\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_13\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_12\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_11\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_10\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__0_n_2\,
      CO(6) => \usedw_reg[8]_i_1__0_n_3\,
      CO(5) => \usedw_reg[8]_i_1__0_n_4\,
      CO(4) => \usedw_reg[8]_i_1__0_n_5\,
      CO(3) => \usedw_reg[8]_i_1__0_n_6\,
      CO(2) => \usedw_reg[8]_i_1__0_n_7\,
      CO(1) => \usedw_reg[8]_i_1__0_n_8\,
      CO(0) => \usedw_reg[8]_i_1__0_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__0_n_2\,
      O(7) => \usedw_reg[8]_i_1__0_n_10\,
      O(6) => \usedw_reg[8]_i_1__0_n_11\,
      O(5) => \usedw_reg[8]_i_1__0_n_12\,
      O(4) => \usedw_reg[8]_i_1__0_n_13\,
      O(3) => \usedw_reg[8]_i_1__0_n_14\,
      O(2) => \usedw_reg[8]_i_1__0_n_15\,
      O(1) => \usedw_reg[8]_i_1__0_n_16\,
      O(0) => \usedw_reg[8]_i_1__0_n_17\,
      S(7) => \usedw[8]_i_3__0_n_2\,
      S(6) => \usedw[8]_i_4__0_n_2\,
      S(5) => \usedw[8]_i_5__0_n_2\,
      S(4) => \usedw[8]_i_6__0_n_2\,
      S(3) => \usedw[8]_i_7__0_n_2\,
      S(2) => \usedw[8]_i_8__0_n_2\,
      S(1) => \usedw[8]_i_9__0_n_2\,
      S(0) => \usedw[8]_i_10__0_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[10]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_17\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3__0_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__0_n_2\
    );
\waddr[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__0_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__0_n_2\
    );
\waddr[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3__0_n_2\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__0_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__0_n_2\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__0_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__0_n_2\
    );
\waddr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__0_n_2\,
      O => \waddr[2]_i_2__0_n_2\
    );
\waddr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__0_n_2\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__0_n_2\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__0_n_2\
    );
\waddr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__0_n_2\,
      O => \waddr[4]_i_2__0_n_2\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__0_n_2\,
      I4 => \waddr[5]_i_3__0_n_2\,
      I5 => \waddr[5]_i_4__0_n_2\,
      O => \waddr[5]_i_1__0_n_2\
    );
\waddr[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__0_n_2\
    );
\waddr[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__0_n_2\
    );
\waddr[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__0_n_2\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__0_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__0_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__0_n_2\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__0_n_2\,
      O => \waddr[6]_i_3__0_n_2\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__0_n_2\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__0_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__0_n_2\
    );
\waddr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3__0_n_2\,
      O => \waddr[8]_i_1__0_n_2\
    );
\waddr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3__0_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__0_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[0]_i_1__0_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[10]_i_2__0_n_2\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[1]_i_1__0_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[2]_i_1__0_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[3]_i_1__0_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[4]_i_1__0_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[5]_i_1__0_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[6]_i_1__0_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[7]_i_1__0_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[8]_i_1__0_n_2\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[9]_i_1__0_n_2\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4 is
  port (
    img_src2_data_empty_n : out STD_LOGIC;
    img_src2_data_full_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_tmp : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4 : entity is "overlaystream_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4 is
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_i_3__1_n_2\ : STD_LOGIC;
  signal \^img_src2_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_12__3_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__1_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__1_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__1_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__1_n_2\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__1_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_2__1_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1__1_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_2\ : STD_LOGIC;
  signal \show_ahead_i_3__1_n_2\ : STD_LOGIC;
  signal show_ahead_i_4_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_3__1_n_2\ : STD_LOGIC;
  signal \usedw[10]_i_4__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_10_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_6__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_7__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_8__1_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_9__1_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__1_n_16\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_4__1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1__1_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair201";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__1\ : label is "soft_lutpair184";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[10]_i_2__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr[7]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \raddr[8]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \show_ahead_i_3__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair185";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair206";
begin
  empty_n <= \^empty_n\;
  img_src2_data_full_n <= \^img_src2_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_src2_data_empty_n,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => p_0_in,
      I1 => pop,
      I2 => \waddr_reg[0]_0\(0),
      I3 => \^empty_n\,
      O => \empty_n_i_1__0_n_2\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \empty_n_i_3__1_n_2\,
      I1 => usedw_reg(8),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => usedw_reg(10),
      I5 => usedw_reg(9),
      O => p_0_in
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \empty_n_i_3__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_2\,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^img_src2_data_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => \waddr_reg[0]_0\(0),
      O => \full_n_i_1__0_n_2\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \full_n_i_3__1_n_2\,
      I1 => usedw_reg(10),
      I2 => usedw_reg(8),
      I3 => usedw_reg(9),
      I4 => usedw_reg(0),
      I5 => usedw_reg(7),
      O => p_1_in
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      I2 => usedw_reg(6),
      I3 => usedw_reg(3),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => \full_n_i_3__1_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_2\,
      Q => \^img_src2_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_src2_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_13__1_n_2\,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__1_n_2\,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
\mem_reg_bram_0_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_14__1_n_2\,
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_12__3_n_2\
    );
\mem_reg_bram_0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_16__1_n_2\,
      I4 => \mem_reg_bram_0_i_17__1_n_2\,
      O => \mem_reg_bram_0_i_13__1_n_2\
    );
\mem_reg_bram_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_14__1_n_2\
    );
\mem_reg_bram_0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_bram_0_i_15__1_n_2\
    );
\mem_reg_bram_0_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(7),
      O => \mem_reg_bram_0_i_16__1_n_2\
    );
\mem_reg_bram_0_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(8),
      I2 => raddr(5),
      I3 => raddr(6),
      O => \mem_reg_bram_0_i_17__1_n_2\
    );
\mem_reg_bram_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A00AAAA"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_12__3_n_2\,
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      I4 => pop,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[9]_i_1__1_n_2\,
      I1 => raddr(9),
      I2 => pop,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_14__1_n_2\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      I4 => raddr(8),
      I5 => pop,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_14__1_n_2\,
      I2 => \mem_reg_bram_0_i_13__1_n_2\,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_2\,
      I1 => \mem_reg_bram_0_i_13__1_n_2\,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__1_n_2\,
      I1 => \mem_reg_bram_0_i_13__1_n_2\,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \raddr[4]_i_1__1_n_2\,
      I1 => raddr(4),
      I2 => pop,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_13__1_n_2\,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_src2_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__1_n_2\,
      I1 => raddr(0),
      O => \raddr[0]_i_1__1_n_2\
    );
\raddr[10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => \mem_reg_bram_0_i_12__3_n_2\,
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[10]_i_2__1_n_2\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[1]_i_1__1_n_2\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[2]_i_1__1_n_2\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[3]_i_1__1_n_2\
    );
\raddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[4]_i_1__1_n_2\
    );
\raddr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_15__1_n_2\,
      I2 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[5]_i_1__1_n_2\
    );
\raddr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_14__1_n_2\,
      I2 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[6]_i_1__1_n_2\
    );
\raddr[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_14__1_n_2\,
      I3 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[7]_i_1__1_n_2\
    );
\raddr[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_14__1_n_2\,
      I3 => raddr(6),
      I4 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[8]_i_1__1_n_2\
    );
\raddr[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(8),
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_14__1_n_2\,
      I4 => raddr(7),
      I5 => \mem_reg_bram_0_i_13__1_n_2\,
      O => \raddr[9]_i_1__1_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__1_n_2\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_2__1_n_2\,
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__1_n_2\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__1_n_2\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__1_n_2\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__1_n_2\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__1_n_2\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__1_n_2\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__1_n_2\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1__1_n_2\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1__1_n_2\,
      Q => raddr(9),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \waddr_reg[0]_0\(0),
      I1 => \show_ahead_i_2__1_n_2\,
      I2 => \show_ahead_i_3__1_n_2\,
      I3 => usedw_reg(8),
      I4 => usedw_reg(7),
      I5 => usedw_reg(6),
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      O => \show_ahead_i_2__1_n_2\
    );
\show_ahead_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEFFFF"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      I2 => pop,
      I3 => usedw_reg(0),
      I4 => show_ahead_i_4_n_2,
      O => \show_ahead_i_3__1_n_2\
    );
show_ahead_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      O => show_ahead_i_4_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_2\
    );
\usedw[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__1_n_2\
    );
\usedw[10]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__1_n_2\
    );
\usedw[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => \waddr_reg[0]_0\(0),
      O => \usedw[8]_i_10_n_2\
    );
\usedw[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__1_n_2\
    );
\usedw[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__1_n_2\
    );
\usedw[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__1_n_2\
    );
\usedw[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__1_n_2\
    );
\usedw[8]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__1_n_2\
    );
\usedw[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__1_n_2\
    );
\usedw[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__1_n_2\
    );
\usedw[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__1_n_2\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__1_n_16\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__1_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__1_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__1_n_16\,
      O(0) => \usedw_reg[10]_i_2__1_n_17\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__1_n_2\,
      S(0) => \usedw[10]_i_4__1_n_2\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_17\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_16\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_15\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_14\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_13\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_12\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_11\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_10\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__1_n_2\,
      CO(6) => \usedw_reg[8]_i_1__1_n_3\,
      CO(5) => \usedw_reg[8]_i_1__1_n_4\,
      CO(4) => \usedw_reg[8]_i_1__1_n_5\,
      CO(3) => \usedw_reg[8]_i_1__1_n_6\,
      CO(2) => \usedw_reg[8]_i_1__1_n_7\,
      CO(1) => \usedw_reg[8]_i_1__1_n_8\,
      CO(0) => \usedw_reg[8]_i_1__1_n_9\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__1_n_2\,
      O(7) => \usedw_reg[8]_i_1__1_n_10\,
      O(6) => \usedw_reg[8]_i_1__1_n_11\,
      O(5) => \usedw_reg[8]_i_1__1_n_12\,
      O(4) => \usedw_reg[8]_i_1__1_n_13\,
      O(3) => \usedw_reg[8]_i_1__1_n_14\,
      O(2) => \usedw_reg[8]_i_1__1_n_15\,
      O(1) => \usedw_reg[8]_i_1__1_n_16\,
      O(0) => \usedw_reg[8]_i_1__1_n_17\,
      S(7) => \usedw[8]_i_3__1_n_2\,
      S(6) => \usedw[8]_i_4__1_n_2\,
      S(5) => \usedw[8]_i_5__1_n_2\,
      S(4) => \usedw[8]_i_6__1_n_2\,
      S(3) => \usedw[8]_i_7__1_n_2\,
      S(2) => \usedw[8]_i_8__1_n_2\,
      S(1) => \usedw[8]_i_9__1_n_2\,
      S(0) => \usedw[8]_i_10_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__1_n_17\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__1_n_2\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__1_n_2\
    );
\waddr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__1_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__0_n_2\
    );
\waddr[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__1_n_2\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__1_n_2\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__1_n_2\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__1_n_2\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__1_n_2\
    );
\waddr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__1_n_2\,
      O => \waddr[2]_i_2__1_n_2\
    );
\waddr[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__1_n_2\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_2\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__1_n_2\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_2\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__1_n_2\
    );
\waddr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__1_n_2\,
      O => \waddr[4]_i_2__1_n_2\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__1_n_2\,
      I4 => \waddr[5]_i_3__1_n_2\,
      I5 => \waddr[5]_i_4__1_n_2\,
      O => \waddr[5]_i_1__1_n_2\
    );
\waddr[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__1_n_2\
    );
\waddr[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__1_n_2\
    );
\waddr[5]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__1_n_2\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__1_n_2\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__1_n_2\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__1_n_2\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__1_n_2\
    );
\waddr[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__1_n_2\,
      O => \waddr[6]_i_3__1_n_2\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__1_n_2\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__1_n_2\
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__1_n_2\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__1_n_2\
    );
\waddr[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__1_n_2\,
      O => \waddr[8]_i_1__1_n_2\
    );
\waddr[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__1_n_2\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__1_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[0]_i_1__1_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[10]_i_1__0_n_2\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[1]_i_1__1_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[2]_i_1__1_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[3]_i_1__1_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[4]_i_1__1_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[5]_i_1__1_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[6]_i_1__1_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[7]_i_1__1_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[8]_i_1__1_n_2\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[9]_i_1__1_n_2\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    overlay_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair207";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => overlay_alpha(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5)
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4)
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3)
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2)
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1)
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1)
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13),
      O => DI(5)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(12),
      O => DI(4)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(11),
      O => DI(3)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(10),
      O => DI(2)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(9),
      O => DI(1)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(8),
      O => DI(0)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(7),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(6),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(5),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(4),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(3),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(2),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(1),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(0),
      O => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_9\,
      DI(7) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2\,
      DI(6) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2\,
      DI(5) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2\,
      DI(4) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2\,
      DI(3) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2\,
      DI(2) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2\,
      DI(1) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2\,
      DI(0) => \accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2\,
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31 : entity is "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13),
      O => DI(5)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(12),
      O => DI(4)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(11),
      O => DI(3)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(10),
      O => DI(2)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(9),
      O => DI(1)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(8),
      O => DI(0)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(7),
      O => p_2_in(7)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(6),
      O => p_2_in(6)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(5),
      O => p_2_in(5)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(4),
      O => p_2_in(4)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(3),
      O => p_2_in(3)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(2),
      O => p_2_in(2)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(1),
      O => p_2_in(1)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(0),
      O => p_2_in(0)
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_2_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_32 : entity is "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_32 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13),
      O => DI(5)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(12),
      O => DI(4)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(11),
      O => DI(3)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(10),
      O => DI(2)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(9),
      O => DI(1)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(8),
      O => DI(0)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(7),
      O => p_4_in(7)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(6),
      O => p_4_in(6)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(5),
      O => p_4_in(5)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(4),
      O => p_4_in(4)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(3),
      O => p_4_in(3)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(2),
      O => p_4_in(2)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(1),
      O => p_4_in(1)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(0),
      O => p_4_in(0)
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_4_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_443_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_2_1_1_reg_443_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_2_1_1_reg_443_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_2_1_1_reg_443_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\accum_reg_V_2_0_1_reg_454[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(14),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => Q(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14),
      O => p_6_in(14)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(13),
      O => p_6_in(13)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(12),
      O => p_6_in(12)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(11),
      O => p_6_in(11)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(10),
      O => p_6_in(10)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(9),
      O => p_6_in(9)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(8),
      O => p_6_in(8)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(7),
      O => p_6_in(7)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(6),
      O => p_6_in(6)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(5),
      O => p_6_in(5)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(4),
      O => p_6_in(4)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(3),
      O => p_6_in(3)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(2),
      O => p_6_in(2)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(1),
      O => p_6_in(1)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(0),
      O => p_6_in(0)
    );
\accum_reg_V_2_1_1_reg_443_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_2_1_1_reg_443_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_6_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 0) => \accum_reg_V_2_1_1_reg_443_reg[15]_1\(7 downto 0)
    );
\accum_reg_V_2_1_1_reg_443_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_6_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_1_1_1_reg_465_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29 : entity is "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_1_1_1_reg_465_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_1_1_1_reg_465_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_1_1_1_reg_465_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\accum_reg_V_1_0_1_reg_476[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(14),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(14),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(13),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(12),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(11),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(10),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(9),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(8),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(7),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(6),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(5),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(4),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(3),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(2),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(1),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(0),
      I3 => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      I4 => Q(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(14),
      O => p_8_in(14)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(13),
      O => p_8_in(13)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(12),
      O => p_8_in(12)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(11),
      O => p_8_in(11)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(10),
      O => p_8_in(10)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(9),
      O => p_8_in(9)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(8),
      O => p_8_in(8)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(7),
      O => p_8_in(7)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(6),
      O => p_8_in(6)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(5),
      O => p_8_in(5)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(4),
      O => p_8_in(4)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(3),
      O => p_8_in(3)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(2),
      O => p_8_in(2)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(1),
      O => p_8_in(1)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(0),
      O => p_8_in(0)
    );
\accum_reg_V_1_1_1_reg_465_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_1_1_1_reg_465_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_8_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 0) => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(7 downto 0)
    );
\accum_reg_V_1_1_1_reg_465_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_8_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_Val2_8_reg_2617_reg[13]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_Val2_9_reg_321_reg[8]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_4_sp_1 : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_3_sp_1 : out STD_LOGIC;
    \p_Val2_9_reg_321_reg[0]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_Val2_9_reg_321_reg[2]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \p_reg_reg_i_7__3_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_1_1_reg_487_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_0_1_reg_498_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_30 : entity is "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_30 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter5_reg\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^p_val2_8_reg_2617_reg[13]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_val2_8_reg_2617_reg[14]\ : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_3_sn_1 : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_4_sn_1 : STD_LOGIC;
  signal \^p_val2_9_reg_321_reg[0]\ : STD_LOGIC;
  signal \^p_val2_9_reg_321_reg[2]\ : STD_LOGIC;
  signal \^p_val2_9_reg_321_reg[8]\ : STD_LOGIC;
  signal \p_reg_reg_i_25__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_26_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_28__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_29__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_30_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_32__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_0_1_1_reg_487_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_0_1_1_reg_487_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_0_1_1_reg_487_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_24 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of p_reg_reg_i_26 : label is "soft_lutpair246";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  ap_enable_reg_pp1_iter5_reg <= \^ap_enable_reg_pp1_iter5_reg\;
  \p_Val2_8_reg_2617_reg[13]\(8 downto 0) <= \^p_val2_8_reg_2617_reg[13]\(8 downto 0);
  \p_Val2_8_reg_2617_reg[14]\ <= \^p_val2_8_reg_2617_reg[14]\;
  p_Val2_8_reg_2617_reg_3_sp_1 <= p_Val2_8_reg_2617_reg_3_sn_1;
  p_Val2_8_reg_2617_reg_4_sp_1 <= p_Val2_8_reg_2617_reg_4_sn_1;
  \p_Val2_9_reg_321_reg[0]\ <= \^p_val2_9_reg_321_reg[0]\;
  \p_Val2_9_reg_321_reg[2]\ <= \^p_val2_9_reg_321_reg[2]\;
  \p_Val2_9_reg_321_reg[8]\ <= \^p_val2_9_reg_321_reg[8]\;
\accum_reg_V_0_0_1_reg_498[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(14),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(14),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(13),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(13),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(12),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(12),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(11),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(11),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(10),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(10),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(9),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(9),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(8),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(8),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(7),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(7),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(6),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(5),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(5),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(4),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(4),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(3),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(3),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(2),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(2),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(1),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(1),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(0),
      I3 => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      I4 => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(0),
      O => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(14),
      O => p_10_in(14)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(13),
      O => p_10_in(13)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(12),
      O => p_10_in(12)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(11),
      O => p_10_in(11)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(10),
      O => p_10_in(10)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(9),
      O => p_10_in(9)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(8),
      O => p_10_in(8)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(7),
      O => p_10_in(7)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(6),
      O => p_10_in(6)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(5),
      O => p_10_in(5)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(4),
      O => p_10_in(4)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(3),
      O => p_10_in(3)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(2),
      O => p_10_in(2)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(1),
      O => p_10_in(1)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(0),
      O => p_10_in(0)
    );
\accum_reg_V_0_1_1_reg_487_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_0_1_1_reg_487_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_3\,
      CO(5) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_4\,
      CO(4) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_5\,
      CO(3) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_6\,
      CO(2) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_7\,
      CO(1) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_8\,
      CO(0) => \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_10_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 0) => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7 downto 0)
    );
\accum_reg_V_0_1_1_reg_487_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_10_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 15) => A(7 downto 6),
      A(14) => \^p_val2_8_reg_2617_reg[13]\(8),
      A(13 downto 12) => A(5 downto 4),
      A(11 downto 6) => \^p_val2_8_reg_2617_reg[13]\(7 downto 2),
      A(5) => A(3),
      A(4 downto 3) => \^p_val2_8_reg_2617_reg[13]\(1 downto 0),
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000001000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AFFFFFF5AFF"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_n_2\,
      I1 => p_Val2_8_reg_2617_reg(7),
      I2 => Q(7),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(3)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AFFFFFF5AFF"
    )
        port map (
      I0 => p_reg_reg_i_30_n_2,
      I1 => p_Val2_8_reg_2617_reg(6),
      I2 => Q(6),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(2)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AFFFFFF5AFF"
    )
        port map (
      I0 => \p_reg_reg_i_32__1_n_2\,
      I1 => p_Val2_8_reg_2617_reg(4),
      I2 => Q(4),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(1)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D02A2FFFFFFFF"
    )
        port map (
      I0 => \^p_val2_9_reg_321_reg[0]\,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp1_iter5_reg\,
      I3 => p_Val2_8_reg_2617_reg(2),
      I4 => p_Val2_8_reg_2617_reg_3_sn_1,
      I5 => DSP_A_B_DATA_INST_2,
      O => \^p_val2_8_reg_2617_reg[13]\(0)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(12),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \p_reg_reg_i_7__3_0\,
      I3 => Q(12),
      O => \^p_val2_8_reg_2617_reg[14]\
    );
p_reg_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5,
      I1 => \p_reg_reg_i_7__3_0\,
      O => \^ap_enable_reg_pp1_iter5_reg\
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333050503335555"
    )
        port map (
      I0 => Q(10),
      I1 => p_Val2_8_reg_2617_reg(10),
      I2 => \^p_val2_9_reg_321_reg[8]\,
      I3 => p_Val2_8_reg_2617_reg(9),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Q(9),
      O => \p_reg_reg_i_25__1_n_2\
    );
p_reg_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => Q(9),
      I1 => \p_reg_reg_i_7__3_0\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(9),
      I4 => \^p_val2_9_reg_321_reg[8]\,
      O => p_reg_reg_i_26_n_2
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => Q(8),
      I1 => p_Val2_8_reg_2617_reg(8),
      I2 => p_Val2_8_reg_2617_reg(7),
      I3 => \^ap_enable_reg_pp1_iter5_reg\,
      I4 => Q(7),
      I5 => \p_reg_reg_i_29__1_n_2\,
      O => \^p_val2_9_reg_321_reg[8]\
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(6),
      I1 => Q(6),
      I2 => p_reg_reg_i_30_n_2,
      I3 => Q(7),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => p_Val2_8_reg_2617_reg(7),
      O => \p_reg_reg_i_28__0_n_2\
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111105FFFFFF05FF"
    )
        port map (
      I0 => \^p_val2_9_reg_321_reg[2]\,
      I1 => p_Val2_8_reg_2617_reg(5),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => p_Val2_8_reg_2617_reg(6),
      O => \p_reg_reg_i_29__1_n_2\
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(5),
      I1 => p_Val2_8_reg_2617_reg(5),
      I2 => \p_reg_reg_i_32__1_n_2\,
      I3 => p_Val2_8_reg_2617_reg(4),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Q(4),
      O => p_reg_reg_i_30_n_2
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440404044404"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg_4_sn_1,
      I1 => p_Val2_8_reg_2617_reg_3_sn_1,
      I2 => \^p_val2_9_reg_321_reg[0]\,
      I3 => Q(2),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => p_Val2_8_reg_2617_reg(2),
      O => \^p_val2_9_reg_321_reg[2]\
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505030FFFFFF30FF"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(2),
      I1 => Q(2),
      I2 => \^p_val2_9_reg_321_reg[0]\,
      I3 => Q(3),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => p_Val2_8_reg_2617_reg(3),
      O => \p_reg_reg_i_32__1_n_2\
    );
p_reg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335F5F5FFF5F5F"
    )
        port map (
      I0 => Q(0),
      I1 => p_Val2_8_reg_2617_reg(0),
      I2 => Q(1),
      I3 => \p_reg_reg_i_7__3_0\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(1),
      O => \^p_val2_9_reg_321_reg[0]\
    );
p_reg_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(3),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \p_reg_reg_i_7__3_0\,
      I3 => Q(3),
      O => p_Val2_8_reg_2617_reg_3_sn_1
    );
p_reg_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(4),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \p_reg_reg_i_7__3_0\,
      I3 => Q(4),
      O => p_Val2_8_reg_2617_reg_4_sn_1
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => DSP_A_B_DATA_INST_1,
      I3 => \^p_val2_8_reg_2617_reg[14]\,
      I4 => DSP_A_B_DATA_INST_2,
      O => \^p_val2_8_reg_2617_reg[13]\(8)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AFFFFFF5AFF"
    )
        port map (
      I0 => \p_reg_reg_i_25__1_n_2\,
      I1 => p_Val2_8_reg_2617_reg(11),
      I2 => Q(11),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(7)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC00A0A0CC0A0A0"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => p_reg_reg_i_26_n_2,
      I3 => p_Val2_8_reg_2617_reg(10),
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Q(10),
      O => \^p_val2_8_reg_2617_reg[13]\(6)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A5FFFFFFA5FF"
    )
        port map (
      I0 => \^p_val2_9_reg_321_reg[8]\,
      I1 => p_Val2_8_reg_2617_reg(9),
      I2 => Q(9),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(5)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AFFFFFF5AFF"
    )
        port map (
      I0 => \p_reg_reg_i_28__0_n_2\,
      I1 => p_Val2_8_reg_2617_reg(8),
      I2 => Q(8),
      I3 => Yaxis_overlap_en_2_reg_332,
      I4 => \^ap_enable_reg_pp1_iter5_reg\,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_8_reg_2617_reg[13]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \select_ln675_reg_2411_reg[8]\ : out STD_LOGIC;
    \select_ln675_reg_2411_reg[8]_0\ : out STD_LOGIC;
    phi_ln695_fu_176_reg_10_sp_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln675_reg_2411_reg[5]\ : out STD_LOGIC;
    \select_ln675_reg_2411_reg[10]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    \p_reg_reg_i_12__1_0\ : in STD_LOGIC;
    \p_reg_reg_i_8__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_37_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_2422_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_reg_reg_i_1__3_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1 is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_fu_2230_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_reg_reg_i_22__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_24__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_25_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_27__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_28__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_29_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_30__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_31__1_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_37_n_2 : STD_LOGIC;
  signal p_reg_reg_i_38_n_2 : STD_LOGIC;
  signal p_reg_reg_i_40_n_2 : STD_LOGIC;
  signal p_reg_reg_i_61_n_2 : STD_LOGIC;
  signal p_reg_reg_i_62_n_2 : STD_LOGIC;
  signal p_reg_reg_i_63_n_2 : STD_LOGIC;
  signal p_reg_reg_i_64_n_2 : STD_LOGIC;
  signal p_reg_reg_i_65_n_2 : STD_LOGIC;
  signal p_reg_reg_i_66_n_2 : STD_LOGIC;
  signal p_reg_reg_i_67_n_2 : STD_LOGIC;
  signal p_reg_reg_i_76_n_2 : STD_LOGIC;
  signal p_reg_reg_i_77_n_2 : STD_LOGIC;
  signal p_reg_reg_i_78_n_2 : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal phi_ln695_fu_176_reg_10_sn_1 : STD_LOGIC;
  signal \^select_ln675_reg_2411_reg[10]\ : STD_LOGIC;
  signal \^select_ln675_reg_2411_reg[5]\ : STD_LOGIC;
  signal \^select_ln675_reg_2411_reg[8]\ : STD_LOGIC;
  signal \^select_ln675_reg_2411_reg[8]_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_12__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p_reg_reg_i_13__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of p_reg_reg_i_62 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of p_reg_reg_i_63 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of p_reg_reg_i_66 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of p_reg_reg_i_76 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of p_reg_reg_i_77 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of p_reg_reg_i_78 : label is "soft_lutpair253";
begin
  B(12 downto 0) <= \^b\(12 downto 0);
  DI(0) <= \^di\(0);
  phi_ln695_fu_176_reg_10_sp_1 <= phi_ln695_fu_176_reg_10_sn_1;
  \select_ln675_reg_2411_reg[10]\ <= \^select_ln675_reg_2411_reg[10]\;
  \select_ln675_reg_2411_reg[5]\ <= \^select_ln675_reg_2411_reg[5]\;
  \select_ln675_reg_2411_reg[8]\ <= \^select_ln675_reg_2411_reg[8]\;
  \select_ln675_reg_2411_reg[8]_0\ <= \^select_ln675_reg_2411_reg[8]_0\;
\cmp117_reg_2422[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cmp117_reg_2422_reg[0]\(8),
      I1 => \cmp117_reg_2422_reg[0]\(1),
      I2 => \cmp117_reg_2422_reg[0]\(7),
      I3 => \^select_ln675_reg_2411_reg[5]\,
      I4 => \^select_ln675_reg_2411_reg[10]\,
      O => \^select_ln675_reg_2411_reg[8]\
    );
\cmp117_reg_2422[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cmp117_reg_2422_reg[0]\(5),
      I1 => \cmp117_reg_2422_reg[0]\(2),
      I2 => \cmp117_reg_2422_reg[0]\(4),
      I3 => \cmp117_reg_2422_reg[0]\(0),
      O => \^select_ln675_reg_2411_reg[5]\
    );
\cmp117_reg_2422[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cmp117_reg_2422_reg[0]\(10),
      I1 => \cmp117_reg_2422_reg[0]\(3),
      I2 => \cmp117_reg_2422_reg[0]\(9),
      I3 => \cmp117_reg_2422_reg[0]\(6),
      O => \^select_ln675_reg_2411_reg[10]\
    );
\empty_32_reg_2438[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(15),
      I1 => \^select_ln675_reg_2411_reg[8]\,
      O => \^di\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => grp_fu_2230_p0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 1) => \^b\(12 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21 downto 8) => P(13 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222022200002000"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      I2 => phi_ln695_fu_176_reg(1),
      I3 => phi_ln695_fu_176_reg(2),
      I4 => \p_reg_reg_i_22__0_n_2\,
      I5 => phi_ln695_fu_176_reg(3),
      O => \^b\(3)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DF557"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => phi_ln695_fu_176_reg(1),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => \p_reg_reg_i_22__0_n_2\,
      I4 => phi_ln695_fu_176_reg(2),
      O => \^b\(2)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => phi_ln695_fu_176_reg(1),
      I2 => \^select_ln675_reg_2411_reg[8]\,
      O => \^b\(1)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => \p_reg_reg_i_22__0_n_2\,
      I2 => phi_ln695_fu_176_reg(0),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      O => \^b\(0)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(7),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(7)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBBFFBBFFA9FC"
    )
        port map (
      I0 => \p_reg_reg_i_22__0_n_2\,
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      I2 => phi_ln695_fu_176_reg(12),
      I3 => \p_reg_reg_i_24__1_n_2\,
      I4 => phi_ln695_fu_176_reg(14),
      I5 => phi_ln695_fu_176_reg(13),
      O => \^b\(12)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100101"
    )
        port map (
      I0 => p_reg_reg_i_37_n_2,
      I1 => p_reg_reg_i_38_n_2,
      I2 => \p_reg_reg_i_8__2_0\(7),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => phi_ln695_fu_176_reg(30),
      I5 => p_reg_reg_i_40_n_2,
      O => \p_reg_reg_i_22__0_n_2\
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cmp117_reg_2422_reg[0]\(8),
      I1 => \cmp117_reg_2422_reg[0]\(1),
      I2 => \cmp117_reg_2422_reg[0]\(7),
      I3 => \^select_ln675_reg_2411_reg[5]\,
      I4 => \^select_ln675_reg_2411_reg[10]\,
      O => \^select_ln675_reg_2411_reg[8]_0\
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01011F0F05555"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => phi_ln695_fu_176_reg(9),
      I2 => \p_reg_reg_i_1__3_0\,
      I3 => phi_ln695_fu_176_reg(8),
      I4 => \^select_ln675_reg_2411_reg[8]_0\,
      I5 => phi_ln695_fu_176_reg(10),
      O => \p_reg_reg_i_24__1_n_2\
    );
p_reg_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A02022A0A0AAAA"
    )
        port map (
      I0 => \p_reg_reg_i_12__1_0\,
      I1 => phi_ln695_fu_176_reg(11),
      I2 => phi_ln695_fu_176_reg_10_sn_1,
      I3 => phi_ln695_fu_176_reg(10),
      I4 => \^select_ln675_reg_2411_reg[8]\,
      I5 => phi_ln695_fu_176_reg(12),
      O => p_reg_reg_i_25_n_2
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01011F0F05555"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => phi_ln695_fu_176_reg(7),
      I2 => p_reg_reg_i_29_n_2,
      I3 => phi_ln695_fu_176_reg(6),
      I4 => \^select_ln675_reg_2411_reg[8]_0\,
      I5 => phi_ln695_fu_176_reg(8),
      O => phi_ln695_fu_176_reg_10_sn_1
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F65660F0FAAAA"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => phi_ln695_fu_176_reg(7),
      I2 => p_reg_reg_i_29_n_2,
      I3 => phi_ln695_fu_176_reg(6),
      I4 => \^select_ln675_reg_2411_reg[8]_0\,
      I5 => phi_ln695_fu_176_reg(8),
      O => \p_reg_reg_i_27__0_n_2\
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22EE11ED"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(8),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      I2 => phi_ln695_fu_176_reg(6),
      I3 => p_reg_reg_i_29_n_2,
      I4 => phi_ln695_fu_176_reg(7),
      O => \p_reg_reg_i_28__1_n_2\
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F1F1F1F5F5F5F5"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(5),
      I1 => phi_ln695_fu_176_reg(3),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => phi_ln695_fu_176_reg(1),
      I4 => phi_ln695_fu_176_reg(2),
      I5 => phi_ln695_fu_176_reg(4),
      O => p_reg_reg_i_29_n_2
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(6),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(6)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA228A00002220"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => phi_ln695_fu_176_reg(10),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => \p_reg_reg_i_22__0_n_2\,
      I5 => phi_ln695_fu_176_reg(11),
      O => \^b\(11)
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050606060A0A0A0A"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(5),
      I1 => phi_ln695_fu_176_reg(3),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => phi_ln695_fu_176_reg(1),
      I4 => phi_ln695_fu_176_reg(2),
      I5 => phi_ln695_fu_176_reg(4),
      O => \p_reg_reg_i_30__1_n_2\
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF55FF6A"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => phi_ln695_fu_176_reg(2),
      I2 => phi_ln695_fu_176_reg(1),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => phi_ln695_fu_176_reg(3),
      O => \p_reg_reg_i_31__1_n_2\
    );
p_reg_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => p_reg_reg_i_61_n_2,
      I1 => \p_reg_reg_i_8__2_0\(1),
      I2 => p_reg_reg_i_62_n_2,
      I3 => p_reg_reg_i_37_0(6),
      I4 => p_reg_reg_i_63_n_2,
      I5 => p_reg_reg_i_64_n_2,
      O => p_reg_reg_i_37_n_2
    );
p_reg_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => p_reg_reg_i_65_n_2,
      I1 => p_reg_reg_i_37_0(3),
      I2 => p_reg_reg_i_66_n_2,
      I3 => p_reg_reg_i_67_n_2,
      I4 => p_reg_reg_i_37_0(0),
      I5 => \^di\(0),
      O => p_reg_reg_i_38_n_2
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(5)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC56FFFF"
    )
        port map (
      I0 => phi_ln695_fu_176_reg_10_sn_1,
      I1 => phi_ln695_fu_176_reg(10),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => \p_reg_reg_i_22__0_n_2\,
      I4 => p_reg_reg_i_25_n_2,
      O => \^b\(10)
    );
p_reg_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_reg_reg_i_76_n_2,
      I1 => \p_reg_reg_i_8__2_0\(4),
      I2 => \p_reg_reg_i_8__2_0\(5),
      I3 => p_reg_reg_i_77_n_2,
      I4 => \p_reg_reg_i_8__2_0\(6),
      I5 => p_reg_reg_i_78_n_2,
      O => p_reg_reg_i_40_n_2
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(4)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A220800"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => \p_reg_reg_i_22__0_n_2\,
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => phi_ln695_fu_176_reg(9),
      I4 => \p_reg_reg_i_27__0_n_2\,
      O => \^b\(9)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(3)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2FFFF"
    )
        port map (
      I0 => \p_reg_reg_i_28__1_n_2\,
      I1 => \p_reg_reg_i_22__0_n_2\,
      I2 => phi_ln695_fu_176_reg(8),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => p_reg_reg_i_25_n_2,
      O => \^b\(8)
    );
p_reg_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(26),
      I1 => \p_reg_reg_i_8__2_0\(3),
      I2 => phi_ln695_fu_176_reg(25),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => \p_reg_reg_i_8__2_0\(2),
      O => p_reg_reg_i_61_n_2
    );
p_reg_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(24),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      O => p_reg_reg_i_62_n_2
    );
p_reg_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(21),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      O => p_reg_reg_i_63_n_2
    );
p_reg_reg_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(23),
      I1 => \p_reg_reg_i_8__2_0\(0),
      I2 => phi_ln695_fu_176_reg(22),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => p_reg_reg_i_37_0(7),
      O => p_reg_reg_i_64_n_2
    );
p_reg_reg_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(20),
      I1 => p_reg_reg_i_37_0(5),
      I2 => phi_ln695_fu_176_reg(19),
      I3 => \^select_ln675_reg_2411_reg[8]\,
      I4 => p_reg_reg_i_37_0(4),
      O => p_reg_reg_i_65_n_2
    );
p_reg_reg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(18),
      I1 => \^select_ln675_reg_2411_reg[8]\,
      O => p_reg_reg_i_66_n_2
    );
p_reg_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(16),
      I1 => p_reg_reg_i_37_0(1),
      I2 => phi_ln695_fu_176_reg(17),
      I3 => \^select_ln675_reg_2411_reg[8]\,
      I4 => p_reg_reg_i_37_0(2),
      O => p_reg_reg_i_67_n_2
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(2)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA228A00002220"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => p_reg_reg_i_29_n_2,
      I2 => phi_ln695_fu_176_reg(6),
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => \p_reg_reg_i_22__0_n_2\,
      I5 => phi_ln695_fu_176_reg(7),
      O => \^b\(7)
    );
p_reg_reg_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(27),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      O => p_reg_reg_i_76_n_2
    );
p_reg_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(28),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      O => p_reg_reg_i_77_n_2
    );
p_reg_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(29),
      I1 => \^select_ln675_reg_2411_reg[8]_0\,
      O => p_reg_reg_i_78_n_2
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(1)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC56FFFF"
    )
        port map (
      I0 => p_reg_reg_i_29_n_2,
      I1 => phi_ln695_fu_176_reg(6),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => \p_reg_reg_i_22__0_n_2\,
      I4 => p_reg_reg_i_25_n_2,
      O => \^b\(6)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2230_p0(0)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => phi_ln695_fu_176_reg(5),
      I2 => \^select_ln675_reg_2411_reg[8]_0\,
      I3 => \p_reg_reg_i_22__0_n_2\,
      I4 => \p_reg_reg_i_30__1_n_2\,
      O => \^b\(5)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F757"
    )
        port map (
      I0 => p_reg_reg_i_25_n_2,
      I1 => \p_reg_reg_i_31__1_n_2\,
      I2 => \p_reg_reg_i_22__0_n_2\,
      I3 => \^select_ln675_reg_2411_reg[8]_0\,
      I4 => phi_ln695_fu_176_reg(4),
      O => \^b\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27 : entity is "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27 is
  signal grp_fu_2221_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => grp_fu_2221_p0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 1) => B(12 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21 downto 8) => P(13 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(7),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(7)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(6),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(6)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(5)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(4)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(3)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(2)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(1)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => grp_fu_2221_p0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    CEA2 : out STD_LOGIC;
    phi_ln695_fu_176_reg_10_sp_1 : out STD_LOGIC;
    p_reg_reg_i_51 : out STD_LOGIC;
    phi_ln695_fu_176_reg_12_sp_1 : out STD_LOGIC;
    p_reg_reg_i_57_0 : out STD_LOGIC;
    p_reg_reg_i_60_0 : out STD_LOGIC;
    phi_ln695_fu_176_reg_8_sp_1 : out STD_LOGIC;
    \phi_ln695_fu_176_reg[15]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_i_45_0 : in STD_LOGIC;
    \p_reg_reg_i_41__0_0\ : in STD_LOGIC;
    \p_reg_reg_i_41__0_1\ : in STD_LOGIC;
    p_reg_reg_i_32_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_36_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_8__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_8__1_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_reg_reg_i_35__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_33__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln686_reg_2396_reg[0]\ : in STD_LOGIC;
    \icmp_ln686_reg_2396_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_28 : entity is "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_28 is
  signal \^cea2\ : STD_LOGIC;
  signal grp_fu_2212_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_i_104_n_2 : STD_LOGIC;
  signal p_reg_reg_i_112_n_2 : STD_LOGIC;
  signal p_reg_reg_i_113_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_43__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_44_n_2 : STD_LOGIC;
  signal p_reg_reg_i_45_n_2 : STD_LOGIC;
  signal p_reg_reg_i_46_n_2 : STD_LOGIC;
  signal p_reg_reg_i_47_n_2 : STD_LOGIC;
  signal p_reg_reg_i_48_n_2 : STD_LOGIC;
  signal p_reg_reg_i_49_n_2 : STD_LOGIC;
  signal \^p_reg_reg_i_51\ : STD_LOGIC;
  signal p_reg_reg_i_52_n_2 : STD_LOGIC;
  signal p_reg_reg_i_53_n_2 : STD_LOGIC;
  signal p_reg_reg_i_54_n_2 : STD_LOGIC;
  signal p_reg_reg_i_55_n_2 : STD_LOGIC;
  signal \^p_reg_reg_i_57_0\ : STD_LOGIC;
  signal p_reg_reg_i_57_n_2 : STD_LOGIC;
  signal p_reg_reg_i_58_n_2 : STD_LOGIC;
  signal \^p_reg_reg_i_60_0\ : STD_LOGIC;
  signal p_reg_reg_i_60_n_2 : STD_LOGIC;
  signal p_reg_reg_i_79_n_2 : STD_LOGIC;
  signal p_reg_reg_i_80_n_2 : STD_LOGIC;
  signal p_reg_reg_i_81_n_2 : STD_LOGIC;
  signal p_reg_reg_i_82_n_2 : STD_LOGIC;
  signal p_reg_reg_i_85_n_2 : STD_LOGIC;
  signal p_reg_reg_i_95_n_2 : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal \^phi_ln695_fu_176_reg[15]\ : STD_LOGIC;
  signal phi_ln695_fu_176_reg_10_sn_1 : STD_LOGIC;
  signal phi_ln695_fu_176_reg_12_sn_1 : STD_LOGIC;
  signal phi_ln695_fu_176_reg_8_sn_1 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_42 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of p_reg_reg_i_44 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of p_reg_reg_i_47 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of p_reg_reg_i_52 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of p_reg_reg_i_54 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of p_reg_reg_i_81 : label is "soft_lutpair247";
begin
  CEA2 <= \^cea2\;
  p_reg_reg_i_51 <= \^p_reg_reg_i_51\;
  p_reg_reg_i_57_0 <= \^p_reg_reg_i_57_0\;
  p_reg_reg_i_60_0 <= \^p_reg_reg_i_60_0\;
  \phi_ln695_fu_176_reg[15]\ <= \^phi_ln695_fu_176_reg[15]\;
  phi_ln695_fu_176_reg_10_sp_1 <= phi_ln695_fu_176_reg_10_sn_1;
  phi_ln695_fu_176_reg_12_sp_1 <= phi_ln695_fu_176_reg_12_sn_1;
  phi_ln695_fu_176_reg_8_sp_1 <= phi_ln695_fu_176_reg_8_sn_1;
\icmp_ln686_reg_2396[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln686_reg_2396_reg[0]\,
      I1 => \icmp_ln686_reg_2396_reg[0]_0\(0),
      O => \^cea2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => grp_fu_2212_p0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 1) => B(12 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^cea2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cea2\,
      CEP => \^cea2\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21 downto 8) => P(13 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => O(3),
      I1 => p_reg_reg_i_36_0(4),
      I2 => \p_reg_reg_i_8__1_0\(4),
      I3 => \p_reg_reg_i_8__1\(5),
      O => p_reg_reg_i_104_n_2
    );
p_reg_reg_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => O(1),
      I1 => p_reg_reg_i_36_0(2),
      I2 => \p_reg_reg_i_8__1_0\(1),
      I3 => \p_reg_reg_i_8__1\(2),
      O => p_reg_reg_i_112_n_2
    );
p_reg_reg_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_reg_reg_i_32_0(1),
      I1 => p_reg_reg_i_32_0(0),
      I2 => p_reg_reg_i_32_0(2),
      O => p_reg_reg_i_113_n_2
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(7),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(7)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(6),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(6)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(5)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(4)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(3)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(2)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(1)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => phi_ln695_fu_176_reg_10_sn_1,
      I2 => \^p_reg_reg_i_51\,
      I3 => phi_ln695_fu_176_reg_12_sn_1,
      I4 => \^p_reg_reg_i_57_0\,
      I5 => \^p_reg_reg_i_60_0\,
      O => grp_fu_2212_p0(0)
    );
p_reg_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFF"
    )
        port map (
      I0 => \p_reg_reg_i_43__0_n_2\,
      I1 => p_reg_reg_i_44_n_2,
      I2 => p_reg_reg_i_45_n_2,
      I3 => p_reg_reg_i_46_n_2,
      I4 => phi_ln695_fu_176_reg_8_sn_1,
      I5 => p_reg_reg_i_47_n_2,
      O => phi_ln695_fu_176_reg_10_sn_1
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => p_reg_reg_i_48_n_2,
      I1 => p_reg_reg_i_49_n_2,
      I2 => CO(0),
      I3 => sel0(6),
      I4 => sel0(7),
      I5 => sel0(1),
      O => \^p_reg_reg_i_51\
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAFEFFFFFFFF"
    )
        port map (
      I0 => p_reg_reg_i_52_n_2,
      I1 => p_reg_reg_i_44_n_2,
      I2 => p_reg_reg_i_53_n_2,
      I3 => p_reg_reg_i_47_n_2,
      I4 => p_reg_reg_i_54_n_2,
      I5 => \^phi_ln695_fu_176_reg[15]\,
      O => phi_ln695_fu_176_reg_12_sn_1
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => p_reg_reg_i_55_n_2,
      I1 => O(0),
      I2 => p_reg_reg_i_36_0(1),
      I3 => O(2),
      I4 => p_reg_reg_i_36_0(3),
      I5 => p_reg_reg_i_57_n_2,
      O => \^p_reg_reg_i_57_0\
    );
p_reg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => p_reg_reg_i_58_n_2,
      I1 => O(7),
      I2 => \p_reg_reg_i_8__1\(0),
      I3 => \p_reg_reg_i_8__1_0\(6),
      I4 => \p_reg_reg_i_8__1\(7),
      I5 => p_reg_reg_i_60_n_2,
      O => \^p_reg_reg_i_60_0\
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01011F0F05555"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(7),
      I1 => phi_ln695_fu_176_reg(5),
      I2 => p_reg_reg_i_79_n_2,
      I3 => phi_ln695_fu_176_reg(4),
      I4 => p_reg_reg_i_45_0,
      I5 => phi_ln695_fu_176_reg(6),
      O => phi_ln695_fu_176_reg_8_sn_1
    );
p_reg_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(14),
      I1 => p_reg_reg_i_45_0,
      I2 => phi_ln695_fu_176_reg(13),
      O => \^phi_ln695_fu_176_reg[15]\
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555559999AAA9"
    )
        port map (
      I0 => p_reg_reg_i_54_n_2,
      I1 => p_reg_reg_i_47_n_2,
      I2 => p_reg_reg_i_46_n_2,
      I3 => phi_ln695_fu_176_reg_8_sn_1,
      I4 => p_reg_reg_i_44_n_2,
      I5 => p_reg_reg_i_52_n_2,
      O => \p_reg_reg_i_43__0_n_2\
    );
p_reg_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => p_reg_reg_i_45_0,
      O => p_reg_reg_i_44_n_2
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFCFDFFCCFDCF"
    )
        port map (
      I0 => p_reg_reg_i_80_n_2,
      I1 => p_reg_reg_i_81_n_2,
      I2 => phi_ln695_fu_176_reg(6),
      I3 => p_reg_reg_i_82_n_2,
      I4 => p_reg_reg_i_45_0,
      I5 => phi_ln695_fu_176_reg(5),
      O => p_reg_reg_i_45_n_2
    );
p_reg_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(8),
      I1 => \p_reg_reg_i_41__0_0\,
      I2 => \p_reg_reg_i_41__0_1\,
      I3 => p_reg_reg_i_32_0(1),
      I4 => p_reg_reg_i_32_0(0),
      I5 => p_reg_reg_i_32_0(2),
      O => p_reg_reg_i_46_n_2
    );
p_reg_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(10),
      I1 => p_reg_reg_i_45_0,
      O => p_reg_reg_i_47_n_2
    );
p_reg_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => sel0(15),
      I1 => sel0(3),
      I2 => sel0(10),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => \p_reg_reg_i_33__0_0\(0),
      O => p_reg_reg_i_48_n_2
    );
p_reg_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(9),
      I3 => sel0(14),
      I4 => p_reg_reg_i_85_n_2,
      O => p_reg_reg_i_49_n_2
    );
p_reg_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => p_reg_reg_i_45_0,
      O => p_reg_reg_i_52_n_2
    );
p_reg_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF088F080"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(8),
      I1 => phi_ln695_fu_176_reg(6),
      I2 => p_reg_reg_i_95_n_2,
      I3 => p_reg_reg_i_45_0,
      I4 => phi_ln695_fu_176_reg(5),
      I5 => phi_ln695_fu_176_reg(7),
      O => p_reg_reg_i_53_n_2
    );
p_reg_reg_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(12),
      I1 => p_reg_reg_i_45_0,
      O => p_reg_reg_i_54_n_2
    );
p_reg_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => O(4),
      I1 => p_reg_reg_i_36_0(5),
      I2 => \p_reg_reg_i_8__1_0\(0),
      I3 => \p_reg_reg_i_8__1\(1),
      O => p_reg_reg_i_55_n_2
    );
p_reg_reg_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \p_reg_reg_i_8__1\(3),
      I1 => \p_reg_reg_i_8__1_0\(2),
      I2 => p_reg_reg_i_36_0(0),
      I3 => \p_reg_reg_i_35__0_0\(0),
      I4 => p_reg_reg_i_104_n_2,
      O => p_reg_reg_i_57_n_2
    );
p_reg_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => O(5),
      I1 => p_reg_reg_i_36_0(6),
      I2 => \p_reg_reg_i_8__1_0\(3),
      I3 => \p_reg_reg_i_8__1\(4),
      O => p_reg_reg_i_58_n_2
    );
p_reg_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \p_reg_reg_i_8__1\(6),
      I1 => \p_reg_reg_i_8__1_0\(5),
      I2 => p_reg_reg_i_36_0(7),
      I3 => O(6),
      I4 => p_reg_reg_i_112_n_2,
      O => p_reg_reg_i_60_n_2
    );
p_reg_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300575557555755"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(3),
      I1 => \p_reg_reg_i_41__0_0\,
      I2 => \p_reg_reg_i_41__0_1\,
      I3 => p_reg_reg_i_113_n_2,
      I4 => phi_ln695_fu_176_reg(1),
      I5 => phi_ln695_fu_176_reg(2),
      O => p_reg_reg_i_79_n_2
    );
p_reg_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF80"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => phi_ln695_fu_176_reg(0),
      I2 => phi_ln695_fu_176_reg(2),
      I3 => p_reg_reg_i_45_0,
      I4 => phi_ln695_fu_176_reg(3),
      I5 => phi_ln695_fu_176_reg(1),
      O => p_reg_reg_i_80_n_2
    );
p_reg_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => p_reg_reg_i_45_0,
      I2 => phi_ln695_fu_176_reg(7),
      O => p_reg_reg_i_81_n_2
    );
p_reg_reg_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0080"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => phi_ln695_fu_176_reg(2),
      I2 => phi_ln695_fu_176_reg(1),
      I3 => p_reg_reg_i_45_0,
      I4 => phi_ln695_fu_176_reg(3),
      O => p_reg_reg_i_82_n_2
    );
p_reg_reg_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(8),
      O => p_reg_reg_i_85_n_2
    );
p_reg_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFF88FF80"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => phi_ln695_fu_176_reg(2),
      I2 => phi_ln695_fu_176_reg(0),
      I3 => p_reg_reg_i_45_0,
      I4 => phi_ln695_fu_176_reg(1),
      I5 => phi_ln695_fu_176_reg(3),
      O => p_reg_reg_i_95_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEB2 : out STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7_reg : in STD_LOGIC;
    start_for_Loop_loop_height_proc2123_U0_full_n : in STD_LOGIC;
    overlyOnMat_1080_1920_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    overlay_alpha_c_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7 is
  signal \^ceb2\ : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB2 <= \^ceb2\;
p_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg,
      I1 => start_for_Loop_loop_height_proc2123_U0_full_n,
      I2 => overlyOnMat_1080_1920_U0_ap_start,
      I3 => Q(0),
      I4 => overlay_alpha_c_empty_n,
      O => \^ceb2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img_dst1_4222_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15 downto 0) => DSP_ALU_INST(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb2\,
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16 downto 0) => P(16 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_47 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEP : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_47 : entity is "overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_47 is
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img_dst1_4222_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15 downto 0) => DSP_ALU_INST(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB2,
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16 downto 0) => P(16 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_48 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEA2 : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_48 : entity is "overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_48 is
  signal \^cea2\ : STD_LOGIC;
  signal p_reg_reg_n_62 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEA2 <= \^cea2\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => B(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => img_dst1_4222_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15 downto 0) => DSP_ALU_INST(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEB2,
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^cea2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cea2\,
      CEP => \^cea2\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_62,
      P(44) => p_reg_reg_n_63,
      P(43) => p_reg_reg_n_64,
      P(42) => p_reg_reg_n_65,
      P(41) => p_reg_reg_n_66,
      P(40) => p_reg_reg_n_67,
      P(39) => p_reg_reg_n_68,
      P(38) => p_reg_reg_n_69,
      P(37) => p_reg_reg_n_70,
      P(36) => p_reg_reg_n_71,
      P(35) => p_reg_reg_n_72,
      P(34) => p_reg_reg_n_73,
      P(33) => p_reg_reg_n_74,
      P(32) => p_reg_reg_n_75,
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16 downto 0) => P(16 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => Q(0),
      O => \^cea2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln59_reg_434_pp0_iter6_reg : in STD_LOGIC;
    \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    img_dst2_data_empty_n : in STD_LOGIC;
    img_dst1_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0 is
  signal \^cea2\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_2__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_3 : label is "soft_lutpair219";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_RnM : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_i_2__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_i_3__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_i_4__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_i_6__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_i_7__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_i_8__1\ : label is "soft_lutpair219";
begin
  CEA2 <= \^cea2\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => icmp_ln59_reg_434_pp0_iter6_reg,
      I1 => \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\,
      I2 => img_out_data_full_n,
      I3 => \ap_enable_reg_pp0_iter1_i_2__0_n_2\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => img_dst2_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter1_i_3_n_2,
      I3 => img_dst1_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\,
      O => \ap_enable_reg_pp0_iter1_i_2__0_n_2\
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => and_ln67_reg_448,
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      O => ap_enable_reg_pp0_iter1_i_3_n_2
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_0_in(23 downto 16),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17) => p_n_90,
      P(16) => p_n_91,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^cea2\
    );
\p_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(23)
    );
\p_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(22)
    );
\p_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(21)
    );
\p_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(20)
    );
\p_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(19)
    );
\p_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(18)
    );
\p_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(17)
    );
\p_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_45 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_45 : entity is "overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_45 is
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_RnM : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \p_i_3__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p_i_4__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p_i_5__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_i_6__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p_i_7__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p_i_8__0\ : label is "soft_lutpair215";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_0_in(15 downto 8),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17) => p_n_90,
      P(16) => p_n_91,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(15)
    );
\p_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(14)
    );
\p_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(13)
    );
\p_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(12)
    );
\p_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(11)
    );
\p_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(10)
    );
\p_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(9)
    );
\p_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_46 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_46 : entity is "overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_46 is
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_RnM : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_i_10 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of p_i_3 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of p_i_4 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of p_i_5 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of p_i_6 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of p_i_7 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of p_i_8 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of p_i_9 : label is "soft_lutpair212";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_0_in(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17) => p_n_90,
      P(16) => p_n_91,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
p_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(0)
    );
p_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(7)
    );
p_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(6)
    );
p_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(5)
    );
p_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(4)
    );
p_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(3)
    );
p_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(2)
    );
p_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln59_reg_434_pp0_iter1_reg,
      I2 => and_ln67_reg_448,
      O => p_0_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_9_reg_321_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal PB_out_overlap_V_2_1_fu_1562_p4 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_val2_9_reg_321_reg[13]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  P(13 downto 0) <= \^p\(13 downto 0);
  \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) <= \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0);
  \p_Val2_9_reg_321_reg[13]\(13 downto 0) <= \^p_val2_9_reg_321_reg[13]\(13 downto 0);
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => PB_out_overlap_V_2_1_fu_1562_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(0),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_2_1_fu_1562_p4(14),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(13),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(12),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(11),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(10),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(9),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(8),
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(1),
      I2 => PB_out_overlap_V_2_1_fu_1562_p4(15),
      I3 => empty_32_reg_2438_pp1_iter6_reg,
      O => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(7),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(6),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(5),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(4),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(3),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(2),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(1),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(0),
      O => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2\
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2\,
      DI(5) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2\,
      DI(4) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2\,
      DI(3) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2\,
      DI(2) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2\,
      DI(1) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2\,
      DI(0) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2\,
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 8),
      S(7) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2\,
      S(5 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(5 downto 0)
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_9\,
      DI(7) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2\,
      DI(6) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2\,
      DI(5) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2\,
      DI(4) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2\,
      DI(3) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2\,
      DI(2) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2\,
      DI(1) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2\,
      DI(0) => \accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2\,
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      S(7 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(7 downto 0)
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_2_1_fu_1562_p4(14),
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(14),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(12),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(11),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(10),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(9),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(8),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PB_out_overlap_V_2_1_fu_1562_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(15),
      I2 => empty_32_reg_2438_pp1_iter6_reg,
      I3 => PB_out_overlap_V_2_1_fu_1562_p4(15),
      O => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2\
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(7),
      O => S(7)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(6),
      O => S(6)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(5),
      O => S(5)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(4),
      O => S(4)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(3),
      O => S(3)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(2),
      O => S(2)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(1),
      O => S(1)
    );
\accum_reg_overlap_V_2_1_1_reg_377[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(0),
      O => S(0)
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2\,
      DI(5 downto 0) => DI(5 downto 0),
      O(7 downto 0) => \^d\(7 downto 0),
      S(7) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2\,
      S(5) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2\,
      S(4) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2\,
      S(3) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2\,
      S(2) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2\,
      S(1) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2\,
      S(0) => \accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 14) => A(1 downto 0),
      A(13 downto 0) => \^p_val2_9_reg_321_reg[13]\(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 30) => PB_out_overlap_V_2_1_fu_1562_p4(15 downto 14),
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(6),
      I1 => p_Val2_8_reg_2617_reg(6),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => Q(5),
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(5),
      O => \^p_val2_9_reg_321_reg[13]\(5)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => Q(4),
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(4),
      O => \^p_val2_9_reg_321_reg[13]\(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(3),
      I1 => p_Val2_8_reg_2617_reg(3),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(2),
      I1 => p_Val2_8_reg_2617_reg(2),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(2)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(1),
      I1 => p_Val2_8_reg_2617_reg(1),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(1)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => p_Val2_8_reg_2617_reg(0),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(0)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(13),
      I1 => p_Val2_8_reg_2617_reg(13),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(13)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(12),
      I1 => p_Val2_8_reg_2617_reg(12),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(12)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(11),
      I1 => p_Val2_8_reg_2617_reg(11),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(10),
      I1 => p_Val2_8_reg_2617_reg(10),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(9),
      I1 => p_Val2_8_reg_2617_reg(9),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(8),
      I1 => p_Val2_8_reg_2617_reg(8),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(8)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(7),
      I1 => p_Val2_8_reg_2617_reg(7),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => DSP_A_B_DATA_INST,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[13]\(7)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(7),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(7),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(6),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(6),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(14),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(5),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(5),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(13),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(4),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(4),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(12),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(3),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(3),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(11),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(2),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(2),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(10),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(1),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(1),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(9),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(0),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(0),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(8),
      O => DINADIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25 : entity is "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal PB_out_overlap_V_1_1_fu_1553_p4 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_3_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  P(13 downto 0) <= \^p\(13 downto 0);
  \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) <= \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0);
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => PB_out_overlap_V_1_1_fu_1553_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => Q(0),
      O => \accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2\
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_1_1_fu_1553_p4(14),
      O => p_3_in(14)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(13),
      O => p_3_in(13)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(12),
      O => p_3_in(12)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(11),
      O => p_3_in(11)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(10),
      O => p_3_in(10)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(9),
      O => p_3_in(9)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(8),
      O => p_3_in(8)
    );
\accum_reg_overlap_V_1_0_1_reg_410[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => Q(1),
      I2 => PB_out_overlap_V_1_1_fu_1553_p4(15),
      I3 => empty_32_reg_2438_pp1_iter6_reg,
      O => \accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2\
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(7),
      O => p_3_in(7)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(6),
      O => p_3_in(6)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(5),
      O => p_3_in(5)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(4),
      O => p_3_in(4)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(3),
      O => p_3_in(3)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(2),
      O => p_3_in(2)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(1),
      O => p_3_in(1)
    );
\accum_reg_overlap_V_1_0_1_reg_410[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(0),
      O => p_3_in(0)
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_3_in(14 downto 8),
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 8),
      S(7) => \accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2\,
      S(5 downto 0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(5 downto 0)
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_3_in(7 downto 0),
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      S(7 downto 0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(7 downto 0)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_1_1_fu_1553_p4(14),
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(14),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(12),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(11),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(10),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(9),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(8),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PB_out_overlap_V_1_1_fu_1553_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      O => p_2_in(14)
    );
\accum_reg_overlap_V_1_1_1_reg_399[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(15),
      I2 => empty_32_reg_2438_pp1_iter6_reg,
      I3 => PB_out_overlap_V_1_1_fu_1553_p4(15),
      O => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2\
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(7),
      O => S(7)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(6),
      O => S(6)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(5),
      O => S(5)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(4),
      O => S(4)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(3),
      O => S(3)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(2),
      O => S(2)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(1),
      O => S(1)
    );
\accum_reg_overlap_V_1_1_1_reg_399[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(0),
      O => S(0)
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6) => p_2_in(14),
      DI(5 downto 0) => DI(5 downto 0),
      O(7 downto 0) => \^d\(7 downto 0),
      S(7) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2\,
      S(5) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2\,
      S(4) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2\,
      S(3) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2\,
      S(2) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2\,
      S(1) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2\,
      S(0) => \accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 30) => PB_out_overlap_V_1_1_fu_1553_p4(15 downto 14),
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(7),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(7),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(6),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(6),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(14),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(5),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(5),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(13),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(4),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(4),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(12),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(3),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(3),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(11),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(2),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(2),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(10),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(1),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(1),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(9),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(0),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(0),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(8),
      O => DINADIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_26 : entity is "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_26 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal PB_out_overlap_V_0_1_fu_1544_p4 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_5_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  P(13 downto 0) <= \^p\(13 downto 0);
  \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) <= \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0);
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => PB_out_overlap_V_0_1_fu_1544_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => Q(0),
      O => \accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2\
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_0_1_fu_1544_p4(14),
      O => p_5_in(14)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(13),
      O => p_5_in(13)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(12),
      O => p_5_in(12)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(11),
      O => p_5_in(11)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(10),
      O => p_5_in(10)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(9),
      O => p_5_in(9)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(8),
      O => p_5_in(8)
    );
\accum_reg_overlap_V_0_0_1_reg_432[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => Q(1),
      I2 => PB_out_overlap_V_0_1_fu_1544_p4(15),
      I3 => empty_32_reg_2438_pp1_iter6_reg,
      O => \accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2\
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(7),
      O => p_5_in(7)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(6),
      O => p_5_in(6)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(5),
      O => p_5_in(5)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(4),
      O => p_5_in(4)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(3),
      O => p_5_in(3)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(2),
      O => p_5_in(2)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(1),
      O => p_5_in(1)
    );
\accum_reg_overlap_V_0_0_1_reg_432[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(0),
      O => p_5_in(0)
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_5_in(14 downto 8),
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 8),
      S(7) => \accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2\,
      S(5 downto 0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(5 downto 0)
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_5_in(7 downto 0),
      O(7 downto 0) => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      S(7 downto 0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(7 downto 0)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => empty_32_reg_2438_pp1_iter6_reg,
      I1 => PB_out_overlap_V_0_1_fu_1544_p4(14),
      I2 => cmp117_reg_2422_pp1_iter6_reg,
      I3 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(14),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(12),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(11),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(10),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(9),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(8),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PB_out_overlap_V_0_1_fu_1544_p4(14),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      O => p_4_in(14)
    );
\accum_reg_overlap_V_0_1_1_reg_421[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(15),
      I2 => empty_32_reg_2438_pp1_iter6_reg,
      I3 => PB_out_overlap_V_0_1_fu_1544_p4(15),
      O => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2\
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(7),
      O => S(7)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(6),
      O => S(6)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(5),
      O => S(5)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(4),
      O => S(4)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(3),
      O => S(3)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(2),
      O => S(2)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(1),
      O => S(1)
    );
\accum_reg_overlap_V_0_1_1_reg_421[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => empty_32_reg_2438_pp1_iter6_reg,
      I2 => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(0),
      O => S(0)
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6) => p_4_in(14),
      DI(5 downto 0) => DI(5 downto 0),
      O(7 downto 0) => \^d\(7 downto 0),
      S(7) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2\,
      S(6) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2\,
      S(5) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2\,
      S(4) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2\,
      S(3) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2\,
      S(2) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2\,
      S(1) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2\,
      S(0) => \accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 30) => PB_out_overlap_V_0_1_fu_1544_p4(15 downto 14),
      P(29 downto 16) => \^p\(13 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(7),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(7),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(6),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(6),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(14),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(5),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(5),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(13),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(4),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(4),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(12),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(3),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(3),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(11),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(2),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(2),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(10),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(1),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(1),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(9),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => O(0),
      I2 => ram_reg_bram_0_0,
      I3 => \^d\(0),
      I4 => p_Result_6_reg_2632,
      I5 => \^empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(8),
      O => DINADIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0 is
  port (
    CEA2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_2_0_1_reg_257_reg[15]\ : in STD_LOGIC;
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_246_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_2_1_1_reg_246_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_2_0_1_reg_257_reg[7]\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_0\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_1\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_2\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_3\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_4\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_5\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_6\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_0\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_1\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_2\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_3\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_4\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_5\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_6\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0 is
  signal \^cea2\ : STD_LOGIC;
  signal PB_out_V_2_1_fu_566_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEA2 <= \^cea2\;
\add_ln211_18_fu_800_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_5\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(5),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(13),
      O => S(5)
    );
\add_ln211_18_fu_800_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_4\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(4),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(12),
      O => S(4)
    );
\add_ln211_18_fu_800_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_3\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(3),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(11),
      O => S(3)
    );
\add_ln211_18_fu_800_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_2\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(2),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(10),
      O => S(2)
    );
\add_ln211_18_fu_800_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_1\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(1),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(9),
      O => S(1)
    );
\add_ln211_18_fu_800_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_0\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(0),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(8),
      O => S(0)
    );
\add_ln211_18_fu_800_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22DDD2DD2222D222"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg[15]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(7),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(15),
      O => S(7)
    );
\add_ln211_18_fu_800_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[15]_6\,
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(6),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_2_1_fu_566_p4(14),
      O => S(6)
    );
add_ln211_18_fu_800_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_5\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(6),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6)
    );
add_ln211_18_fu_800_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_4\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(5),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5)
    );
add_ln211_18_fu_800_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_3\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(4),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4)
    );
add_ln211_18_fu_800_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_2\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(3),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3)
    );
add_ln211_18_fu_800_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_1\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(2),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2)
    );
add_ln211_18_fu_800_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_0\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1)
    );
add_ln211_18_fu_800_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(0),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0)
    );
add_ln211_18_fu_800_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_0_1_reg_257_reg[7]_6\,
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(7),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7)
    );
\add_ln211_19_fu_842_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(13),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(5),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(13),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(5)
    );
\add_ln211_19_fu_842_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(12),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(4),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(12),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(4)
    );
\add_ln211_19_fu_842_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(11),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(3),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(11),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(3)
    );
\add_ln211_19_fu_842_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(10),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(2),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(10),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(2)
    );
\add_ln211_19_fu_842_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(9),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(1),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(9),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(1)
    );
\add_ln211_19_fu_842_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(8),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(0),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(8),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(0)
    );
\add_ln211_19_fu_842_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg[15]\(7),
      I1 => tmp_6_fu_648_p3(0),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_2_1_fu_566_p4(15),
      I4 => cmp117_reg_1107_pp1_iter3_reg,
      I5 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(15),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(7)
    );
\add_ln211_19_fu_842_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(14),
      I2 => \accum_reg_V_2_1_1_reg_246_reg[15]\(6),
      I3 => tmp_6_fu_648_p3(0),
      I4 => tmp_6_fu_648_p3(1),
      I5 => PB_out_V_2_1_fu_566_p4(14),
      O => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(6)
    );
add_ln211_19_fu_842_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(6),
      I2 => PB_out_V_2_1_fu_566_p4(6),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6)
    );
add_ln211_19_fu_842_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(5),
      I2 => PB_out_V_2_1_fu_566_p4(5),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5)
    );
add_ln211_19_fu_842_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(4),
      I2 => PB_out_V_2_1_fu_566_p4(4),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4)
    );
add_ln211_19_fu_842_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(3),
      I2 => PB_out_V_2_1_fu_566_p4(3),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3)
    );
add_ln211_19_fu_842_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(2),
      I2 => PB_out_V_2_1_fu_566_p4(2),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2)
    );
add_ln211_19_fu_842_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(1),
      I2 => PB_out_V_2_1_fu_566_p4(1),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1)
    );
add_ln211_19_fu_842_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(0),
      I2 => PB_out_V_2_1_fu_566_p4(0),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0)
    );
add_ln211_19_fu_842_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(7),
      I2 => PB_out_V_2_1_fu_566_p4(7),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7)
    );
\icmp_ln686_reg_1021[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => Q(0),
      O => \^cea2\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => img_src1_4221_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^cea2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cea2\,
      CEP => \^cea2\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => PB_out_V_2_1_fu_566_p4(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35 is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_1_1_reg_268_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accum_reg_V_1_0_1_reg_279 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_1_1_1_reg_268_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35 : entity is "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35 is
  signal PB_out_V_1_1_fu_557_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
\add_ln211_16_fu_716_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(13),
      I2 => Q(5),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(13),
      O => S(5)
    );
\add_ln211_16_fu_716_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(12),
      I2 => Q(4),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(12),
      O => S(4)
    );
\add_ln211_16_fu_716_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(11),
      I2 => Q(3),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(11),
      O => S(3)
    );
\add_ln211_16_fu_716_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(10),
      I2 => Q(2),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(10),
      O => S(2)
    );
\add_ln211_16_fu_716_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(9),
      I2 => Q(1),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(9),
      O => S(1)
    );
\add_ln211_16_fu_716_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(8),
      I2 => Q(0),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(8),
      O => S(0)
    );
\add_ln211_16_fu_716_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22DDD2DD2222D222"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(15),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      I2 => Q(7),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(15),
      O => S(7)
    );
\add_ln211_16_fu_716_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(14),
      I2 => Q(6),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(14),
      O => S(6)
    );
add_ln211_16_fu_716_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(6),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(6),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6)
    );
add_ln211_16_fu_716_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(5),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(5),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5)
    );
add_ln211_16_fu_716_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(4),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(4),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4)
    );
add_ln211_16_fu_716_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(3),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(3),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3)
    );
add_ln211_16_fu_716_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(2),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(2),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2)
    );
add_ln211_16_fu_716_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(1),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1)
    );
add_ln211_16_fu_716_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(0),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(0),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0)
    );
add_ln211_16_fu_716_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_1_0_1_reg_279(7),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_1_1_fu_557_p4(7),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7)
    );
\add_ln211_17_fu_758_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(13),
      I2 => Q(5),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(13),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(5)
    );
\add_ln211_17_fu_758_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(12),
      I2 => Q(4),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(12),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(4)
    );
\add_ln211_17_fu_758_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(11),
      I2 => Q(3),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(11),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(3)
    );
\add_ln211_17_fu_758_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(10),
      I2 => Q(2),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(10),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(2)
    );
\add_ln211_17_fu_758_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(9),
      I2 => Q(1),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(9),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(1)
    );
\add_ln211_17_fu_758_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(8),
      I2 => Q(0),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(8),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(0)
    );
\add_ln211_17_fu_758_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD2DD2222D22222"
    )
        port map (
      I0 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(15),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      I2 => Q(7),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(15),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(7)
    );
\add_ln211_17_fu_758_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(14),
      I2 => Q(6),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_1_1_fu_557_p4(14),
      O => \accum_reg_V_1_1_1_reg_268_reg[15]\(6)
    );
add_ln211_17_fu_758_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(6),
      I2 => PB_out_V_1_1_fu_557_p4(6),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6)
    );
add_ln211_17_fu_758_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(5),
      I2 => PB_out_V_1_1_fu_557_p4(5),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5)
    );
add_ln211_17_fu_758_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(4),
      I2 => PB_out_V_1_1_fu_557_p4(4),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4)
    );
add_ln211_17_fu_758_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(3),
      I2 => PB_out_V_1_1_fu_557_p4(3),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3)
    );
add_ln211_17_fu_758_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(2),
      I2 => PB_out_V_1_1_fu_557_p4(2),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2)
    );
add_ln211_17_fu_758_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(1),
      I2 => PB_out_V_1_1_fu_557_p4(1),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1)
    );
add_ln211_17_fu_758_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(0),
      I2 => PB_out_V_1_1_fu_557_p4(0),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0)
    );
add_ln211_17_fu_758_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(7),
      I2 => PB_out_V_1_1_fu_557_p4(7),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => img_src1_4221_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => PB_out_V_1_1_fu_557_p4(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_36 is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_1_1_reg_290_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accum_reg_V_0_0_1_reg_301 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_0_1_1_reg_290_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_36 : entity is "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_36 is
  signal PB_out_V_0_1_fu_548_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
\add_ln211_15_fu_674_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(13),
      I2 => Q(5),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(13),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(5)
    );
\add_ln211_15_fu_674_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(12),
      I2 => Q(4),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(12),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(4)
    );
\add_ln211_15_fu_674_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(11),
      I2 => Q(3),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(11),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(3)
    );
\add_ln211_15_fu_674_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(10),
      I2 => Q(2),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(10),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(2)
    );
\add_ln211_15_fu_674_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(9),
      I2 => Q(1),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(9),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(1)
    );
\add_ln211_15_fu_674_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(8),
      I2 => Q(0),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(8),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(0)
    );
\add_ln211_15_fu_674_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD2DD2222D22222"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(15),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      I2 => Q(7),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(15),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(7)
    );
\add_ln211_15_fu_674_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB4BB4444B44444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(14),
      I2 => Q(6),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(14),
      O => \accum_reg_V_0_1_1_reg_290_reg[15]\(6)
    );
add_ln211_15_fu_674_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(6),
      I2 => PB_out_V_0_1_fu_548_p4(6),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6)
    );
add_ln211_15_fu_674_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(5),
      I2 => PB_out_V_0_1_fu_548_p4(5),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5)
    );
add_ln211_15_fu_674_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(4),
      I2 => PB_out_V_0_1_fu_548_p4(4),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4)
    );
add_ln211_15_fu_674_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(3),
      I2 => PB_out_V_0_1_fu_548_p4(3),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3)
    );
add_ln211_15_fu_674_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(2),
      I2 => PB_out_V_0_1_fu_548_p4(2),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2)
    );
add_ln211_15_fu_674_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(1),
      I2 => PB_out_V_0_1_fu_548_p4(1),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1)
    );
add_ln211_15_fu_674_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(0),
      I2 => PB_out_V_0_1_fu_548_p4(0),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0)
    );
add_ln211_15_fu_674_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(7),
      I2 => PB_out_V_0_1_fu_548_p4(7),
      I3 => tmp_6_fu_648_p3(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7)
    );
\add_ln211_fu_620_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(13),
      I2 => Q(5),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(13),
      O => S(5)
    );
\add_ln211_fu_620_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(12),
      I2 => Q(4),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(12),
      O => S(4)
    );
\add_ln211_fu_620_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(11),
      I2 => Q(3),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(11),
      O => S(3)
    );
\add_ln211_fu_620_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(10),
      I2 => Q(2),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(10),
      O => S(2)
    );
\add_ln211_fu_620_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(9),
      I2 => Q(1),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(9),
      O => S(1)
    );
\add_ln211_fu_620_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(8),
      I2 => Q(0),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(8),
      O => S(0)
    );
\add_ln211_fu_620_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22DDD2DD2222D222"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(15),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      I2 => Q(7),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(15),
      O => S(7)
    );
\add_ln211_fu_620_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BBB4BB4444B444"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(14),
      I2 => Q(6),
      I3 => tmp_6_fu_648_p3(1),
      I4 => tmp_6_fu_648_p3(0),
      I5 => PB_out_V_0_1_fu_548_p4(14),
      O => S(6)
    );
add_ln211_fu_620_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(6),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(6),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6)
    );
add_ln211_fu_620_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(5),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(5),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5)
    );
add_ln211_fu_620_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(4),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(4),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4)
    );
add_ln211_fu_620_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(3),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(3),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3)
    );
add_ln211_fu_620_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(2),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(2),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2)
    );
add_ln211_fu_620_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(1),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(1),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1)
    );
add_ln211_fu_620_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(0),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(0),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0)
    );
add_ln211_fu_620_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_1107_pp1_iter3_reg,
      I1 => accum_reg_V_0_0_1_reg_301(7),
      I2 => tmp_6_fu_648_p3(1),
      I3 => PB_out_V_0_1_fu_548_p4(7),
      O => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => img_src1_4221_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => PB_out_V_0_1_fu_548_p4(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_Val2_9_reg_321_reg[11]\ : out STD_LOGIC;
    \Yaxis_overlap_en_reg_2627_reg[0]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[13]\ : out STD_LOGIC;
    \p_Val2_9_reg_321_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_8_reg_2617_reg[12]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[15]\ : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_9_sp_1 : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_10_sp_1 : out STD_LOGIC;
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    \p_reg_reg_i_3__3\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    \Yaxis_overlap_en_reg_2627_reg[0]_i_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_443_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_454_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_454_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_2_0_1_reg_454_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_2_0_1_reg_454_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4 is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_V_2_1_fu_1496_p4 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^yaxis_overlap_en_reg_2627_reg[0]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^p_val2_8_reg_2617_reg[12]\ : STD_LOGIC;
  signal \^p_val2_8_reg_2617_reg[13]\ : STD_LOGIC;
  signal \^p_val2_8_reg_2617_reg[15]\ : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_10_sn_1 : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_9_sn_1 : STD_LOGIC;
  signal \^p_val2_9_reg_321_reg[11]\ : STD_LOGIC;
  signal \^p_val2_9_reg_321_reg[15]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_2_0_1_reg_454_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_2_0_1_reg_454_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_2_0_1_reg_454_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  A(6 downto 0) <= \^a\(6 downto 0);
  P(14 downto 0) <= \^p\(14 downto 0);
  \Yaxis_overlap_en_reg_2627_reg[0]\ <= \^yaxis_overlap_en_reg_2627_reg[0]\;
  \p_Val2_8_reg_2617_reg[12]\ <= \^p_val2_8_reg_2617_reg[12]\;
  \p_Val2_8_reg_2617_reg[13]\ <= \^p_val2_8_reg_2617_reg[13]\;
  \p_Val2_8_reg_2617_reg[15]\ <= \^p_val2_8_reg_2617_reg[15]\;
  p_Val2_8_reg_2617_reg_10_sp_1 <= p_Val2_8_reg_2617_reg_10_sn_1;
  p_Val2_8_reg_2617_reg_9_sp_1 <= p_Val2_8_reg_2617_reg_9_sn_1;
  \p_Val2_9_reg_321_reg[11]\ <= \^p_val2_9_reg_321_reg[11]\;
  \p_Val2_9_reg_321_reg[15]\(1 downto 0) <= \^p_val2_9_reg_321_reg[15]\(1 downto 0);
\DDR_wr_en_tmp_reg_2528[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(5),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Q(5),
      O => p_Val2_8_reg_2617_reg_10_sn_1
    );
\Yaxis_overlap_en_reg_2627[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(4),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Q(4),
      O => p_Val2_8_reg_2617_reg_9_sn_1
    );
\accum_reg_V_2_0_1_reg_454[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(14),
      O => p_7_in(14)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(13),
      O => p_7_in(13)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(12),
      O => p_7_in(12)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(11),
      O => p_7_in(11)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(10),
      O => p_7_in(10)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(9),
      O => p_7_in(9)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(8),
      O => p_7_in(8)
    );
\accum_reg_V_2_0_1_reg_454[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_V_2_0_1_reg_454_reg[15]_0\(0),
      I2 => PB_out_V_2_1_fu_1496_p4(15),
      I3 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      O => \accum_reg_V_2_0_1_reg_454[15]_i_9_n_2\
    );
\accum_reg_V_2_0_1_reg_454[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(7),
      O => p_7_in(7)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(6),
      O => p_7_in(6)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(5),
      O => p_7_in(5)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(4),
      O => p_7_in(4)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(3),
      O => p_7_in(3)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(2),
      O => p_7_in(2)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(1),
      O => p_7_in(1)
    );
\accum_reg_V_2_0_1_reg_454[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(0),
      O => p_7_in(0)
    );
\accum_reg_V_2_0_1_reg_454_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_2_0_1_reg_454_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_7_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \accum_reg_V_2_0_1_reg_454[15]_i_9_n_2\,
      S(6 downto 0) => \accum_reg_V_2_0_1_reg_454_reg[15]_1\(6 downto 0)
    );
\accum_reg_V_2_0_1_reg_454_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_7_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => \accum_reg_V_2_0_1_reg_454_reg[7]\(7 downto 0)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(14),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(6)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(13),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(13),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(5)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(12),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(12),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(4)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(11),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(11),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(3)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(10),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(10),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(2)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(9),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(9),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(1)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(8),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(8),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(0)
    );
\accum_reg_V_2_1_1_reg_443[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => cmp117_reg_2422_pp1_iter6_reg,
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(15),
      I2 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I3 => PB_out_V_2_1_fu_1496_p4(15),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(7)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(7),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(7),
      O => S(7)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(6),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(6),
      O => S(6)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(5),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(5),
      O => S(5)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(4),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(4),
      O => S(4)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(3),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(3),
      O => S(3)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(2),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(2),
      O => S(2)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(1),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(1),
      O => S(1)
    );
\accum_reg_V_2_1_1_reg_443[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      I2 => \accum_reg_V_2_0_1_reg_454_reg[15]\(0),
      I3 => cmp117_reg_2422_pp1_iter6_reg,
      I4 => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 15) => \^a\(6 downto 5),
      A(14) => DSP_ALU_INST_1(9),
      A(13 downto 12) => \^a\(4 downto 3),
      A(11 downto 6) => DSP_ALU_INST_1(8 downto 3),
      A(5) => \^a\(2),
      A(4 downto 3) => DSP_ALU_INST_1(2 downto 1),
      A(2 downto 1) => \^a\(1 downto 0),
      A(0) => DSP_ALU_INST_1(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => PB_out_V_2_1_fu_1496_p4(15),
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \^p_val2_9_reg_321_reg[15]\(1),
      I1 => \^p_val2_8_reg_2617_reg[13]\,
      I2 => \^p_val2_9_reg_321_reg[11]\,
      I3 => \^p_val2_8_reg_2617_reg[12]\,
      I4 => \^p_val2_9_reg_321_reg[15]\(0),
      O => \^a\(6)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC00A0A0CC0A0A0"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => DSP_A_B_DATA_INST,
      I3 => p_Val2_8_reg_2617_reg(3),
      I4 => DSP_A_B_DATA_INST_0,
      I5 => Q(3),
      O => \^a\(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0000C000CAA"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => p_Val2_8_reg_2617_reg(2),
      I3 => DSP_A_B_DATA_INST_0,
      I4 => Q(2),
      I5 => DSP_A_B_DATA_INST_2,
      O => \^a\(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47FFFFFFFF"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(1),
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(1),
      I3 => p_Val2_8_reg_2617_reg(0),
      I4 => Q(0),
      I5 => \^yaxis_overlap_en_reg_2627_reg[0]\,
      O => \^a\(0)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(8),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Q(8),
      O => \^p_val2_8_reg_2617_reg[13]\
    );
p_reg_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2000000"
    )
        port map (
      I0 => Q(6),
      I1 => DSP_A_B_DATA_INST_0,
      I2 => p_Val2_8_reg_2617_reg(6),
      I3 => p_Val2_8_reg_2617_reg_9_sn_1,
      I4 => \p_reg_reg_i_3__3\,
      I5 => p_Val2_8_reg_2617_reg_10_sn_1,
      O => \^p_val2_9_reg_321_reg[11]\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(10),
      I1 => p_Val2_8_reg_2617_reg(10),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[15]\(1)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222A88888880"
    )
        port map (
      I0 => \^yaxis_overlap_en_reg_2627_reg[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => \^p_val2_8_reg_2617_reg[12]\,
      I3 => \^p_val2_9_reg_321_reg[11]\,
      I4 => \^p_val2_8_reg_2617_reg[13]\,
      I5 => \^p_val2_8_reg_2617_reg[15]\,
      O => \^a\(5)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(7),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Q(7),
      O => \^p_val2_8_reg_2617_reg[12]\
    );
p_reg_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Yaxis_overlap_en_reg_2627,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Yaxis_overlap_en_2_reg_332,
      O => \^yaxis_overlap_en_reg_2627_reg[0]\
    );
p_reg_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(10),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I3 => Q(10),
      O => \^p_val2_8_reg_2617_reg[15]\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => Q(9),
      I1 => p_Val2_8_reg_2617_reg(9),
      I2 => Yaxis_overlap_en_2_reg_332,
      I3 => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => Yaxis_overlap_en_reg_2627,
      O => \^p_val2_9_reg_321_reg[15]\(0)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAAA808"
    )
        port map (
      I0 => \^yaxis_overlap_en_reg_2627_reg[0]\,
      I1 => Q(7),
      I2 => DSP_A_B_DATA_INST_0,
      I3 => p_Val2_8_reg_2617_reg(7),
      I4 => \^p_val2_9_reg_321_reg[11]\,
      I5 => \^p_val2_8_reg_2617_reg[13]\,
      O => \^a\(4)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC00A0A0CC0A0A0"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332,
      I1 => Yaxis_overlap_en_reg_2627,
      I2 => \^p_val2_9_reg_321_reg[11]\,
      I3 => p_Val2_8_reg_2617_reg(7),
      I4 => DSP_A_B_DATA_INST_0,
      I5 => Q(7),
      O => \^a\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_1_0_1_reg_476_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23 : entity is "overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_V_1_1_fu_1487_p4 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \accum_reg_V_1_0_1_reg_476[15]_i_9_n_2\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_1_0_1_reg_476_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_1_0_1_reg_476_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_1_0_1_reg_476_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\accum_reg_V_1_0_1_reg_476[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(14),
      O => p_9_in(14)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(13),
      O => p_9_in(13)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(12),
      O => p_9_in(12)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(11),
      O => p_9_in(11)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(10),
      O => p_9_in(10)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(9),
      O => p_9_in(9)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(8),
      O => p_9_in(8)
    );
\accum_reg_V_1_0_1_reg_476[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I1 => Q(0),
      I2 => PB_out_V_1_1_fu_1487_p4(15),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      O => \accum_reg_V_1_0_1_reg_476[15]_i_9_n_2\
    );
\accum_reg_V_1_0_1_reg_476[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(7),
      O => p_9_in(7)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(6),
      O => p_9_in(6)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(5),
      O => p_9_in(5)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(4),
      O => p_9_in(4)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(3),
      O => p_9_in(3)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(2),
      O => p_9_in(2)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(1),
      O => p_9_in(1)
    );
\accum_reg_V_1_0_1_reg_476[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(0),
      O => p_9_in(0)
    );
\accum_reg_V_1_0_1_reg_476_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_1_0_1_reg_476_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_3\,
      CO(5) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_4\,
      CO(4) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_5\,
      CO(3) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_6\,
      CO(2) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_7\,
      CO(1) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_8\,
      CO(0) => \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_9_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \accum_reg_V_1_0_1_reg_476[15]_i_9_n_2\,
      S(6 downto 0) => \accum_reg_V_1_0_1_reg_476_reg[15]_0\(6 downto 0)
    );
\accum_reg_V_1_0_1_reg_476_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_9_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => \accum_reg_V_1_0_1_reg_476_reg[7]\(7 downto 0)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(14),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(14),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(6)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(13),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(13),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(5)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(12),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(12),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(4)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(11),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(11),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(3)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(10),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(10),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(2)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(9),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(9),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(1)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(8),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(8),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(0)
    );
\accum_reg_V_1_1_1_reg_465[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(15),
      I2 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I3 => PB_out_V_1_1_fu_1487_p4(15),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(7),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(7),
      O => S(7)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(6),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(6),
      O => S(6)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(5),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(5),
      O => S(5)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(4),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(4),
      O => S(4)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(3),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(3),
      O => S(3)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(2),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(2),
      O => S(2)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(1),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(1),
      O => S(1)
    );
\accum_reg_V_1_1_1_reg_465[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      I2 => \accum_reg_V_1_0_1_reg_476_reg[15]\(0),
      I3 => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      I4 => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => PB_out_V_1_1_fu_1487_p4(15),
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_0_1_reg_498_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_24 : entity is "overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_24 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_V_0_1_fu_1478_p4 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \accum_reg_V_0_0_1_reg_498[15]_i_11_n_2\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_9\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accum_reg_V_0_0_1_reg_498_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accum_reg_V_0_0_1_reg_498_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \accum_reg_V_0_0_1_reg_498_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\accum_reg_V_0_0_1_reg_498[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(8),
      O => p_11_in(8)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I1 => Q(0),
      I2 => PB_out_V_0_1_fu_1478_p4(15),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      O => \accum_reg_V_0_0_1_reg_498[15]_i_11_n_2\
    );
\accum_reg_V_0_0_1_reg_498[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(14),
      O => p_11_in(14)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(13),
      O => p_11_in(13)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(12),
      O => p_11_in(12)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(11),
      O => p_11_in(11)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(10),
      O => p_11_in(10)
    );
\accum_reg_V_0_0_1_reg_498[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(9),
      O => p_11_in(9)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(7),
      O => p_11_in(7)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(6),
      O => p_11_in(6)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(5),
      O => p_11_in(5)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(4),
      O => p_11_in(4)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(3),
      O => p_11_in(3)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(2),
      O => p_11_in(2)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(1),
      O => p_11_in(1)
    );
\accum_reg_V_0_0_1_reg_498[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(0),
      O => p_11_in(0)
    );
\accum_reg_V_0_0_1_reg_498_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_accum_reg_V_0_0_1_reg_498_reg[15]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_3\,
      CO(5) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_4\,
      CO(4) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_5\,
      CO(3) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_6\,
      CO(2) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_7\,
      CO(1) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_8\,
      CO(0) => \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => p_11_in(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \accum_reg_V_0_0_1_reg_498[15]_i_11_n_2\,
      S(6 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6 downto 0)
    );
\accum_reg_V_0_0_1_reg_498_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2\,
      CO(6) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_3\,
      CO(5) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_4\,
      CO(4) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_5\,
      CO(3) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_6\,
      CO(2) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_7\,
      CO(1) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_8\,
      CO(0) => \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_9\,
      DI(7 downto 0) => p_11_in(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[7]\(7 downto 0)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(15),
      I2 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I3 => PB_out_V_0_1_fu_1478_p4(15),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(14),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(14),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(14),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(6)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(13),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(13),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(13),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(5)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(12),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(12),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(12),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(4)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(11),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(11),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(11),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(3)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(10),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(10),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(10),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(2)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(9),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(9),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(9),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(1)
    );
\accum_reg_V_0_1_1_reg_487[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(8),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(8),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(8),
      O => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(0)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(7),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(7),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7),
      O => S(7)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(6),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(6),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(6),
      O => S(6)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(5),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(5),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(5),
      O => S(5)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(4),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(4),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(4),
      O => S(4)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(3),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(3),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(3),
      O => S(3)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(2),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(2),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(2),
      O => S(2)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(1),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(1),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(1),
      O => S(1)
    );
\accum_reg_V_0_1_1_reg_487[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \^p\(0),
      I1 => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      I2 => \accum_reg_V_0_0_1_reg_498_reg[15]\(0),
      I3 => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      I4 => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => PB_out_V_0_1_fu_1478_p4(15),
      P(30 downto 16) => \^p\(14 downto 0),
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000100000001000000011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => P(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 25) => img_out_4220_din(7 downto 0),
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16) => p_reg_reg_n_91,
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_43 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_43 : entity is "overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_43 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000100000001000000011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => P(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 25) => img_out_4220_din(7 downto 0),
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16) => p_reg_reg_n_91,
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_44 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_44 : entity is "overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_44 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000100000001000000011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => P(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 25) => img_out_4220_din(7 downto 0),
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16) => p_reg_reg_n_91,
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_reg_reg_i_26__0\ : out STD_LOGIC;
    \p_reg_reg_i_32__0_0\ : out STD_LOGIC;
    \p_reg_reg_i_30__0_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    shl_ln_fu_822_p3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_16__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_16__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sub_ln216_2_fu_830_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2 is
  signal \^a\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_16__1_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_20__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_21__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_22__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_23__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_24__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_25__0_n_2\ : STD_LOGIC;
  signal \^p_reg_reg_i_26__0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0_n_2\ : STD_LOGIC;
  signal \^p_reg_reg_i_30__0_0\ : STD_LOGIC;
  signal \p_reg_reg_i_30__0_n_2\ : STD_LOGIC;
  signal \^p_reg_reg_i_32__0_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_33__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_34__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_35__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_36__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_37__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_38__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_39_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_40__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_41_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_66__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_16__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_reg_reg_i_16__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_33__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_reg_reg_i_34__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_reg_reg_i_40__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of p_reg_reg_i_41 : label is "soft_lutpair255";
begin
  A(8 downto 0) <= \^a\(8 downto 0);
  CO(0) <= \^co\(0);
  \p_reg_reg_i_26__0\ <= \^p_reg_reg_i_26__0\;
  \p_reg_reg_i_30__0_0\ <= \^p_reg_reg_i_30__0_0\;
  \p_reg_reg_i_32__0_0\ <= \^p_reg_reg_i_32__0_0\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 14) => \^a\(8 downto 7),
      A(13) => DSP_ALU_INST_0(5),
      A(12) => \^a\(6),
      A(11) => DSP_ALU_INST_0(4),
      A(10) => \^a\(5),
      A(9) => DSP_ALU_INST_0(3),
      A(8) => \^a\(4),
      A(7 downto 6) => DSP_ALU_INST_0(2 downto 1),
      A(5 downto 3) => \^a\(3 downto 1),
      A(2) => DSP_ALU_INST_0(0),
      A(1) => \^a\(0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => P(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(3),
      O => \^a\(3)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(2),
      O => \^a\(2)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(1),
      O => \^a\(1)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(0),
      O => \^a\(0)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_reg_reg_i_16__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => \p_reg_reg_i_16__1_n_5\,
      CO(3) => \p_reg_reg_i_16__1_n_6\,
      CO(2) => \p_reg_reg_i_16__1_n_7\,
      CO(1) => \p_reg_reg_i_16__1_n_8\,
      CO(0) => \p_reg_reg_i_16__1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_p_reg_reg_i_16__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \p_reg_reg_i_20__1_n_2\,
      S(4) => \p_reg_reg_i_21__1_n_2\,
      S(3) => \p_reg_reg_i_22__1_n_2\,
      S(2) => \p_reg_reg_i_23__0_n_2\,
      S(1) => \p_reg_reg_i_24__0_n_2\,
      S(0) => \p_reg_reg_i_25__0_n_2\
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(5),
      I1 => sub_ln216_2_fu_830_p2(4),
      I2 => sub_ln216_2_fu_830_p2(0),
      I3 => sub_ln216_2_fu_830_p2(2),
      I4 => sub_ln216_2_fu_830_p2(1),
      I5 => sub_ln216_2_fu_830_p2(3),
      O => \^p_reg_reg_i_26__0\
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_reg_reg_i_27__1_n_2\,
      I1 => sub_ln216_2_fu_830_p2(29),
      I2 => sub_ln216_2_fu_830_p2(28),
      I3 => sub_ln216_2_fu_830_p2(30),
      I4 => \p_reg_reg_i_29__0_n_2\,
      I5 => \p_reg_reg_i_30__0_n_2\,
      O => \^p_reg_reg_i_30__0_0\
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(22),
      I1 => sub_ln216_2_fu_830_p2(21),
      I2 => sub_ln216_2_fu_830_p2(27),
      I3 => sub_ln216_2_fu_830_p2(24),
      I4 => \p_reg_reg_i_32__0_n_2\,
      O => \^p_reg_reg_i_32__0_0\
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(8),
      O => \^a\(8)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"61"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(7),
      I1 => \p_reg_reg_i_33__1_n_2\,
      I2 => shl_ln_fu_822_p3(15),
      O => \p_reg_reg_i_20__1_n_2\
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(6),
      I1 => \p_reg_reg_i_34__1_n_2\,
      I2 => shl_ln_fu_822_p3(14),
      I3 => \p_reg_reg_i_35__1_n_2\,
      O => \p_reg_reg_i_21__1_n_2\
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006909009"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(3),
      I1 => shl_ln_fu_822_p3(11),
      I2 => shl_ln_fu_822_p3(10),
      I3 => \p_reg_reg_i_36__0_n_2\,
      I4 => \p_reg_reg_i_16__1_1\(2),
      I5 => \p_reg_reg_i_37__0_n_2\,
      O => \p_reg_reg_i_22__1_n_2\
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA9555"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(0),
      I1 => \p_reg_reg_i_16__1_0\(7),
      I2 => \p_reg_reg_i_38__0_n_2\,
      I3 => \p_reg_reg_i_16__1_0\(6),
      I4 => shl_ln_fu_822_p3(8),
      I5 => p_reg_reg_i_39_n_2,
      O => \p_reg_reg_i_23__0_n_2\
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006909009"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_0\(5),
      I1 => shl_ln_fu_822_p3(5),
      I2 => shl_ln_fu_822_p3(4),
      I3 => \p_reg_reg_i_40__0_n_2\,
      I4 => \p_reg_reg_i_16__1_0\(4),
      I5 => p_reg_reg_i_41_n_2,
      O => \p_reg_reg_i_24__0_n_2\
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900924420000"
    )
        port map (
      I0 => shl_ln_fu_822_p3(1),
      I1 => \p_reg_reg_i_16__1_0\(1),
      I2 => shl_ln_fu_822_p3(2),
      I3 => \p_reg_reg_i_16__1_0\(2),
      I4 => \p_reg_reg_i_16__1_0\(0),
      I5 => shl_ln_fu_822_p3(0),
      O => \p_reg_reg_i_25__0_n_2\
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(25),
      I1 => sub_ln216_2_fu_830_p2(26),
      I2 => sub_ln216_2_fu_830_p2(20),
      I3 => sub_ln216_2_fu_830_p2(23),
      O => \p_reg_reg_i_27__1_n_2\
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(16),
      I1 => sub_ln216_2_fu_830_p2(19),
      I2 => sub_ln216_2_fu_830_p2(13),
      I3 => sub_ln216_2_fu_830_p2(14),
      O => \p_reg_reg_i_29__0_n_2\
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(7),
      O => \^a\(7)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(6),
      I1 => sub_ln216_2_fu_830_p2(7),
      I2 => sub_ln216_2_fu_830_p2(8),
      I3 => sub_ln216_2_fu_830_p2(11),
      O => \p_reg_reg_i_30__0_n_2\
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln216_2_fu_830_p2(9),
      I1 => sub_ln216_2_fu_830_p2(10),
      I2 => sub_ln216_2_fu_830_p2(15),
      I3 => sub_ln216_2_fu_830_p2(12),
      I4 => sub_ln216_2_fu_830_p2(18),
      I5 => sub_ln216_2_fu_830_p2(17),
      O => \p_reg_reg_i_32__0_n_2\
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(5),
      I1 => \p_reg_reg_i_16__1_1\(3),
      I2 => \p_reg_reg_i_66__0_n_2\,
      I3 => \p_reg_reg_i_16__1_1\(4),
      I4 => \p_reg_reg_i_16__1_1\(6),
      O => \p_reg_reg_i_33__1_n_2\
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(4),
      I1 => \p_reg_reg_i_66__0_n_2\,
      I2 => \p_reg_reg_i_16__1_1\(3),
      I3 => \p_reg_reg_i_16__1_1\(5),
      O => \p_reg_reg_i_34__1_n_2\
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E77B7B7BBDDEDEDE"
    )
        port map (
      I0 => shl_ln_fu_822_p3(12),
      I1 => \p_reg_reg_i_16__1_1\(5),
      I2 => \p_reg_reg_i_16__1_1\(4),
      I3 => \p_reg_reg_i_66__0_n_2\,
      I4 => \p_reg_reg_i_16__1_1\(3),
      I5 => shl_ln_fu_822_p3(13),
      O => \p_reg_reg_i_35__1_n_2\
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(0),
      I1 => \p_reg_reg_i_16__1_0\(6),
      I2 => \p_reg_reg_i_38__0_n_2\,
      I3 => \p_reg_reg_i_16__1_0\(7),
      I4 => \p_reg_reg_i_16__1_1\(1),
      O => \p_reg_reg_i_36__0_n_2\
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => shl_ln_fu_822_p3(9),
      I1 => \p_reg_reg_i_16__1_0\(7),
      I2 => \p_reg_reg_i_38__0_n_2\,
      I3 => \p_reg_reg_i_16__1_0\(6),
      I4 => \p_reg_reg_i_16__1_1\(0),
      I5 => \p_reg_reg_i_16__1_1\(1),
      O => \p_reg_reg_i_37__0_n_2\
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_0\(4),
      I1 => \p_reg_reg_i_16__1_0\(1),
      I2 => \p_reg_reg_i_16__1_0\(0),
      I3 => \p_reg_reg_i_16__1_0\(2),
      I4 => \p_reg_reg_i_16__1_0\(3),
      I5 => \p_reg_reg_i_16__1_0\(5),
      O => \p_reg_reg_i_38__0_n_2\
    );
p_reg_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E77BBDDE"
    )
        port map (
      I0 => shl_ln_fu_822_p3(6),
      I1 => \p_reg_reg_i_16__1_0\(7),
      I2 => \p_reg_reg_i_16__1_0\(6),
      I3 => \p_reg_reg_i_38__0_n_2\,
      I4 => shl_ln_fu_822_p3(7),
      O => p_reg_reg_i_39_n_2
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_0\(1),
      I1 => \p_reg_reg_i_16__1_0\(0),
      I2 => \p_reg_reg_i_16__1_0\(2),
      I3 => \p_reg_reg_i_16__1_0\(3),
      O => \p_reg_reg_i_40__0_n_2\
    );
p_reg_reg_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => shl_ln_fu_822_p3(3),
      I1 => \p_reg_reg_i_16__1_0\(2),
      I2 => \p_reg_reg_i_16__1_0\(0),
      I3 => \p_reg_reg_i_16__1_0\(1),
      I4 => \p_reg_reg_i_16__1_0\(3),
      O => p_reg_reg_i_41_n_2
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(6),
      O => \^a\(6)
    );
\p_reg_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_reg_reg_i_16__1_1\(1),
      I1 => \p_reg_reg_i_16__1_0\(7),
      I2 => \p_reg_reg_i_38__0_n_2\,
      I3 => \p_reg_reg_i_16__1_0\(6),
      I4 => \p_reg_reg_i_16__1_1\(0),
      I5 => \p_reg_reg_i_16__1_1\(2),
      O => \p_reg_reg_i_66__0_n_2\
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(5),
      O => \^a\(5)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p_reg_reg_i_26__0\,
      I2 => \^p_reg_reg_i_30__0_0\,
      I3 => \^p_reg_reg_i_32__0_0\,
      I4 => DSP_A_B_DATA_INST,
      I5 => phi_ln695_fu_176_reg(4),
      O => \^a\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21 : entity is "overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 1) => A(14 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => P(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \phi_ln695_fu_176_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_22 : entity is "overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_22 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal \^phi_ln695_fu_176_reg[13]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  \phi_ln695_fu_176_reg[13]\(5 downto 0) <= \^phi_ln695_fu_176_reg[13]\(5 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 14) => A(8 downto 7),
      A(13) => \^phi_ln695_fu_176_reg[13]\(5),
      A(12) => A(6),
      A(11) => \^phi_ln695_fu_176_reg[13]\(4),
      A(10) => A(5),
      A(9) => \^phi_ln695_fu_176_reg[13]\(3),
      A(8) => A(4),
      A(7 downto 6) => \^phi_ln695_fu_176_reg[13]\(2 downto 1),
      A(5 downto 3) => A(3 downto 1),
      A(2) => \^phi_ln695_fu_176_reg[13]\(0),
      A(1) => A(0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => P(15 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => phi_ln695_fu_176_reg(1),
      I5 => DSP_A_B_DATA_INST_2,
      O => \^phi_ln695_fu_176_reg[13]\(1)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => phi_ln695_fu_176_reg(0),
      I5 => DSP_A_B_DATA_INST_2,
      O => \^phi_ln695_fu_176_reg[13]\(0)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => phi_ln695_fu_176_reg(5),
      O => \^phi_ln695_fu_176_reg[13]\(5)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => phi_ln695_fu_176_reg(4),
      O => \^phi_ln695_fu_176_reg[13]\(4)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => phi_ln695_fu_176_reg(3),
      O => \^phi_ln695_fu_176_reg[13]\(3)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2AAA20000"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => phi_ln695_fu_176_reg(2),
      O => \^phi_ln695_fu_176_reg[13]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0 is
  port (
    start_for_Loop_loop_height_proc2123_U0_full_n : out STD_LOGIC;
    Loop_loop_height_proc2123_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    overlyOnMat_1080_1920_U0_ap_start : in STD_LOGIC;
    Loop_loop_height_proc2123_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0 is
  signal \^loop_loop_height_proc2123_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_loop_loop_height_proc2123_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair286";
begin
  Loop_loop_height_proc2123_U0_ap_start <= \^loop_loop_height_proc2123_u0_ap_start\;
  start_for_Loop_loop_height_proc2123_U0_full_n <= \^start_for_loop_loop_height_proc2123_u0_full_n\;
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^loop_loop_height_proc2123_u0_ap_start\,
      I1 => \internal_full_n_i_2__3_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__4_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_2\,
      Q => \^loop_loop_height_proc2123_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_loop_loop_height_proc2123_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_2\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^loop_loop_height_proc2123_u0_ap_start\,
      I1 => Loop_loop_height_proc2123_U0_ap_ready,
      I2 => \^start_for_loop_loop_height_proc2123_u0_full_n\,
      I3 => overlyOnMat_1080_1920_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__3_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_2\,
      Q => \^start_for_loop_loop_height_proc2123_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__4_n_2\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => overlyOnMat_1080_1920_U0_ap_start,
      I2 => \^start_for_loop_loop_height_proc2123_u0_full_n\,
      I3 => Loop_loop_height_proc2123_U0_ap_ready,
      I4 => \^loop_loop_height_proc2123_u0_ap_start\,
      O => \mOutPtr[1]_i_1__4_n_2\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_2__2_n_2\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => Loop_loop_height_proc2123_U0_ap_ready,
      I1 => \^loop_loop_height_proc2123_u0_ap_start\,
      I2 => start_once_reg,
      I3 => overlyOnMat_1080_1920_U0_ap_start,
      I4 => \^start_for_loop_loop_height_proc2123_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__4_n_2\,
      D => \mOutPtr[0]_i_1__4_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__4_n_2\,
      D => \mOutPtr[1]_i_2__2_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0 is
  port (
    start_for_duplicate_1080_1920_U0_full_n : out STD_LOGIC;
    duplicate_1080_1920_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_overlyOnMat_1080_1920_U0_full_n : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0 is
  signal \^duplicate_1080_1920_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_2_n_2 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_duplicate_1080_1920_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair288";
begin
  duplicate_1080_1920_U0_ap_start <= \^duplicate_1080_1920_u0_ap_start\;
  start_for_duplicate_1080_1920_U0_full_n <= \^start_for_duplicate_1080_1920_u0_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^duplicate_1080_1920_u0_ap_start\,
      I3 => ap_ready,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^duplicate_1080_1920_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_i_2_n_2,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_duplicate_1080_1920_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^duplicate_1080_1920_u0_ap_start\,
      I1 => ap_ready,
      I2 => \^start_for_duplicate_1080_1920_u0_full_n\,
      I3 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I4 => start_once_reg,
      O => internal_full_n_i_2_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^start_for_duplicate_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__0_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I2 => \^start_for_duplicate_1080_1920_u0_full_n\,
      I3 => ap_ready,
      I4 => \^duplicate_1080_1920_u0_ap_start\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_2_n_2\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => ap_ready,
      I1 => \^duplicate_1080_1920_u0_ap_start\,
      I2 => start_once_reg,
      I3 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I4 => \^start_for_duplicate_1080_1920_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_2\,
      D => \mOutPtr[0]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_2\,
      D => \mOutPtr[1]_i_2_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0 is
  port (
    start_for_overlyOnMat_1080_1920_U0_full_n : out STD_LOGIC;
    overlyOnMat_1080_1920_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_duplicate_1080_1920_U0_full_n : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0 is
  signal \internal_empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_3__0_n_2\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_2\ : STD_LOGIC;
  signal \^overlyonmat_1080_1920_u0_ap_start\ : STD_LOGIC;
  signal \^start_for_overlyonmat_1080_1920_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair290";
begin
  overlyOnMat_1080_1920_U0_ap_start <= \^overlyonmat_1080_1920_u0_ap_start\;
  start_for_overlyOnMat_1080_1920_U0_full_n <= \^start_for_overlyonmat_1080_1920_u0_full_n\;
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E000E0A0E0A0E0"
    )
        port map (
      I0 => \^overlyonmat_1080_1920_u0_ap_start\,
      I1 => \internal_full_n_i_2__0_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__0_n_2\,
      O => \internal_empty_n_i_1__0_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_2\,
      Q => \^overlyonmat_1080_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__0_n_2\,
      I1 => \internal_full_n_i_3__0_n_2\,
      I2 => mOutPtr(1),
      I3 => \^start_for_overlyonmat_1080_1920_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_2\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^overlyonmat_1080_1920_u0_ap_start\,
      I1 => ap_ready,
      I2 => \^start_for_overlyonmat_1080_1920_u0_full_n\,
      I3 => start_for_duplicate_1080_1920_U0_full_n,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__0_n_2\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__0_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_2\,
      Q => \^start_for_overlyonmat_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__1_n_2\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__0_n_2\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_duplicate_1080_1920_U0_full_n,
      I2 => \^start_for_overlyonmat_1080_1920_u0_full_n\,
      I3 => ap_ready,
      I4 => \^overlyonmat_1080_1920_u0_ap_start\,
      O => \mOutPtr[2]_i_1_n_2\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2_n_2\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => ap_ready,
      I1 => \^overlyonmat_1080_1920_u0_ap_start\,
      I2 => start_once_reg,
      I3 => start_for_duplicate_1080_1920_U0_full_n,
      I4 => \^start_for_overlyonmat_1080_1920_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_2\,
      D => \mOutPtr[0]_i_1__1_n_2\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_2\,
      D => \mOutPtr[1]_i_1__0_n_2\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_2\,
      D => \mOutPtr[2]_i_2_n_2\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0 is
  port (
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n : out STD_LOGIC;
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    duplicate_1080_1920_U0_ap_start : in STD_LOGIC;
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0 is
  signal \internal_empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\ : STD_LOGIC;
  signal \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair293";
begin
  resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start <= \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\;
  start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n <= \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\,
      I1 => \internal_full_n_i_2__2_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__3_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_2\,
      Q => \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_2\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070000000000000"
    )
        port map (
      I0 => \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\,
      I1 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      I2 => \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I5 => duplicate_1080_1920_U0_ap_start,
      O => \internal_full_n_i_2__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_2\,
      Q => \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__2_n_2\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF080008000800"
    )
        port map (
      I0 => duplicate_1080_1920_U0_ap_start,
      I1 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I2 => start_once_reg,
      I3 => \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\,
      I4 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      I5 => \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\,
      O => \mOutPtr[1]_i_1__3_n_2\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_2__1_n_2\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      I1 => \^resize_2_9_1080_1920_1080_1920_1_2_u0_ap_start\,
      I2 => duplicate_1080_1920_U0_ap_start,
      I3 => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      I4 => start_once_reg,
      I5 => \^start_for_resize_2_9_1080_1920_1080_1920_1_2_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_2\,
      D => \mOutPtr[0]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_2\,
      D => \mOutPtr[1]_i_2__1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0 is
  port (
    resize_2_9_1080_1920_320_320_1_2_U0_ap_start : out STD_LOGIC;
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    duplicate_1080_1920_U0_ap_start : in STD_LOGIC;
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0 is
  signal \internal_empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\ : STD_LOGIC;
  signal \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair294";
begin
  resize_2_9_1080_1920_320_320_1_2_U0_ap_start <= \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\;
  start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n <= \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\;
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\,
      I1 => \internal_empty_n_i_2__1_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__2_n_2\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070000000000000"
    )
        port map (
      I0 => \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\,
      I1 => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      I2 => \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I5 => duplicate_1080_1920_U0_ap_start,
      O => \internal_empty_n_i_2__1_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_2\,
      Q => \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_2\,
      Q => \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__3_n_2\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF080008000800"
    )
        port map (
      I0 => duplicate_1080_1920_U0_ap_start,
      I1 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I2 => start_once_reg,
      I3 => \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\,
      I4 => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      I5 => \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\,
      O => \mOutPtr[1]_i_1__2_n_2\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_2__0_n_2\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      I1 => \^resize_2_9_1080_1920_320_320_1_2_u0_ap_start\,
      I2 => duplicate_1080_1920_U0_ap_start,
      I3 => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      I4 => start_once_reg,
      I5 => \^start_for_resize_2_9_1080_1920_320_320_1_2_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_2\,
      D => \mOutPtr[0]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_2\,
      D => \mOutPtr[1]_i_2__0_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_191_reg[0]\ : out STD_LOGIC;
    indvar_flatten_reg_2020 : out STD_LOGIC;
    indvar_flatten_reg_202_reg_8_sp_1 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    indvar_flatten_reg_202_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    img_src1_data_empty_n : in STD_LOGIC;
    img_dst1_data_full_n : in STD_LOGIC;
    icmp_ln809_reg_1093_pp1_iter4_reg : in STD_LOGIC;
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_2\ : STD_LOGIC;
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal \icmp_ln686_reg_1021[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_1021[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_1021[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_1021[0]_i_6_n_2\ : STD_LOGIC;
  signal \^indvar_flatten_reg_2020\ : STD_LOGIC;
  signal indvar_flatten_reg_202_reg_8_sn_1 : STD_LOGIC;
  signal ouput_buffer_0_0_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ouput_buffer_0_0_V_ce0 : STD_LOGIC;
  signal ouput_buffer_0_0_V_we0 : STD_LOGIC;
  signal \^t_v_reg_191_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__2\ : label is "soft_lutpair234";
begin
  E(0) <= \^e\(0);
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
  indvar_flatten_reg_2020 <= \^indvar_flatten_reg_2020\;
  indvar_flatten_reg_202_reg_8_sp_1 <= indvar_flatten_reg_202_reg_8_sn_1;
  \t_V_reg_191_reg[0]\ <= \^t_v_reg_191_reg[0]\;
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__1_n_2\,
      I1 => ram_reg_bram_0_0(0),
      I2 => ram_reg_bram_0_0(3),
      I3 => ram_reg_bram_0_0(1),
      I4 => \ap_CS_fsm[2]_i_4__1_n_2\,
      O => \^t_v_reg_191_reg[0]\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => ram_reg_bram_0_0(5),
      I1 => ram_reg_bram_0_0(4),
      I2 => ram_reg_bram_0_0(9),
      I3 => ram_reg_bram_0_0(7),
      O => \ap_CS_fsm[2]_i_3__1_n_2\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => ram_reg_bram_0_0(10),
      I1 => ram_reg_bram_0_0(8),
      I2 => ram_reg_bram_0_0(6),
      I3 => ram_reg_bram_0_0(2),
      O => \ap_CS_fsm[2]_i_4__1_n_2\
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFBFBFBFB"
    )
        port map (
      I0 => \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => img_src1_data_empty_n,
      I3 => img_dst1_data_full_n,
      I4 => icmp_ln809_reg_1093_pp1_iter4_reg,
      I5 => \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\,
      O => \^ap_block_pp1_stage0_subdone\
    );
\col_index_3_reg_213[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\,
      O => \^e\(0)
    );
\col_index_reg_1048[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => \^ap_block_pp1_stage0_subdone\,
      I3 => ap_enable_reg_pp1_iter0,
      O => \^indvar_flatten_reg_2020\
    );
\icmp_ln686_reg_1021[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln686_reg_1021[0]_i_3_n_2\,
      I1 => indvar_flatten_reg_202_reg(8),
      I2 => indvar_flatten_reg_202_reg(12),
      I3 => indvar_flatten_reg_202_reg(5),
      I4 => \icmp_ln686_reg_1021[0]_i_4_n_2\,
      I5 => \icmp_ln686_reg_1021[0]_i_5_n_2\,
      O => indvar_flatten_reg_202_reg_8_sn_1
    );
\icmp_ln686_reg_1021[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg(9),
      I1 => indvar_flatten_reg_202_reg(16),
      I2 => indvar_flatten_reg_202_reg(7),
      I3 => indvar_flatten_reg_202_reg(17),
      I4 => indvar_flatten_reg_202_reg(0),
      I5 => indvar_flatten_reg_202_reg(13),
      O => \icmp_ln686_reg_1021[0]_i_3_n_2\
    );
\icmp_ln686_reg_1021[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg(19),
      I1 => indvar_flatten_reg_202_reg(10),
      I2 => indvar_flatten_reg_202_reg(15),
      I3 => indvar_flatten_reg_202_reg(4),
      O => \icmp_ln686_reg_1021[0]_i_4_n_2\
    );
\icmp_ln686_reg_1021[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg(14),
      I1 => indvar_flatten_reg_202_reg(18),
      I2 => indvar_flatten_reg_202_reg(3),
      I3 => indvar_flatten_reg_202_reg(20),
      I4 => \icmp_ln686_reg_1021[0]_i_6_n_2\,
      O => \icmp_ln686_reg_1021[0]_i_5_n_2\
    );
\icmp_ln686_reg_1021[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg(6),
      I1 => indvar_flatten_reg_202_reg(2),
      I2 => indvar_flatten_reg_202_reg(11),
      I3 => indvar_flatten_reg_202_reg(1),
      O => \icmp_ln686_reg_1021[0]_i_6_n_2\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ouput_buffer_0_0_V_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 1) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 1),
      DOUTADOUT(0) => DOUTADOUT(0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ouput_buffer_0_0_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => \^e\(0),
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ouput_buffer_0_0_V_we0,
      WEA(0) => ouput_buffer_0_0_V_we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \^indvar_flatten_reg_2020\,
      O => ouput_buffer_0_0_V_ce0
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(2),
      I4 => ram_reg_bram_0_1(2),
      O => ouput_buffer_0_0_V_address0(2)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(1),
      I4 => ram_reg_bram_0_1(1),
      O => ouput_buffer_0_0_V_address0(1)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(0),
      I4 => ram_reg_bram_0_1(0),
      O => ouput_buffer_0_0_V_address0(0)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => Q(0),
      I1 => \^t_v_reg_191_reg[0]\,
      I2 => \^indvar_flatten_reg_2020\,
      O => ouput_buffer_0_0_V_we0
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(10),
      I4 => ram_reg_bram_0_1(10),
      O => ouput_buffer_0_0_V_address0(10)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(9),
      I4 => ram_reg_bram_0_1(9),
      O => ouput_buffer_0_0_V_address0(9)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(8),
      I4 => ram_reg_bram_0_1(8),
      O => ouput_buffer_0_0_V_address0(8)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(7),
      I4 => ram_reg_bram_0_1(7),
      O => ouput_buffer_0_0_V_address0(7)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(6),
      I4 => ram_reg_bram_0_1(6),
      O => ouput_buffer_0_0_V_address0(6)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(5),
      I4 => ram_reg_bram_0_1(5),
      O => ouput_buffer_0_0_V_address0(5)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(4),
      I4 => ram_reg_bram_0_1(4),
      O => ouput_buffer_0_0_V_address0(4)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40BF00"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg_8_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_bram_0_0(3),
      I4 => ram_reg_bram_0_1(3),
      O => ouput_buffer_0_0_V_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram is
  port (
    ouput_buffer_0_0_V_we0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \t_V_reg_277_reg[1]\ : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_buffer_wr_en_reg_2522_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    img_dst2_data_full_n : in STD_LOGIC;
    img_src2_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\ : in STD_LOGIC;
    icmp_ln809_reg_2613_pp1_iter7_reg : in STD_LOGIC;
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\ : in STD_LOGIC;
    DDR_wr_en_tmp_reg_2528_pp1_iter7_reg : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_bram_0_i_17__1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_bram_0_i_17__1_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln211_8_fu_2157_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \^ouput_buffer_0_0_v_we0\ : STD_LOGIC;
  signal ouput_buffer_2_0_V_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ouput_buffer_2_0_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_bram_0_i_17__1_n_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_4\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__1_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_4\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__1_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_19__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_20__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_21__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_22__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_23__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_24__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_25__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_26__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_27__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_28__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_29__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_30__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_31__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_32__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__1_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__1_n_2\ : STD_LOGIC;
  signal \^t_v_reg_277_reg[1]\ : STD_LOGIC;
  signal \trunc_ln211_2_reg_2727[7]_i_3_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ouput_buffer_2_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_17__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_18__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \trunc_ln211_2_reg_2727[7]_i_2\ : label is "soft_lutpair264";
begin
  ADDRARDADDR(8 downto 0) <= \^addrardaddr\(8 downto 0);
  O(7 downto 0) <= \^o\(7 downto 0);
  WEA(0) <= \^wea\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  full_n_reg <= \^full_n_reg\;
  ouput_buffer_0_0_V_we0 <= \^ouput_buffer_0_0_v_we0\;
  \t_V_reg_277_reg[1]\ <= \^t_v_reg_277_reg[1]\;
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ram_reg_bram_0_5(0),
      I2 => ram_reg_bram_0_5(5),
      I3 => ram_reg_bram_0_5(6),
      I4 => ram_reg_bram_0_5(7),
      I5 => ram_reg_bram_0_5(8),
      O => \^t_v_reg_277_reg[1]\
    );
\icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE0EE"
    )
        port map (
      I0 => \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2\,
      I1 => img_dst2_data_full_n,
      I2 => img_src2_data_empty_n,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\,
      O => \^full_n_reg\
    );
\icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln809_reg_2613_pp1_iter7_reg,
      I1 => \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\,
      I2 => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      O => \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \^addrardaddr\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => Q(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => DINADIN(7 downto 0),
      DINADIN(7 downto 0) => ouput_buffer_2_0_V_d0(7 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 0) => ouput_buffer_2_0_V_q1(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^ouput_buffer_0_0_v_we0\,
      ENBWREN => ram_reg_bram_0_1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(6),
      I2 => ram_reg_bram_0_7,
      I3 => D(6),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(6),
      O => ouput_buffer_2_0_V_d0(6)
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(0),
      O => \^addrardaddr\(1)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(5),
      I2 => ram_reg_bram_0_7,
      I3 => D(5),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(5),
      O => ouput_buffer_2_0_V_d0(5)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => p_Result_6_reg_2632,
      O => \^addrardaddr\(0)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(4),
      I2 => ram_reg_bram_0_7,
      I3 => D(4),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(4),
      O => ouput_buffer_2_0_V_d0(4)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(3),
      I2 => ram_reg_bram_0_7,
      I3 => D(3),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(3),
      O => ouput_buffer_2_0_V_d0(3)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(2),
      I2 => ram_reg_bram_0_7,
      I3 => D(2),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(2),
      O => ouput_buffer_2_0_V_d0(2)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(1),
      I2 => ram_reg_bram_0_7,
      I3 => D(1),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(1),
      O => ouput_buffer_2_0_V_d0(1)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(0),
      I2 => ram_reg_bram_0_7,
      I3 => D(0),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(0),
      O => ouput_buffer_2_0_V_d0(0)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_bram_0_i_18__1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED\(7),
      CO(6) => \ram_reg_bram_0_i_17__1_n_3\,
      CO(5) => \ram_reg_bram_0_i_17__1_n_4\,
      CO(4) => \ram_reg_bram_0_i_17__1_n_5\,
      CO(3) => \ram_reg_bram_0_i_17__1_n_6\,
      CO(2) => \ram_reg_bram_0_i_17__1_n_7\,
      CO(1) => \ram_reg_bram_0_i_17__1_n_8\,
      CO(0) => \ram_reg_bram_0_i_17__1_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => ouput_buffer_2_0_V_q1(14 downto 8),
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => \ram_reg_bram_0_i_19__1_n_2\,
      S(6) => \ram_reg_bram_0_i_20__1_n_2\,
      S(5) => \ram_reg_bram_0_i_21__1_n_2\,
      S(4) => \ram_reg_bram_0_i_22__1_n_2\,
      S(3) => \ram_reg_bram_0_i_23__1_n_2\,
      S(2) => \ram_reg_bram_0_i_24__1_n_2\,
      S(1) => \ram_reg_bram_0_i_25__1_n_2\,
      S(0) => \ram_reg_bram_0_i_26__1_n_2\
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_bram_0_i_18__1_n_2\,
      CO(6) => \ram_reg_bram_0_i_18__1_n_3\,
      CO(5) => \ram_reg_bram_0_i_18__1_n_4\,
      CO(4) => \ram_reg_bram_0_i_18__1_n_5\,
      CO(3) => \ram_reg_bram_0_i_18__1_n_6\,
      CO(2) => \ram_reg_bram_0_i_18__1_n_7\,
      CO(1) => \ram_reg_bram_0_i_18__1_n_8\,
      CO(0) => \ram_reg_bram_0_i_18__1_n_9\,
      DI(7 downto 0) => ouput_buffer_2_0_V_q1(7 downto 0),
      O(7 downto 0) => add_ln211_8_fu_2157_p2(7 downto 0),
      S(7) => \ram_reg_bram_0_i_27__1_n_2\,
      S(6) => \ram_reg_bram_0_i_28__1_n_2\,
      S(5) => \ram_reg_bram_0_i_29__1_n_2\,
      S(4) => \ram_reg_bram_0_i_30__1_n_2\,
      S(3) => \ram_reg_bram_0_i_31__1_n_2\,
      S(2) => \ram_reg_bram_0_i_32__1_n_2\,
      S(1) => \ram_reg_bram_0_i_33__1_n_2\,
      S(0) => \ram_reg_bram_0_i_34__1_n_2\
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(15),
      I1 => \ram_reg_bram_0_i_17__1_0\(15),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(15),
      O => \ram_reg_bram_0_i_19__1_n_2\
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAAAAAEAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^full_n_reg\,
      I2 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I3 => ram_reg_bram_0_2,
      I4 => ram_reg_bram_0_3,
      I5 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      O => \^ouput_buffer_0_0_v_we0\
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(14),
      I1 => \ram_reg_bram_0_i_17__1_0\(14),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(14),
      O => \ram_reg_bram_0_i_20__1_n_2\
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(13),
      I1 => \ram_reg_bram_0_i_17__1_0\(13),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(13),
      O => \ram_reg_bram_0_i_21__1_n_2\
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(12),
      I1 => \ram_reg_bram_0_i_17__1_0\(12),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(12),
      O => \ram_reg_bram_0_i_22__1_n_2\
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(11),
      I1 => \ram_reg_bram_0_i_17__1_0\(11),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(11),
      O => \ram_reg_bram_0_i_23__1_n_2\
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(10),
      I1 => \ram_reg_bram_0_i_17__1_0\(10),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(10),
      O => \ram_reg_bram_0_i_24__1_n_2\
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(9),
      I1 => \ram_reg_bram_0_i_17__1_0\(9),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(9),
      O => \ram_reg_bram_0_i_25__1_n_2\
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(8),
      I1 => \ram_reg_bram_0_i_17__1_0\(8),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(8),
      O => \ram_reg_bram_0_i_26__1_n_2\
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(7),
      I1 => \ram_reg_bram_0_i_17__1_0\(7),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(7),
      O => \ram_reg_bram_0_i_27__1_n_2\
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAAAAAEAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => \^full_n_reg\,
      I2 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I3 => ram_reg_bram_0_2,
      I4 => ram_reg_bram_0_3,
      I5 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      O => \^wea\(0)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(6),
      I1 => \ram_reg_bram_0_i_17__1_0\(6),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(6),
      O => \ram_reg_bram_0_i_28__1_n_2\
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(5),
      I1 => \ram_reg_bram_0_i_17__1_0\(5),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(5),
      O => \ram_reg_bram_0_i_29__1_n_2\
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(4),
      I1 => \ram_reg_bram_0_i_17__1_0\(4),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(4),
      O => \ram_reg_bram_0_i_30__1_n_2\
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(3),
      I1 => \ram_reg_bram_0_i_17__1_0\(3),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(3),
      O => \ram_reg_bram_0_i_31__1_n_2\
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(2),
      I1 => \ram_reg_bram_0_i_17__1_0\(2),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(2),
      O => \ram_reg_bram_0_i_32__1_n_2\
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(1),
      I1 => \ram_reg_bram_0_i_17__1_0\(1),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(1),
      O => \ram_reg_bram_0_i_33__1_n_2\
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_2_0_V_q1(0),
      I1 => \ram_reg_bram_0_i_17__1_0\(0),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__1_1\(0),
      O => \ram_reg_bram_0_i_34__1_n_2\
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(8),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(7),
      O => \^addrardaddr\(8)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(6),
      O => \^addrardaddr\(7)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(5),
      O => \^addrardaddr\(6)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(4),
      O => \^addrardaddr\(5)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(3),
      O => \^addrardaddr\(4)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(2),
      O => \^addrardaddr\(3)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => add_ln211_8_fu_2157_p2(7),
      I2 => ram_reg_bram_0_7,
      I3 => D(7),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_8(7),
      O => ouput_buffer_2_0_V_d0(7)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAA0AAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      I4 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I5 => ram_reg_bram_0_9(1),
      O => \^addrardaddr\(2)
    );
\t_V_reg_277[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => \^t_v_reg_277_reg[1]\,
      I2 => ram_reg_bram_0_5(3),
      I3 => ram_reg_bram_0_5(4),
      I4 => ram_reg_bram_0_5(2),
      O => \^ap_cs_fsm_reg[1]\
    );
\trunc_ln211_2_reg_2727[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => add_ln211_8_fu_2157_p2(7),
      O => ram_reg_bram_0_0(0)
    );
\trunc_ln211_2_reg_2727[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(1),
      I1 => add_ln211_8_fu_2157_p2(7),
      I2 => \^o\(0),
      O => ram_reg_bram_0_0(1)
    );
\trunc_ln211_2_reg_2727[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(0),
      I2 => add_ln211_8_fu_2157_p2(7),
      I3 => \^o\(1),
      O => ram_reg_bram_0_0(2)
    );
\trunc_ln211_2_reg_2727[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^o\(1),
      I2 => add_ln211_8_fu_2157_p2(7),
      I3 => \^o\(0),
      I4 => \^o\(2),
      O => ram_reg_bram_0_0(3)
    );
\trunc_ln211_2_reg_2727[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_8_fu_2157_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => ram_reg_bram_0_0(4)
    );
\trunc_ln211_2_reg_2727[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(5),
      I1 => \trunc_ln211_2_reg_2727[7]_i_3_n_2\,
      O => ram_reg_bram_0_0(5)
    );
\trunc_ln211_2_reg_2727[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(6),
      I1 => \trunc_ln211_2_reg_2727[7]_i_3_n_2\,
      I2 => \^o\(5),
      O => ram_reg_bram_0_0(6)
    );
\trunc_ln211_2_reg_2727[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(7),
      I1 => \^o\(5),
      I2 => \trunc_ln211_2_reg_2727[7]_i_3_n_2\,
      I3 => \^o\(6),
      O => ram_reg_bram_0_0(7)
    );
\trunc_ln211_2_reg_2727[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_8_fu_2157_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => \trunc_ln211_2_reg_2727[7]_i_3_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ouput_buffer_0_0_V_we0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_bram_0_i_17__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_bram_0_i_17__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19 : entity is "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19 is
  signal \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln211_5_fu_2106_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ouput_buffer_1_0_V_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ouput_buffer_1_0_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_bram_0_i_17__0_n_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_4\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_17__0_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_4\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_18__0_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_19__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_20__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_21__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_22__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_23__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_24__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_25__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_26__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_27__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_28__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_29__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_30__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_31__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_32__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__0_n_2\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__0_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \DDR_write_data_V_1_0_1_fu_184[7]_i_1\ : label is "soft_lutpair261";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ouput_buffer_1_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_17__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_18__0\ : label is 35;
begin
  O(7 downto 0) <= \^o\(7 downto 0);
\DDR_write_data_V_1_0_1_fu_184[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => add_ln211_5_fu_2106_p2(7),
      O => ram_reg_bram_0_0(0)
    );
\DDR_write_data_V_1_0_1_fu_184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(1),
      I1 => add_ln211_5_fu_2106_p2(7),
      I2 => \^o\(0),
      O => ram_reg_bram_0_0(1)
    );
\DDR_write_data_V_1_0_1_fu_184[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(0),
      I2 => add_ln211_5_fu_2106_p2(7),
      I3 => \^o\(1),
      O => ram_reg_bram_0_0(2)
    );
\DDR_write_data_V_1_0_1_fu_184[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^o\(1),
      I2 => add_ln211_5_fu_2106_p2(7),
      I3 => \^o\(0),
      I4 => \^o\(2),
      O => ram_reg_bram_0_0(3)
    );
\DDR_write_data_V_1_0_1_fu_184[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_5_fu_2106_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => ram_reg_bram_0_0(4)
    );
\DDR_write_data_V_1_0_1_fu_184[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(5),
      I1 => \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2\,
      O => ram_reg_bram_0_0(5)
    );
\DDR_write_data_V_1_0_1_fu_184[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(6),
      I1 => \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2\,
      I2 => \^o\(5),
      O => ram_reg_bram_0_0(6)
    );
\DDR_write_data_V_1_0_1_fu_184[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(7),
      I1 => \^o\(5),
      I2 => \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2\,
      I3 => \^o\(6),
      O => ram_reg_bram_0_0(7)
    );
\DDR_write_data_V_1_0_1_fu_184[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_5_fu_2106_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => Q(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => DINADIN(7 downto 0),
      DINADIN(7 downto 0) => ouput_buffer_1_0_V_d0(7 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 0) => ouput_buffer_1_0_V_q1(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ouput_buffer_0_0_V_we0,
      ENBWREN => ram_reg_bram_0_1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(6),
      I2 => ram_reg_bram_0_3,
      I3 => D(6),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(6),
      O => ouput_buffer_1_0_V_d0(6)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(5),
      I2 => ram_reg_bram_0_3,
      I3 => D(5),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(5),
      O => ouput_buffer_1_0_V_d0(5)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(4),
      I2 => ram_reg_bram_0_3,
      I3 => D(4),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(4),
      O => ouput_buffer_1_0_V_d0(4)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(3),
      I2 => ram_reg_bram_0_3,
      I3 => D(3),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(3),
      O => ouput_buffer_1_0_V_d0(3)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(2),
      I2 => ram_reg_bram_0_3,
      I3 => D(2),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(2),
      O => ouput_buffer_1_0_V_d0(2)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(1),
      I2 => ram_reg_bram_0_3,
      I3 => D(1),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(1),
      O => ouput_buffer_1_0_V_d0(1)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(0),
      I2 => ram_reg_bram_0_3,
      I3 => D(0),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(0),
      O => ouput_buffer_1_0_V_d0(0)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_bram_0_i_18__0_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED\(7),
      CO(6) => \ram_reg_bram_0_i_17__0_n_3\,
      CO(5) => \ram_reg_bram_0_i_17__0_n_4\,
      CO(4) => \ram_reg_bram_0_i_17__0_n_5\,
      CO(3) => \ram_reg_bram_0_i_17__0_n_6\,
      CO(2) => \ram_reg_bram_0_i_17__0_n_7\,
      CO(1) => \ram_reg_bram_0_i_17__0_n_8\,
      CO(0) => \ram_reg_bram_0_i_17__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => ouput_buffer_1_0_V_q1(14 downto 8),
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => \ram_reg_bram_0_i_19__0_n_2\,
      S(6) => \ram_reg_bram_0_i_20__0_n_2\,
      S(5) => \ram_reg_bram_0_i_21__0_n_2\,
      S(4) => \ram_reg_bram_0_i_22__0_n_2\,
      S(3) => \ram_reg_bram_0_i_23__0_n_2\,
      S(2) => \ram_reg_bram_0_i_24__0_n_2\,
      S(1) => \ram_reg_bram_0_i_25__0_n_2\,
      S(0) => \ram_reg_bram_0_i_26__0_n_2\
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_bram_0_i_18__0_n_2\,
      CO(6) => \ram_reg_bram_0_i_18__0_n_3\,
      CO(5) => \ram_reg_bram_0_i_18__0_n_4\,
      CO(4) => \ram_reg_bram_0_i_18__0_n_5\,
      CO(3) => \ram_reg_bram_0_i_18__0_n_6\,
      CO(2) => \ram_reg_bram_0_i_18__0_n_7\,
      CO(1) => \ram_reg_bram_0_i_18__0_n_8\,
      CO(0) => \ram_reg_bram_0_i_18__0_n_9\,
      DI(7 downto 0) => ouput_buffer_1_0_V_q1(7 downto 0),
      O(7 downto 0) => add_ln211_5_fu_2106_p2(7 downto 0),
      S(7) => \ram_reg_bram_0_i_27__0_n_2\,
      S(6) => \ram_reg_bram_0_i_28__0_n_2\,
      S(5) => \ram_reg_bram_0_i_29__0_n_2\,
      S(4) => \ram_reg_bram_0_i_30__0_n_2\,
      S(3) => \ram_reg_bram_0_i_31__0_n_2\,
      S(2) => \ram_reg_bram_0_i_32__0_n_2\,
      S(1) => \ram_reg_bram_0_i_33__0_n_2\,
      S(0) => \ram_reg_bram_0_i_34__0_n_2\
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(15),
      I1 => \ram_reg_bram_0_i_17__0_0\(15),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(15),
      O => \ram_reg_bram_0_i_19__0_n_2\
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(14),
      I1 => \ram_reg_bram_0_i_17__0_0\(14),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(14),
      O => \ram_reg_bram_0_i_20__0_n_2\
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(13),
      I1 => \ram_reg_bram_0_i_17__0_0\(13),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(13),
      O => \ram_reg_bram_0_i_21__0_n_2\
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(12),
      I1 => \ram_reg_bram_0_i_17__0_0\(12),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(12),
      O => \ram_reg_bram_0_i_22__0_n_2\
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(11),
      I1 => \ram_reg_bram_0_i_17__0_0\(11),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(11),
      O => \ram_reg_bram_0_i_23__0_n_2\
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(10),
      I1 => \ram_reg_bram_0_i_17__0_0\(10),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(10),
      O => \ram_reg_bram_0_i_24__0_n_2\
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(9),
      I1 => \ram_reg_bram_0_i_17__0_0\(9),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(9),
      O => \ram_reg_bram_0_i_25__0_n_2\
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(8),
      I1 => \ram_reg_bram_0_i_17__0_0\(8),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(8),
      O => \ram_reg_bram_0_i_26__0_n_2\
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(7),
      I1 => \ram_reg_bram_0_i_17__0_0\(7),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(7),
      O => \ram_reg_bram_0_i_27__0_n_2\
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(6),
      I1 => \ram_reg_bram_0_i_17__0_0\(6),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(6),
      O => \ram_reg_bram_0_i_28__0_n_2\
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(5),
      I1 => \ram_reg_bram_0_i_17__0_0\(5),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(5),
      O => \ram_reg_bram_0_i_29__0_n_2\
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(4),
      I1 => \ram_reg_bram_0_i_17__0_0\(4),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(4),
      O => \ram_reg_bram_0_i_30__0_n_2\
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(3),
      I1 => \ram_reg_bram_0_i_17__0_0\(3),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(3),
      O => \ram_reg_bram_0_i_31__0_n_2\
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(2),
      I1 => \ram_reg_bram_0_i_17__0_0\(2),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(2),
      O => \ram_reg_bram_0_i_32__0_n_2\
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(1),
      I1 => \ram_reg_bram_0_i_17__0_0\(1),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(1),
      O => \ram_reg_bram_0_i_33__0_n_2\
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_1_0_V_q1(0),
      I1 => \ram_reg_bram_0_i_17__0_0\(0),
      I2 => p_Result_6_reg_2632,
      I3 => \ram_reg_bram_0_i_17__0_1\(0),
      O => \ram_reg_bram_0_i_34__0_n_2\
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => add_ln211_5_fu_2106_p2(7),
      I2 => ram_reg_bram_0_3,
      I3 => D(7),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_4(7),
      O => ouput_buffer_1_0_V_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_20 is
  port (
    ap_enable_reg_pp1_iter6_reg : out STD_LOGIC;
    \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ : out STD_LOGIC;
    \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ouput_buffer_0_0_V_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg : in STD_LOGIC;
    out_buffer_wr_en_reg_2522_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    Yaxis_overlap_en_2_reg_332_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_i_30_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_i_30_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_20 : entity is "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_20 is
  signal \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ : STD_LOGIC;
  signal \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ : STD_LOGIC;
  signal add_ln211_fu_2055_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_enable_reg_pp1_iter6_reg\ : STD_LOGIC;
  signal ouput_buffer_0_0_V_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ouput_buffer_0_0_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_bram_0_i_30_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_7 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_8 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_9 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_7 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_8 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_9 : STD_LOGIC;
  signal ram_reg_bram_0_i_33_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_34_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_35_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_36_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_37_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_38_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_39_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_40_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_41_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_42_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_43_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_44_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_45_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_46_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_47_n_2 : STD_LOGIC;
  signal ram_reg_bram_0_i_48_n_2 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_i_30_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \DDR_write_data_V_0_0_1_fu_188[7]_i_2\ : label is "soft_lutpair257";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair258";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_bram_0_i_30 : label is 35;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair258";
  attribute ADDER_THRESHOLD of ram_reg_bram_0_i_32 : label is 35;
begin
  \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ <= \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\;
  O(7 downto 0) <= \^o\(7 downto 0);
  \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ <= \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\;
  ap_enable_reg_pp1_iter6_reg <= \^ap_enable_reg_pp1_iter6_reg\;
\DDR_write_data_V_0_0_1_fu_188[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => add_ln211_fu_2055_p2(7),
      O => ram_reg_bram_0_0(0)
    );
\DDR_write_data_V_0_0_1_fu_188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(1),
      I1 => add_ln211_fu_2055_p2(7),
      I2 => \^o\(0),
      O => ram_reg_bram_0_0(1)
    );
\DDR_write_data_V_0_0_1_fu_188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(0),
      I2 => add_ln211_fu_2055_p2(7),
      I3 => \^o\(1),
      O => ram_reg_bram_0_0(2)
    );
\DDR_write_data_V_0_0_1_fu_188[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^o\(1),
      I2 => add_ln211_fu_2055_p2(7),
      I3 => \^o\(0),
      I4 => \^o\(2),
      O => ram_reg_bram_0_0(3)
    );
\DDR_write_data_V_0_0_1_fu_188[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_fu_2055_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => ram_reg_bram_0_0(4)
    );
\DDR_write_data_V_0_0_1_fu_188[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(5),
      I1 => \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2\,
      O => ram_reg_bram_0_0(5)
    );
\DDR_write_data_V_0_0_1_fu_188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^o\(6),
      I1 => \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2\,
      I2 => \^o\(5),
      O => ram_reg_bram_0_0(6)
    );
\DDR_write_data_V_0_0_1_fu_188[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^o\(7),
      I1 => \^o\(5),
      I2 => \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2\,
      I3 => \^o\(6),
      O => ram_reg_bram_0_0(7)
    );
\DDR_write_data_V_0_0_1_fu_188[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^o\(4),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => add_ln211_fu_2055_p2(7),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => Q(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => DINADIN(7 downto 0),
      DINADIN(7 downto 0) => ouput_buffer_0_0_V_d0(7 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 0) => ouput_buffer_0_0_V_q1(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ouput_buffer_0_0_V_we0,
      ENBWREN => \^ap_enable_reg_pp1_iter6_reg\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(7),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(7),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(7),
      O => ouput_buffer_0_0_V_d0(7)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(6),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(6),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(6),
      O => ouput_buffer_0_0_V_d0(6)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(5),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(5),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(5),
      O => ouput_buffer_0_0_V_d0(5)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(4),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(4),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(4),
      O => ouput_buffer_0_0_V_d0(4)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(3),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(3),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(3),
      O => ouput_buffer_0_0_V_d0(3)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(2),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(2),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(2),
      O => ouput_buffer_0_0_V_d0(2)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(1),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(1),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(1),
      O => ouput_buffer_0_0_V_d0(1)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      I1 => add_ln211_fu_2055_p2(0),
      I2 => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      I3 => D(0),
      I4 => p_Result_6_reg_2632,
      I5 => ram_reg_bram_0_1(0),
      O => ouput_buffer_0_0_V_d0(0)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I1 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      O => \^ddr_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ap_enable_reg_pp1_iter6,
      O => \^ap_enable_reg_pp1_iter6_reg\
    );
ram_reg_bram_0_i_30: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_bram_0_i_32_n_2,
      CI_TOP => '0',
      CO(7) => NLW_ram_reg_bram_0_i_30_CO_UNCONNECTED(7),
      CO(6) => ram_reg_bram_0_i_30_n_3,
      CO(5) => ram_reg_bram_0_i_30_n_4,
      CO(4) => ram_reg_bram_0_i_30_n_5,
      CO(3) => ram_reg_bram_0_i_30_n_6,
      CO(2) => ram_reg_bram_0_i_30_n_7,
      CO(1) => ram_reg_bram_0_i_30_n_8,
      CO(0) => ram_reg_bram_0_i_30_n_9,
      DI(7) => '0',
      DI(6 downto 0) => ouput_buffer_0_0_V_q1(14 downto 8),
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => ram_reg_bram_0_i_33_n_2,
      S(6) => ram_reg_bram_0_i_34_n_2,
      S(5) => ram_reg_bram_0_i_35_n_2,
      S(4) => ram_reg_bram_0_i_36_n_2,
      S(3) => ram_reg_bram_0_i_37_n_2,
      S(2) => ram_reg_bram_0_i_38_n_2,
      S(1) => ram_reg_bram_0_i_39_n_2,
      S(0) => ram_reg_bram_0_i_40_n_2
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
      I1 => ram_reg_bram_0_2,
      I2 => ram_reg_bram_0_3,
      I3 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      O => \^yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\
    );
ram_reg_bram_0_i_32: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_bram_0_i_32_n_2,
      CO(6) => ram_reg_bram_0_i_32_n_3,
      CO(5) => ram_reg_bram_0_i_32_n_4,
      CO(4) => ram_reg_bram_0_i_32_n_5,
      CO(3) => ram_reg_bram_0_i_32_n_6,
      CO(2) => ram_reg_bram_0_i_32_n_7,
      CO(1) => ram_reg_bram_0_i_32_n_8,
      CO(0) => ram_reg_bram_0_i_32_n_9,
      DI(7 downto 0) => ouput_buffer_0_0_V_q1(7 downto 0),
      O(7 downto 0) => add_ln211_fu_2055_p2(7 downto 0),
      S(7) => ram_reg_bram_0_i_41_n_2,
      S(6) => ram_reg_bram_0_i_42_n_2,
      S(5) => ram_reg_bram_0_i_43_n_2,
      S(4) => ram_reg_bram_0_i_44_n_2,
      S(3) => ram_reg_bram_0_i_45_n_2,
      S(2) => ram_reg_bram_0_i_46_n_2,
      S(1) => ram_reg_bram_0_i_47_n_2,
      S(0) => ram_reg_bram_0_i_48_n_2
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ouput_buffer_0_0_V_q1(15),
      I1 => ram_reg_bram_0_i_30_0(15),
      I2 => p_Result_6_reg_2632,
      I3 => ram_reg_bram_0_i_30_1(15),
      O => ram_reg_bram_0_i_33_n_2
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(14),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(14),
      I3 => ouput_buffer_0_0_V_q1(14),
      O => ram_reg_bram_0_i_34_n_2
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(13),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(13),
      I3 => ouput_buffer_0_0_V_q1(13),
      O => ram_reg_bram_0_i_35_n_2
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(12),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(12),
      I3 => ouput_buffer_0_0_V_q1(12),
      O => ram_reg_bram_0_i_36_n_2
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(11),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(11),
      I3 => ouput_buffer_0_0_V_q1(11),
      O => ram_reg_bram_0_i_37_n_2
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(10),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(10),
      I3 => ouput_buffer_0_0_V_q1(10),
      O => ram_reg_bram_0_i_38_n_2
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(9),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(9),
      I3 => ouput_buffer_0_0_V_q1(9),
      O => ram_reg_bram_0_i_39_n_2
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(8),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(8),
      I3 => ouput_buffer_0_0_V_q1(8),
      O => ram_reg_bram_0_i_40_n_2
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(7),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(7),
      I3 => ouput_buffer_0_0_V_q1(7),
      O => ram_reg_bram_0_i_41_n_2
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(6),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(6),
      I3 => ouput_buffer_0_0_V_q1(6),
      O => ram_reg_bram_0_i_42_n_2
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(5),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(5),
      I3 => ouput_buffer_0_0_V_q1(5),
      O => ram_reg_bram_0_i_43_n_2
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(4),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(4),
      I3 => ouput_buffer_0_0_V_q1(4),
      O => ram_reg_bram_0_i_44_n_2
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(3),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(3),
      I3 => ouput_buffer_0_0_V_q1(3),
      O => ram_reg_bram_0_i_45_n_2
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(2),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(2),
      I3 => ouput_buffer_0_0_V_q1(2),
      O => ram_reg_bram_0_i_46_n_2
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(1),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(1),
      I3 => ouput_buffer_0_0_V_q1(1),
      O => ram_reg_bram_0_i_47_n_2
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => ram_reg_bram_0_i_30_0(0),
      I1 => p_Result_6_reg_2632,
      I2 => ram_reg_bram_0_i_30_1(0),
      I3 => ouput_buffer_0_0_V_q1(0),
      O => ram_reg_bram_0_i_48_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_fu_82_reg[0]\ : out STD_LOGIC;
    ack_out116_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \axi_last_V_1_reg_306_reg[0]\ : out STD_LOGIC;
    video_in_TREADY_int_regslice : out STD_LOGIC;
    Loop_loop_height_proc2224_U0_img_in_data_write : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \eol_2_reg_190_reg[0]\ : out STD_LOGIC;
    \eol_2_reg_190_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln119_fu_209_p2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \start_fu_82_reg[0]_0\ : in STD_LOGIC;
    video_in_TUSER_int_regslice : in STD_LOGIC;
    start_fu_82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    axi_last_V_1_reg_306 : in STD_LOGIC;
    icmp_ln122_reg_297 : in STD_LOGIC;
    \eol_reg_136_reg[0]\ : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    eol_2_reg_190 : in STD_LOGIC;
    or_ln131_reg_311 : in STD_LOGIC;
    or_ln134_reg_315 : in STD_LOGIC;
    ap_predicate_op116_write_state4 : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ack_out116_out\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^video_in_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[22]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \icmp_ln122_reg_297[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_reg_148[31]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \or_ln131_reg_311[0]_i_1\ : label is "soft_lutpair34";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ack_out116_out <= \^ack_out116_out\;
  video_in_TREADY_int_regslice <= \^video_in_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_2_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFFBAAA0000"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_190,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \eol_2_reg_190_reg[0]\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFFBAAA0000"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_190,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \eol_2_reg_190_reg[0]_0\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F5FB0A0"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_190,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_2\,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_2
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_2,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^video_in_tready_int_regslice\,
      I4 => video_in_TVALID,
      O => \B_V_data_1_state[0]_i_1__1_n_2\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FCFFFFFAFEF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => eol_2_reg_190,
      I4 => \^ack_out116_out\,
      I5 => video_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_190,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      O => \^video_in_tready_int_regslice\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF22222222"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln119_fu_209_p2,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_block_pp0_stage0_11001,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_11001,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => CO(0),
      O => D(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => Q(1),
      I5 => CO(0),
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0C000C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => CO(0),
      I4 => p_1_in,
      I5 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter1_reg
    );
\axi_data_V_reg_301[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_301[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[10]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_301[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[11]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_301[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[12]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_301[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[13]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_301[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[14]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_301[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[15]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_301[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[16]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_301[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[17]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_301[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[18]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_301[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[19]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_301[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_301[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[20]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_301[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[21]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_301[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[22]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_301[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[23]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_301[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_301[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_301[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_301[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_301[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_301[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_301[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[8]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_301[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[9]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\eol_reg_136[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5555555C0000000"
    )
        port map (
      I0 => p_1_in,
      I1 => axi_last_V_1_reg_306,
      I2 => icmp_ln122_reg_297,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => p_8_in,
      I5 => \eol_reg_136_reg[0]\,
      O => \axi_last_V_1_reg_306_reg[0]\
    );
\eol_reg_136[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_11001,
      O => p_8_in
    );
\icmp_ln122_reg_297[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => ap_block_pp0_stage0_11001,
      I3 => icmp_ln122_reg_297,
      O => \ap_CS_fsm_reg[2]\
    );
\j_reg_148[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ack_out116_out\,
      O => SR(0)
    );
\j_reg_148[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_11001,
      O => \^ack_out116_out\
    );
\j_reg_148[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => CO(0),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => ap_predicate_op116_write_state4,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => img_in_data_full_n,
      O => ap_block_pp0_stage0_11001
    );
mem_reg_bram_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A02000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => or_ln131_reg_311,
      I2 => icmp_ln122_reg_297,
      I3 => or_ln134_reg_315,
      I4 => ap_block_pp0_stage0_11001,
      I5 => Q(1),
      O => Loop_loop_height_proc2224_U0_img_in_data_write
    );
\or_ln131_reg_311[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => ap_block_pp0_stage0_11001,
      O => E(0)
    );
\start_fu_82[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCC44"
    )
        port map (
      I0 => CO(0),
      I1 => \^ack_out116_out\,
      I2 => \start_fu_82_reg[0]_0\,
      I3 => video_in_TUSER_int_regslice,
      I4 => start_fu_82(0),
      O => \start_fu_82_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_50 is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \sof_reg_104_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC;
    icmp_ln190_reg_1940 : out STD_LOGIC;
    \icmp_ln190_reg_194_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln190_fu_167_p2 : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]\ : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    sof_reg_104 : in STD_LOGIC;
    sof_2_reg_140 : in STD_LOGIC;
    icmp_ln190_reg_194_pp0_iter1_reg : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    Loop_loop_height_proc2123_U0_ap_start : in STD_LOGIC;
    icmp_ln188_fu_155_p2 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_50 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_50 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__4_n_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal \^icmp_ln190_reg_194_reg[0]\ : STD_LOGIC;
  signal video_out_TREADY_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_reg_189[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_1_reg_129[10]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \j_1_reg_129[10]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \video_out_TDATA[0]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \video_out_TDATA[10]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \video_out_TDATA[11]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \video_out_TDATA[12]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \video_out_TDATA[13]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \video_out_TDATA[14]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \video_out_TDATA[15]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_out_TDATA[16]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_out_TDATA[17]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_out_TDATA[18]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_out_TDATA[19]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_out_TDATA[1]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \video_out_TDATA[20]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_out_TDATA[21]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \video_out_TDATA[22]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \video_out_TDATA[2]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \video_out_TDATA[3]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \video_out_TDATA[4]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \video_out_TDATA[5]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \video_out_TDATA[6]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \video_out_TDATA[7]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \video_out_TDATA[8]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \video_out_TDATA[9]_INST_0\ : label is "soft_lutpair10";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \icmp_ln190_reg_194_reg[0]\ <= \^icmp_ln190_reg_194_reg[0]\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => video_out_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => video_out_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^icmp_ln190_reg_194_reg[0]\,
      I1 => video_out_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^icmp_ln190_reg_194_reg[0]\,
      I2 => video_out_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => video_out_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__4_n_2\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => ap_block_pp0_stage0_11001,
      O => \^icmp_ln190_reg_194_reg[0]\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^icmp_ln190_reg_194_reg[0]\,
      I1 => video_out_TREADY_int_regslice,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => video_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => video_out_TREADY_int_regslice,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => Q(1),
      I2 => Loop_loop_height_proc2123_U0_ap_start,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAFFEAEA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Loop_loop_height_proc2123_U0_ap_start,
      I3 => \^ap_cs_fsm_reg[1]\,
      I4 => Q(1),
      I5 => ap_NS_fsm18_out,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CFF8C8C8C8C8C8C"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_2\,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^ap_cs_fsm_reg[1]\,
      I4 => ap_NS_fsm18_out,
      I5 => Q(1),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_11001,
      O => \ap_CS_fsm[2]_i_2__4_n_2\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => Q(1),
      I1 => video_out_TREADY,
      I2 => video_out_TREADY_int_regslice,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => icmp_ln188_fu_155_p2,
      O => \^ap_cs_fsm_reg[1]\
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => Q(1),
      I1 => video_out_TREADY,
      I2 => video_out_TREADY_int_regslice,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => icmp_ln188_fu_155_p2,
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => ap_block_pp0_stage0_11001,
      O => D(3)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_NS_fsm18_out,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln190_fu_167_p2,
      I4 => ap_block_pp0_stage0_11001,
      I5 => Q(2),
      O => ap_rst_n_2
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_NS_fsm18_out,
      O => ap_rst_n_0
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0008888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_block_pp0_stage0_11001,
      I5 => ap_NS_fsm18_out,
      O => ap_rst_n_1
    );
\i_reg_189[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => video_out_TREADY_int_regslice,
      I2 => video_out_TREADY,
      I3 => Q(1),
      O => \B_V_data_1_state_reg[0]_1\(0)
    );
\icmp_ln190_reg_194[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => ap_block_pp0_stage0_11001,
      O => icmp_ln190_reg_1940
    );
\icmp_ln190_reg_194[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040C04FF040C040C"
    )
        port map (
      I0 => img_out_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => video_out_TREADY_int_regslice,
      I4 => icmp_ln190_reg_194_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => ap_block_pp0_stage0_11001
    );
\j_1_reg_129[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_block_pp0_stage0_11001,
      I2 => icmp_ln190_fu_167_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_NS_fsm18_out,
      O => SR(0)
    );
\j_1_reg_129[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Q(2),
      I1 => ap_block_pp0_stage0_11001,
      I2 => icmp_ln190_fu_167_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => E(0)
    );
\sof_2_reg_140[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC08A80CFC0CFC0"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => sof_reg_104,
      I2 => ap_NS_fsm18_out,
      I3 => sof_2_reg_140,
      I4 => icmp_ln190_reg_194_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \sof_reg_104_reg[0]\
    );
\tmp_last_V_reg_203[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000200"
    )
        port map (
      I0 => Q(2),
      I1 => ap_block_pp0_stage0_11001,
      I2 => icmp_ln190_fu_167_p2,
      I3 => \tmp_last_V_reg_203_reg[0]\,
      I4 => \tmp_last_V_reg_203_reg[0]_0\,
      I5 => \tmp_last_V_reg_203_reg[0]_1\,
      O => \ap_CS_fsm_reg[2]\
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(0)
    );
\video_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[10]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(10)
    );
\video_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[11]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(11)
    );
\video_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[12]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(12)
    );
\video_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[13]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(13)
    );
\video_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[14]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(14)
    );
\video_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[15]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(15)
    );
\video_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[16]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(16)
    );
\video_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[17]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(17)
    );
\video_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[18]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(18)
    );
\video_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[19]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(19)
    );
\video_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(1)
    );
\video_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[20]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(20)
    );
\video_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[21]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(21)
    );
\video_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[22]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(22)
    );
\video_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[23]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(23)
    );
\video_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(2)
    );
\video_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(3)
    );
\video_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(4)
    );
\video_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(5)
    );
\video_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(6)
    );
\video_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(7)
    );
\video_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[8]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(8)
    );
\video_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[9]\,
      I2 => B_V_data_1_sel,
      O => video_out_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \eol_reg_136_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_in_TREADY_int_regslice : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eol_2_reg_190_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    eol_2_reg_190 : in STD_LOGIC;
    \eol_2_reg_190_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_1_reg_306 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal video_in_TLAST_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_last_V_1_reg_306[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \eol_2_reg_190[0]_i_2\ : label is "soft_lutpair47";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => video_in_TREADY_int_regslice,
      I4 => video_in_TVALID,
      O => \B_V_data_1_state[0]_i_1_n_2\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => video_in_TREADY_int_regslice,
      I3 => video_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_1_reg_306[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      I3 => E(0),
      I4 => axi_last_V_1_reg_306,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\eol_2_reg_190[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACAFA0AFA0AFA0"
    )
        port map (
      I0 => \eol_2_reg_190_reg[0]\,
      I1 => video_in_TLAST_int_regslice,
      I2 => Q(0),
      I3 => eol_2_reg_190,
      I4 => \eol_2_reg_190_reg[0]_0\,
      I5 => Q(1),
      O => \eol_reg_136_reg[0]\
    );
\eol_2_reg_190[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => video_in_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_49\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_predicate_op116_write_state4 : out STD_LOGIC;
    or_ln131_fu_251_p2 : out STD_LOGIC;
    video_in_TUSER_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_fu_82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_in_TREADY_int_regslice : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    or_ln131_reg_311 : in STD_LOGIC;
    icmp_ln122_reg_297 : in STD_LOGIC;
    or_ln134_reg_315 : in STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_49\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_49\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_reg_148[31]_i_10_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_11_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_12_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_14_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_15_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_16_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_17_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_18_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_19_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_20_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_21_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_22_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_23_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_24_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_8_n_2\ : STD_LOGIC;
  signal \j_reg_148[31]_i_9_n_2\ : STD_LOGIC;
  signal \j_reg_148[7]_i_2_n_2\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_5_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[31]_i_7_n_9\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_148_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_j_reg_148_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_j_reg_148_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_j_reg_148_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_j_reg_148_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_reg_148_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_reg_148_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_reg_148_reg[31]_i_3\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \j_reg_148_reg[31]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_reg_148_reg[31]_i_7\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_148_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \or_ln131_reg_311[0]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \start_fu_82[0]_i_2\ : label is "soft_lutpair50";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  CO(0) <= \^co\(0);
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => video_in_TREADY_int_regslice,
      I4 => video_in_TVALID,
      O => \B_V_data_1_state[0]_i_1__0_n_2\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => video_in_TREADY_int_regslice,
      I3 => video_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\j_reg_148[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      O => \j_reg_148[31]_i_10_n_2\
    );
\j_reg_148[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \j_reg_148[31]_i_11_n_2\
    );
\j_reg_148[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      O => \j_reg_148[31]_i_12_n_2\
    );
\j_reg_148[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => or_ln131_reg_311,
      I1 => icmp_ln122_reg_297,
      I2 => or_ln134_reg_315,
      O => ap_predicate_op116_write_state4
    );
\j_reg_148[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \j_reg_148[31]_i_14_n_2\
    );
\j_reg_148[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \j_reg_148[31]_i_15_n_2\
    );
\j_reg_148[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \j_reg_148[31]_i_16_n_2\
    );
\j_reg_148[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => \j_reg_148[31]_i_17_n_2\
    );
\j_reg_148[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \j_reg_148[31]_i_18_n_2\
    );
\j_reg_148[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \j_reg_148[31]_i_19_n_2\
    );
\j_reg_148[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \j_reg_148[31]_i_20_n_2\
    );
\j_reg_148[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \j_reg_148[31]_i_21_n_2\
    );
\j_reg_148[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \j_reg_148[31]_i_22_n_2\
    );
\j_reg_148[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \j_reg_148[31]_i_23_n_2\
    );
\j_reg_148[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \j_reg_148[31]_i_24_n_2\
    );
\j_reg_148[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      O => \j_reg_148[31]_i_8_n_2\
    );
\j_reg_148[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      O => \j_reg_148[31]_i_9_n_2\
    );
\j_reg_148[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556665655555555"
    )
        port map (
      I0 => Q(0),
      I1 => start_fu_82(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => \^co\(0),
      O => \j_reg_148[7]_i_2_n_2\
    );
\j_reg_148_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_reg_148_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \j_reg_148_reg[15]_i_1_n_2\,
      CO(6) => \j_reg_148_reg[15]_i_1_n_3\,
      CO(5) => \j_reg_148_reg[15]_i_1_n_4\,
      CO(4) => \j_reg_148_reg[15]_i_1_n_5\,
      CO(3) => \j_reg_148_reg[15]_i_1_n_6\,
      CO(2) => \j_reg_148_reg[15]_i_1_n_7\,
      CO(1) => \j_reg_148_reg[15]_i_1_n_8\,
      CO(0) => \j_reg_148_reg[15]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 0) => Q(15 downto 8)
    );
\j_reg_148_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_reg_148_reg[15]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \j_reg_148_reg[23]_i_1_n_2\,
      CO(6) => \j_reg_148_reg[23]_i_1_n_3\,
      CO(5) => \j_reg_148_reg[23]_i_1_n_4\,
      CO(4) => \j_reg_148_reg[23]_i_1_n_5\,
      CO(3) => \j_reg_148_reg[23]_i_1_n_6\,
      CO(2) => \j_reg_148_reg[23]_i_1_n_7\,
      CO(1) => \j_reg_148_reg[23]_i_1_n_8\,
      CO(0) => \j_reg_148_reg[23]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(23 downto 16),
      S(7 downto 0) => Q(23 downto 16)
    );
\j_reg_148_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_reg_148_reg[23]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_j_reg_148_reg[31]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \j_reg_148_reg[31]_i_3_n_3\,
      CO(5) => \j_reg_148_reg[31]_i_3_n_4\,
      CO(4) => \j_reg_148_reg[31]_i_3_n_5\,
      CO(3) => \j_reg_148_reg[31]_i_3_n_6\,
      CO(2) => \j_reg_148_reg[31]_i_3_n_7\,
      CO(1) => \j_reg_148_reg[31]_i_3_n_8\,
      CO(0) => \j_reg_148_reg[31]_i_3_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(31 downto 24),
      S(7 downto 0) => Q(31 downto 24)
    );
\j_reg_148_reg[31]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_reg_148_reg[31]_i_7_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_j_reg_148_reg[31]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => \j_reg_148_reg[31]_i_5_n_6\,
      CO(2) => \j_reg_148_reg[31]_i_5_n_7\,
      CO(1) => \j_reg_148_reg[31]_i_5_n_8\,
      CO(0) => \j_reg_148_reg[31]_i_5_n_9\,
      DI(7 downto 5) => B"000",
      DI(4) => Q(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_j_reg_148_reg[31]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \j_reg_148[31]_i_8_n_2\,
      S(3) => \j_reg_148[31]_i_9_n_2\,
      S(2) => \j_reg_148[31]_i_10_n_2\,
      S(1) => \j_reg_148[31]_i_11_n_2\,
      S(0) => \j_reg_148[31]_i_12_n_2\
    );
\j_reg_148_reg[31]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \j_reg_148_reg[31]_i_7_n_2\,
      CO(6) => \j_reg_148_reg[31]_i_7_n_3\,
      CO(5) => \j_reg_148_reg[31]_i_7_n_4\,
      CO(4) => \j_reg_148_reg[31]_i_7_n_5\,
      CO(3) => \j_reg_148_reg[31]_i_7_n_6\,
      CO(2) => \j_reg_148_reg[31]_i_7_n_7\,
      CO(1) => \j_reg_148_reg[31]_i_7_n_8\,
      CO(0) => \j_reg_148_reg[31]_i_7_n_9\,
      DI(7 downto 3) => B"00000",
      DI(2) => \j_reg_148[31]_i_14_n_2\,
      DI(1) => \j_reg_148[31]_i_15_n_2\,
      DI(0) => \j_reg_148[31]_i_16_n_2\,
      O(7 downto 0) => \NLW_j_reg_148_reg[31]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7) => \j_reg_148[31]_i_17_n_2\,
      S(6) => \j_reg_148[31]_i_18_n_2\,
      S(5) => \j_reg_148[31]_i_19_n_2\,
      S(4) => \j_reg_148[31]_i_20_n_2\,
      S(3) => \j_reg_148[31]_i_21_n_2\,
      S(2) => \j_reg_148[31]_i_22_n_2\,
      S(1) => \j_reg_148[31]_i_23_n_2\,
      S(0) => \j_reg_148[31]_i_24_n_2\
    );
\j_reg_148_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \j_reg_148_reg[7]_i_1_n_2\,
      CO(6) => \j_reg_148_reg[7]_i_1_n_3\,
      CO(5) => \j_reg_148_reg[7]_i_1_n_4\,
      CO(4) => \j_reg_148_reg[7]_i_1_n_5\,
      CO(3) => \j_reg_148_reg[7]_i_1_n_6\,
      CO(2) => \j_reg_148_reg[7]_i_1_n_7\,
      CO(1) => \j_reg_148_reg[7]_i_1_n_8\,
      CO(0) => \j_reg_148_reg[7]_i_1_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => Q(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 1) => Q(7 downto 1),
      S(0) => \j_reg_148[7]_i_2_n_2\
    );
\or_ln131_reg_311[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => start_fu_82(0),
      I1 => B_V_data_1_payload_A,
      I2 => \^b_v_data_1_sel\,
      I3 => B_V_data_1_payload_B,
      O => or_ln131_fu_251_p2
    );
\or_ln134_reg_315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFD5AAAA0000"
    )
        port map (
      I0 => E(0),
      I1 => B_V_data_1_payload_B,
      I2 => \^b_v_data_1_sel\,
      I3 => B_V_data_1_payload_A,
      I4 => start_fu_82(0),
      I5 => or_ln134_reg_315,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\start_fu_82[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => video_in_TUSER_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51\ is
  port (
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \video_out_TLAST[0]_INST_0\ : label is "soft_lutpair18";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => video_out_TREADY,
      O => \B_V_data_1_state[0]_i_1__2_n_2\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => video_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\video_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => video_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_52\ is
  port (
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    icmp_ln190_reg_194_pp0_iter1_reg : in STD_LOGIC;
    sof_2_reg_140 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_52\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_52\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \video_out_TUSER[0]_INST_0\ : label is "soft_lutpair21";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FF0000D000"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => icmp_ln190_reg_194_pp0_iter1_reg,
      I2 => sof_2_reg_140,
      I3 => \B_V_data_1_payload_A[0]_i_2_n_2\,
      I4 => B_V_data_1_sel_wr,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFFD0000000"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => icmp_ln190_reg_194_pp0_iter1_reg,
      I2 => sof_2_reg_140,
      I3 => \B_V_data_1_payload_A[0]_i_2_n_2\,
      I4 => B_V_data_1_sel_wr,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => video_out_TREADY,
      O => \B_V_data_1_state[0]_i_1__3_n_2\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => video_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\video_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => video_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123 is
  port (
    Loop_loop_height_proc2123_U0_ap_ready : out STD_LOGIC;
    Loop_loop_height_proc2123_U0_img_out_data_read : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Loop_loop_height_proc2123_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123 is
  signal \^loop_loop_height_proc2123_u0_img_out_data_read\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal i_1_reg_118 : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_1_reg_118_reg_n_2_[9]\ : STD_LOGIC;
  signal i_fu_161_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_189 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_1890 : STD_LOGIC;
  signal \i_reg_189[10]_i_3_n_2\ : STD_LOGIC;
  signal icmp_ln188_fu_155_p2 : STD_LOGIC;
  signal icmp_ln190_fu_167_p2 : STD_LOGIC;
  signal icmp_ln190_reg_1940 : STD_LOGIC;
  signal \icmp_ln190_reg_194[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln190_reg_194[0]_i_5_n_2\ : STD_LOGIC;
  signal icmp_ln190_reg_194_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln190_reg_194_reg_n_2_[0]\ : STD_LOGIC;
  signal j_1_reg_129 : STD_LOGIC;
  signal j_1_reg_1290 : STD_LOGIC;
  signal \j_1_reg_129[10]_i_4_n_2\ : STD_LOGIC;
  signal \j_1_reg_129[8]_i_2_n_2\ : STD_LOGIC;
  signal j_1_reg_129_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_173_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal regslice_both_video_out_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_8 : STD_LOGIC;
  signal sof_2_reg_140 : STD_LOGIC;
  signal sof_reg_104 : STD_LOGIC;
  signal \sof_reg_104[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_203[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_203[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_203_reg_n_2_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_5__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_6__0\ : label is "soft_lutpair28";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_reg_189[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_reg_189[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_reg_189[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_reg_189[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_reg_189[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_reg_189[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_reg_189[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_reg_189[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_194[0]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_194[0]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_1_reg_129[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \j_1_reg_129[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_1_reg_129[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \j_1_reg_129[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_1_reg_129[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_1_reg_129[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_1_reg_129[8]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_203[0]_i_3\ : label is "soft_lutpair29";
begin
  Loop_loop_height_proc2123_U0_img_out_data_read <= \^loop_loop_height_proc2123_u0_img_out_data_read\;
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6__0_n_2\,
      I1 => \ap_CS_fsm[2]_i_7__0_n_2\,
      I2 => \i_1_reg_118_reg_n_2_[0]\,
      I3 => \i_1_reg_118_reg_n_2_[1]\,
      I4 => \i_1_reg_118_reg_n_2_[2]\,
      O => icmp_ln188_fu_155_p2
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[6]\,
      I1 => \i_1_reg_118_reg_n_2_[5]\,
      I2 => \i_1_reg_118_reg_n_2_[4]\,
      I3 => \i_1_reg_118_reg_n_2_[3]\,
      O => \ap_CS_fsm[2]_i_6__0_n_2\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[9]\,
      I1 => \i_1_reg_118_reg_n_2_[10]\,
      I2 => \i_1_reg_118_reg_n_2_[8]\,
      I3 => \i_1_reg_118_reg_n_2_[7]\,
      O => \ap_CS_fsm[2]_i_7__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_14,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\i_1_reg_118[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => Loop_loop_height_proc2123_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => i_1_reg_118
    );
\i_1_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(0),
      Q => \i_1_reg_118_reg_n_2_[0]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(10),
      Q => \i_1_reg_118_reg_n_2_[10]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(1),
      Q => \i_1_reg_118_reg_n_2_[1]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(2),
      Q => \i_1_reg_118_reg_n_2_[2]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(3),
      Q => \i_1_reg_118_reg_n_2_[3]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(4),
      Q => \i_1_reg_118_reg_n_2_[4]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(5),
      Q => \i_1_reg_118_reg_n_2_[5]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(6),
      Q => \i_1_reg_118_reg_n_2_[6]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(7),
      Q => \i_1_reg_118_reg_n_2_[7]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(8),
      Q => \i_1_reg_118_reg_n_2_[8]\,
      R => i_1_reg_118
    );
\i_1_reg_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(9),
      Q => \i_1_reg_118_reg_n_2_[9]\,
      R => i_1_reg_118
    );
\i_reg_189[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[0]\,
      O => i_fu_161_p2(0)
    );
\i_reg_189[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[9]\,
      I1 => \i_1_reg_118_reg_n_2_[7]\,
      I2 => \i_1_reg_118_reg_n_2_[6]\,
      I3 => \i_reg_189[10]_i_3_n_2\,
      I4 => \i_1_reg_118_reg_n_2_[8]\,
      I5 => \i_1_reg_118_reg_n_2_[10]\,
      O => i_fu_161_p2(10)
    );
\i_reg_189[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[2]\,
      I1 => \i_1_reg_118_reg_n_2_[0]\,
      I2 => \i_1_reg_118_reg_n_2_[1]\,
      I3 => \i_1_reg_118_reg_n_2_[3]\,
      I4 => \i_1_reg_118_reg_n_2_[4]\,
      I5 => \i_1_reg_118_reg_n_2_[5]\,
      O => \i_reg_189[10]_i_3_n_2\
    );
\i_reg_189[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[0]\,
      I1 => \i_1_reg_118_reg_n_2_[1]\,
      O => i_fu_161_p2(1)
    );
\i_reg_189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[1]\,
      I1 => \i_1_reg_118_reg_n_2_[0]\,
      I2 => \i_1_reg_118_reg_n_2_[2]\,
      O => i_fu_161_p2(2)
    );
\i_reg_189[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[2]\,
      I1 => \i_1_reg_118_reg_n_2_[0]\,
      I2 => \i_1_reg_118_reg_n_2_[1]\,
      I3 => \i_1_reg_118_reg_n_2_[3]\,
      O => i_fu_161_p2(3)
    );
\i_reg_189[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[3]\,
      I1 => \i_1_reg_118_reg_n_2_[1]\,
      I2 => \i_1_reg_118_reg_n_2_[0]\,
      I3 => \i_1_reg_118_reg_n_2_[2]\,
      I4 => \i_1_reg_118_reg_n_2_[4]\,
      O => i_fu_161_p2(4)
    );
\i_reg_189[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[2]\,
      I1 => \i_1_reg_118_reg_n_2_[0]\,
      I2 => \i_1_reg_118_reg_n_2_[1]\,
      I3 => \i_1_reg_118_reg_n_2_[3]\,
      I4 => \i_1_reg_118_reg_n_2_[4]\,
      I5 => \i_1_reg_118_reg_n_2_[5]\,
      O => i_fu_161_p2(5)
    );
\i_reg_189[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_189[10]_i_3_n_2\,
      I1 => \i_1_reg_118_reg_n_2_[6]\,
      O => i_fu_161_p2(6)
    );
\i_reg_189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_reg_189[10]_i_3_n_2\,
      I1 => \i_1_reg_118_reg_n_2_[6]\,
      I2 => \i_1_reg_118_reg_n_2_[7]\,
      O => i_fu_161_p2(7)
    );
\i_reg_189[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[7]\,
      I1 => \i_1_reg_118_reg_n_2_[6]\,
      I2 => \i_reg_189[10]_i_3_n_2\,
      I3 => \i_1_reg_118_reg_n_2_[8]\,
      O => i_fu_161_p2(8)
    );
\i_reg_189[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \i_1_reg_118_reg_n_2_[8]\,
      I1 => \i_reg_189[10]_i_3_n_2\,
      I2 => \i_1_reg_118_reg_n_2_[6]\,
      I3 => \i_1_reg_118_reg_n_2_[7]\,
      I4 => \i_1_reg_118_reg_n_2_[9]\,
      O => i_fu_161_p2(9)
    );
\i_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(0),
      Q => i_reg_189(0),
      R => '0'
    );
\i_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(10),
      Q => i_reg_189(10),
      R => '0'
    );
\i_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(1),
      Q => i_reg_189(1),
      R => '0'
    );
\i_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(2),
      Q => i_reg_189(2),
      R => '0'
    );
\i_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(3),
      Q => i_reg_189(3),
      R => '0'
    );
\i_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(4),
      Q => i_reg_189(4),
      R => '0'
    );
\i_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(5),
      Q => i_reg_189(5),
      R => '0'
    );
\i_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(6),
      Q => i_reg_189(6),
      R => '0'
    );
\i_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(7),
      Q => i_reg_189(7),
      R => '0'
    );
\i_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(8),
      Q => i_reg_189(8),
      R => '0'
    );
\i_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(9),
      Q => i_reg_189(9),
      R => '0'
    );
\icmp_ln190_reg_194[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \icmp_ln190_reg_194[0]_i_4_n_2\,
      I1 => \icmp_ln190_reg_194[0]_i_5_n_2\,
      I2 => j_1_reg_129_reg(0),
      I3 => j_1_reg_129_reg(1),
      I4 => j_1_reg_129_reg(2),
      O => icmp_ln190_fu_167_p2
    );
\icmp_ln190_reg_194[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => j_1_reg_129_reg(6),
      I1 => j_1_reg_129_reg(5),
      I2 => j_1_reg_129_reg(4),
      I3 => j_1_reg_129_reg(3),
      O => \icmp_ln190_reg_194[0]_i_4_n_2\
    );
\icmp_ln190_reg_194[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => j_1_reg_129_reg(10),
      I1 => j_1_reg_129_reg(9),
      I2 => j_1_reg_129_reg(8),
      I3 => j_1_reg_129_reg(7),
      O => \icmp_ln190_reg_194[0]_i_5_n_2\
    );
\icmp_ln190_reg_194_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1940,
      D => \icmp_ln190_reg_194_reg_n_2_[0]\,
      Q => icmp_ln190_reg_194_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln190_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1940,
      D => icmp_ln190_fu_167_p2,
      Q => \icmp_ln190_reg_194_reg_n_2_[0]\,
      R => '0'
    );
\j_1_reg_129[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_1_reg_129_reg(0),
      O => j_fu_173_p2(0)
    );
\j_1_reg_129[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => j_1_reg_129_reg(9),
      I1 => j_1_reg_129_reg(7),
      I2 => j_1_reg_129_reg(6),
      I3 => \j_1_reg_129[10]_i_4_n_2\,
      I4 => j_1_reg_129_reg(8),
      I5 => j_1_reg_129_reg(10),
      O => j_fu_173_p2(10)
    );
\j_1_reg_129[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_1_reg_129_reg(2),
      I1 => j_1_reg_129_reg(0),
      I2 => j_1_reg_129_reg(1),
      I3 => j_1_reg_129_reg(3),
      I4 => j_1_reg_129_reg(4),
      I5 => j_1_reg_129_reg(5),
      O => \j_1_reg_129[10]_i_4_n_2\
    );
\j_1_reg_129[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_1_reg_129_reg(0),
      I1 => j_1_reg_129_reg(1),
      O => j_fu_173_p2(1)
    );
\j_1_reg_129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_1_reg_129_reg(1),
      I1 => j_1_reg_129_reg(0),
      I2 => j_1_reg_129_reg(2),
      O => j_fu_173_p2(2)
    );
\j_1_reg_129[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_1_reg_129_reg(2),
      I1 => j_1_reg_129_reg(0),
      I2 => j_1_reg_129_reg(1),
      I3 => j_1_reg_129_reg(3),
      O => j_fu_173_p2(3)
    );
\j_1_reg_129[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_1_reg_129_reg(3),
      I1 => j_1_reg_129_reg(1),
      I2 => j_1_reg_129_reg(0),
      I3 => j_1_reg_129_reg(2),
      I4 => j_1_reg_129_reg(4),
      O => j_fu_173_p2(4)
    );
\j_1_reg_129[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_1_reg_129_reg(2),
      I1 => j_1_reg_129_reg(0),
      I2 => j_1_reg_129_reg(1),
      I3 => j_1_reg_129_reg(3),
      I4 => j_1_reg_129_reg(4),
      I5 => j_1_reg_129_reg(5),
      O => j_fu_173_p2(5)
    );
\j_1_reg_129[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => j_1_reg_129_reg(5),
      I1 => j_1_reg_129_reg(4),
      I2 => \j_1_reg_129[8]_i_2_n_2\,
      I3 => j_1_reg_129_reg(6),
      O => j_fu_173_p2(6)
    );
\j_1_reg_129[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \j_1_reg_129[8]_i_2_n_2\,
      I1 => j_1_reg_129_reg(4),
      I2 => j_1_reg_129_reg(5),
      I3 => j_1_reg_129_reg(6),
      I4 => j_1_reg_129_reg(7),
      O => j_fu_173_p2(7)
    );
\j_1_reg_129[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => j_1_reg_129_reg(7),
      I1 => j_1_reg_129_reg(6),
      I2 => j_1_reg_129_reg(5),
      I3 => j_1_reg_129_reg(4),
      I4 => \j_1_reg_129[8]_i_2_n_2\,
      I5 => j_1_reg_129_reg(8),
      O => j_fu_173_p2(8)
    );
\j_1_reg_129[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => j_1_reg_129_reg(2),
      I1 => j_1_reg_129_reg(0),
      I2 => j_1_reg_129_reg(1),
      I3 => j_1_reg_129_reg(3),
      O => \j_1_reg_129[8]_i_2_n_2\
    );
\j_1_reg_129[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => j_1_reg_129_reg(8),
      I1 => \j_1_reg_129[10]_i_4_n_2\,
      I2 => j_1_reg_129_reg(6),
      I3 => j_1_reg_129_reg(7),
      I4 => j_1_reg_129_reg(9),
      O => j_fu_173_p2(9)
    );
\j_1_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(0),
      Q => j_1_reg_129_reg(0),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(10),
      Q => j_1_reg_129_reg(10),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(1),
      Q => j_1_reg_129_reg(1),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(2),
      Q => j_1_reg_129_reg(2),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(3),
      Q => j_1_reg_129_reg(3),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(4),
      Q => j_1_reg_129_reg(4),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(5),
      Q => j_1_reg_129_reg(5),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(6),
      Q => j_1_reg_129_reg(6),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(7),
      Q => j_1_reg_129_reg(7),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(8),
      Q => j_1_reg_129_reg(8),
      R => j_1_reg_129
    );
\j_1_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_1290,
      D => j_fu_173_p2(9),
      Q => j_1_reg_129_reg(9),
      R => j_1_reg_129
    );
regslice_both_video_out_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_50
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => Q(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\(0) => i_reg_1890,
      \B_V_data_1_state_reg[1]_0\ => \icmp_ln190_reg_194_reg_n_2_[0]\,
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => j_1_reg_1290,
      Loop_loop_height_proc2123_U0_ap_start => Loop_loop_height_proc2123_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SR(0) => j_1_reg_129,
      \ap_CS_fsm_reg[1]\ => Loop_loop_height_proc2123_U0_ap_ready,
      \ap_CS_fsm_reg[2]\ => regslice_both_video_out_V_data_V_U_n_3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_video_out_V_data_V_U_n_6,
      ap_rst_n_1 => regslice_both_video_out_V_data_V_U_n_7,
      ap_rst_n_2 => regslice_both_video_out_V_data_V_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln188_fu_155_p2 => icmp_ln188_fu_155_p2,
      icmp_ln190_fu_167_p2 => icmp_ln190_fu_167_p2,
      icmp_ln190_reg_1940 => icmp_ln190_reg_1940,
      icmp_ln190_reg_194_pp0_iter1_reg => icmp_ln190_reg_194_pp0_iter1_reg,
      \icmp_ln190_reg_194_reg[0]\ => \^loop_loop_height_proc2123_u0_img_out_data_read\,
      img_out_data_empty_n => img_out_data_empty_n,
      sof_2_reg_140 => sof_2_reg_140,
      sof_reg_104 => sof_reg_104,
      \sof_reg_104_reg[0]\ => regslice_both_video_out_V_data_V_U_n_8,
      \tmp_last_V_reg_203_reg[0]\ => \tmp_last_V_reg_203[0]_i_2_n_2\,
      \tmp_last_V_reg_203_reg[0]_0\ => \j_1_reg_129[8]_i_2_n_2\,
      \tmp_last_V_reg_203_reg[0]_1\ => \tmp_last_V_reg_203_reg_n_2_[0]\,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_video_out_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \tmp_last_V_reg_203_reg_n_2_[0]\,
      B_V_data_1_sel_wr_reg_0 => \^loop_loop_height_proc2123_u0_img_out_data_read\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_video_out_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_52\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => ap_enable_reg_pp0_iter2_reg_n_2,
      B_V_data_1_sel_wr_reg_0 => \^loop_loop_height_proc2123_u0_img_out_data_read\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln190_reg_194_pp0_iter1_reg => icmp_ln190_reg_194_pp0_iter1_reg,
      sof_2_reg_140 => sof_2_reg_140,
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
\sof_2_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_8,
      Q => sof_2_reg_140,
      R => '0'
    );
\sof_reg_104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sof_reg_104,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => Loop_loop_height_proc2123_U0_ap_start,
      I3 => ap_CS_fsm_state6,
      O => \sof_reg_104[0]_i_1_n_2\
    );
\sof_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_104[0]_i_1_n_2\,
      Q => sof_reg_104,
      R => '0'
    );
\tmp_last_V_reg_203[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => j_1_reg_129_reg(8),
      I1 => j_1_reg_129_reg(7),
      I2 => \tmp_last_V_reg_203[0]_i_3_n_2\,
      I3 => j_1_reg_129_reg(4),
      I4 => j_1_reg_129_reg(5),
      I5 => j_1_reg_129_reg(6),
      O => \tmp_last_V_reg_203[0]_i_2_n_2\
    );
\tmp_last_V_reg_203[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_1_reg_129_reg(9),
      I1 => j_1_reg_129_reg(10),
      O => \tmp_last_V_reg_203[0]_i_3_n_2\
    );
\tmp_last_V_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_3,
      Q => \tmp_last_V_reg_203_reg_n_2_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224 is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    overlay_alpha_ap_vld_0 : out STD_LOGIC;
    Loop_loop_height_proc2224_U0_overlay_alpha_out_write : out STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    img_in_data_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Loop_loop_height_proc2224_U0_img_in_data_write : out STD_LOGIC;
    start_for_overlyOnMat_1080_1920_U0_full_n : in STD_LOGIC;
    start_for_duplicate_1080_1920_U0_full_n : in STD_LOGIC;
    overlay_alpha_c_full_n : in STD_LOGIC;
    overlay_alpha_ap_vld : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\ : STD_LOGIC;
  signal ack_out116_out : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_predicate_op116_write_state4 : STD_LOGIC;
  signal axi_data_V_reg_3010 : STD_LOGIC;
  signal axi_last_V_1_reg_306 : STD_LOGIC;
  signal eol_2_reg_190 : STD_LOGIC;
  signal \eol_reg_136_reg_n_2_[0]\ : STD_LOGIC;
  signal i_1_fu_215_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_292 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_1_reg_292[10]_i_2_n_2\ : STD_LOGIC;
  signal i_reg_125 : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_125_reg_n_2_[9]\ : STD_LOGIC;
  signal icmp_ln119_fu_209_p2 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2 : STD_LOGIC;
  signal icmp_ln122_reg_297 : STD_LOGIC;
  signal j_3_fu_270_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_reg_148 : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[0]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[10]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[11]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[12]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[13]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[14]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[15]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[16]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[17]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[18]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[19]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[1]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[20]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[21]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[22]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[23]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[24]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[25]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[26]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[27]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[28]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[29]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[2]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[30]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[31]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[3]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[4]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[5]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[6]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[7]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[8]\ : STD_LOGIC;
  signal \j_reg_148_reg_n_2_[9]\ : STD_LOGIC;
  signal or_ln131_fu_251_p2 : STD_LOGIC;
  signal or_ln131_reg_311 : STD_LOGIC;
  signal or_ln134_reg_315 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_2 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_4 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_2 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_40 : STD_LOGIC;
  signal start_fu_82 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_2\ : STD_LOGIC;
  signal video_in_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal video_in_TREADY_int_regslice : STD_LOGIC;
  signal video_in_TUSER_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair57";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \i_1_reg_292[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_1_reg_292[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_1_reg_292[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_1_reg_292[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_1_reg_292[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_1_reg_292[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_1_reg_292[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_1_reg_292[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \j_reg_148[31]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair51";
begin
  Loop_loop_height_proc2224_U0_overlay_alpha_out_write <= \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000000000"
    )
        port map (
      I0 => overlay_alpha_c_full_n,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => start_for_duplicate_1080_1920_U0_full_n,
      I3 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => overlay_alpha_ap_vld,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln119_fu_209_p2,
      I2 => \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state7,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => start_for_duplicate_1080_1920_U0_full_n,
      I2 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => overlay_alpha_ap_vld,
      I5 => overlay_alpha_c_full_n,
      O => \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31000000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[6]\,
      I1 => \i_reg_125_reg_n_2_[8]\,
      I2 => \i_reg_125_reg_n_2_[7]\,
      I3 => \ap_CS_fsm[2]_i_3_n_2\,
      I4 => \ap_CS_fsm[2]_i_4_n_2\,
      O => icmp_ln119_fu_209_p2
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D5"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[5]\,
      I1 => \i_reg_125_reg_n_2_[3]\,
      I2 => \i_reg_125_reg_n_2_[4]\,
      I3 => \i_reg_125_reg_n_2_[0]\,
      I4 => \i_reg_125_reg_n_2_[1]\,
      I5 => \i_reg_125_reg_n_2_[2]\,
      O => \ap_CS_fsm[2]_i_3_n_2\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[4]\,
      I1 => \i_reg_125_reg_n_2_[5]\,
      I2 => \i_reg_125_reg_n_2_[7]\,
      I3 => \i_reg_125_reg_n_2_[8]\,
      I4 => \i_reg_125_reg_n_2_[9]\,
      I5 => \i_reg_125_reg_n_2_[10]\,
      O => \ap_CS_fsm[2]_i_4_n_2\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => eol_2_reg_190,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eol_2_reg_190,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_12,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_8,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\axi_data_V_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(0),
      Q => img_in_data_din(0),
      R => '0'
    );
\axi_data_V_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(10),
      Q => img_in_data_din(10),
      R => '0'
    );
\axi_data_V_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(11),
      Q => img_in_data_din(11),
      R => '0'
    );
\axi_data_V_reg_301_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(12),
      Q => img_in_data_din(12),
      R => '0'
    );
\axi_data_V_reg_301_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(13),
      Q => img_in_data_din(13),
      R => '0'
    );
\axi_data_V_reg_301_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(14),
      Q => img_in_data_din(14),
      R => '0'
    );
\axi_data_V_reg_301_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(15),
      Q => img_in_data_din(15),
      R => '0'
    );
\axi_data_V_reg_301_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(16),
      Q => img_in_data_din(16),
      R => '0'
    );
\axi_data_V_reg_301_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(17),
      Q => img_in_data_din(17),
      R => '0'
    );
\axi_data_V_reg_301_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(18),
      Q => img_in_data_din(18),
      R => '0'
    );
\axi_data_V_reg_301_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(19),
      Q => img_in_data_din(19),
      R => '0'
    );
\axi_data_V_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(1),
      Q => img_in_data_din(1),
      R => '0'
    );
\axi_data_V_reg_301_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(20),
      Q => img_in_data_din(20),
      R => '0'
    );
\axi_data_V_reg_301_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(21),
      Q => img_in_data_din(21),
      R => '0'
    );
\axi_data_V_reg_301_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(22),
      Q => img_in_data_din(22),
      R => '0'
    );
\axi_data_V_reg_301_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(23),
      Q => img_in_data_din(23),
      R => '0'
    );
\axi_data_V_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(2),
      Q => img_in_data_din(2),
      R => '0'
    );
\axi_data_V_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(3),
      Q => img_in_data_din(3),
      R => '0'
    );
\axi_data_V_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(4),
      Q => img_in_data_din(4),
      R => '0'
    );
\axi_data_V_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(5),
      Q => img_in_data_din(5),
      R => '0'
    );
\axi_data_V_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(6),
      Q => img_in_data_din(6),
      R => '0'
    );
\axi_data_V_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(7),
      Q => img_in_data_din(7),
      R => '0'
    );
\axi_data_V_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(8),
      Q => img_in_data_din(8),
      R => '0'
    );
\axi_data_V_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(9),
      Q => img_in_data_din(9),
      R => '0'
    );
\axi_last_V_1_reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_last_V_U_n_5,
      Q => axi_last_V_1_reg_306,
      R => '0'
    );
\eol_2_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_last_V_U_n_4,
      Q => eol_2_reg_190,
      R => '0'
    );
\eol_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_9,
      Q => \eol_reg_136_reg_n_2_[0]\,
      R => '0'
    );
\i_1_reg_292[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[0]\,
      O => i_1_fu_215_p2(0)
    );
\i_1_reg_292[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[8]\,
      I1 => \i_reg_125_reg_n_2_[6]\,
      I2 => \i_1_reg_292[10]_i_2_n_2\,
      I3 => \i_reg_125_reg_n_2_[7]\,
      I4 => \i_reg_125_reg_n_2_[9]\,
      I5 => \i_reg_125_reg_n_2_[10]\,
      O => i_1_fu_215_p2(10)
    );
\i_1_reg_292[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[5]\,
      I1 => \i_reg_125_reg_n_2_[3]\,
      I2 => \i_reg_125_reg_n_2_[1]\,
      I3 => \i_reg_125_reg_n_2_[0]\,
      I4 => \i_reg_125_reg_n_2_[2]\,
      I5 => \i_reg_125_reg_n_2_[4]\,
      O => \i_1_reg_292[10]_i_2_n_2\
    );
\i_1_reg_292[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[0]\,
      I1 => \i_reg_125_reg_n_2_[1]\,
      O => i_1_fu_215_p2(1)
    );
\i_1_reg_292[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[0]\,
      I1 => \i_reg_125_reg_n_2_[1]\,
      I2 => \i_reg_125_reg_n_2_[2]\,
      O => i_1_fu_215_p2(2)
    );
\i_1_reg_292[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[1]\,
      I1 => \i_reg_125_reg_n_2_[0]\,
      I2 => \i_reg_125_reg_n_2_[2]\,
      I3 => \i_reg_125_reg_n_2_[3]\,
      O => i_1_fu_215_p2(3)
    );
\i_1_reg_292[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[2]\,
      I1 => \i_reg_125_reg_n_2_[0]\,
      I2 => \i_reg_125_reg_n_2_[1]\,
      I3 => \i_reg_125_reg_n_2_[3]\,
      I4 => \i_reg_125_reg_n_2_[4]\,
      O => i_1_fu_215_p2(4)
    );
\i_1_reg_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[3]\,
      I1 => \i_reg_125_reg_n_2_[1]\,
      I2 => \i_reg_125_reg_n_2_[0]\,
      I3 => \i_reg_125_reg_n_2_[2]\,
      I4 => \i_reg_125_reg_n_2_[4]\,
      I5 => \i_reg_125_reg_n_2_[5]\,
      O => i_1_fu_215_p2(5)
    );
\i_1_reg_292[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_292[10]_i_2_n_2\,
      I1 => \i_reg_125_reg_n_2_[6]\,
      O => i_1_fu_215_p2(6)
    );
\i_1_reg_292[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_292[10]_i_2_n_2\,
      I1 => \i_reg_125_reg_n_2_[6]\,
      I2 => \i_reg_125_reg_n_2_[7]\,
      O => i_1_fu_215_p2(7)
    );
\i_1_reg_292[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[6]\,
      I1 => \i_1_reg_292[10]_i_2_n_2\,
      I2 => \i_reg_125_reg_n_2_[7]\,
      I3 => \i_reg_125_reg_n_2_[8]\,
      O => i_1_fu_215_p2(8)
    );
\i_1_reg_292[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_125_reg_n_2_[7]\,
      I1 => \i_1_reg_292[10]_i_2_n_2\,
      I2 => \i_reg_125_reg_n_2_[6]\,
      I3 => \i_reg_125_reg_n_2_[8]\,
      I4 => \i_reg_125_reg_n_2_[9]\,
      O => i_1_fu_215_p2(9)
    );
\i_1_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(0),
      Q => i_1_reg_292(0),
      R => '0'
    );
\i_1_reg_292_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(10),
      Q => i_1_reg_292(10),
      R => '0'
    );
\i_1_reg_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(1),
      Q => i_1_reg_292(1),
      R => '0'
    );
\i_1_reg_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(2),
      Q => i_1_reg_292(2),
      R => '0'
    );
\i_1_reg_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(3),
      Q => i_1_reg_292(3),
      R => '0'
    );
\i_1_reg_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(4),
      Q => i_1_reg_292(4),
      R => '0'
    );
\i_1_reg_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(5),
      Q => i_1_reg_292(5),
      R => '0'
    );
\i_1_reg_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(6),
      Q => i_1_reg_292(6),
      R => '0'
    );
\i_1_reg_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(7),
      Q => i_1_reg_292(7),
      R => '0'
    );
\i_1_reg_292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(8),
      Q => i_1_reg_292(8),
      R => '0'
    );
\i_1_reg_292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(9),
      Q => i_1_reg_292(9),
      R => '0'
    );
\i_reg_125[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\,
      I1 => ap_CS_fsm_state7,
      O => i_reg_125
    );
\i_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(0),
      Q => \i_reg_125_reg_n_2_[0]\,
      R => i_reg_125
    );
\i_reg_125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(10),
      Q => \i_reg_125_reg_n_2_[10]\,
      R => i_reg_125
    );
\i_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(1),
      Q => \i_reg_125_reg_n_2_[1]\,
      R => i_reg_125
    );
\i_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(2),
      Q => \i_reg_125_reg_n_2_[2]\,
      R => i_reg_125
    );
\i_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(3),
      Q => \i_reg_125_reg_n_2_[3]\,
      R => i_reg_125
    );
\i_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(4),
      Q => \i_reg_125_reg_n_2_[4]\,
      R => i_reg_125
    );
\i_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(5),
      Q => \i_reg_125_reg_n_2_[5]\,
      R => i_reg_125
    );
\i_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(6),
      Q => \i_reg_125_reg_n_2_[6]\,
      R => i_reg_125
    );
\i_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(7),
      Q => \i_reg_125_reg_n_2_[7]\,
      R => i_reg_125
    );
\i_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(8),
      Q => \i_reg_125_reg_n_2_[8]\,
      R => i_reg_125
    );
\i_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(9),
      Q => \i_reg_125_reg_n_2_[9]\,
      R => i_reg_125
    );
\icmp_ln122_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_15,
      Q => icmp_ln122_reg_297,
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I2 => start_for_duplicate_1080_1920_U0_full_n,
      O => start_once_reg_reg_0
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFFFFFFFFFF"
    )
        port map (
      I0 => overlay_alpha_ap_vld,
      I1 => \^start_once_reg\,
      I2 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I3 => start_for_duplicate_1080_1920_U0_full_n,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => overlay_alpha_c_full_n,
      O => overlay_alpha_ap_vld_0
    );
\j_reg_148[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln119_fu_209_p2,
      O => p_1_in
    );
\j_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(0),
      Q => \j_reg_148_reg_n_2_[0]\,
      R => j_reg_148
    );
\j_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(10),
      Q => \j_reg_148_reg_n_2_[10]\,
      R => j_reg_148
    );
\j_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(11),
      Q => \j_reg_148_reg_n_2_[11]\,
      R => j_reg_148
    );
\j_reg_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(12),
      Q => \j_reg_148_reg_n_2_[12]\,
      R => j_reg_148
    );
\j_reg_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(13),
      Q => \j_reg_148_reg_n_2_[13]\,
      R => j_reg_148
    );
\j_reg_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(14),
      Q => \j_reg_148_reg_n_2_[14]\,
      R => j_reg_148
    );
\j_reg_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(15),
      Q => \j_reg_148_reg_n_2_[15]\,
      R => j_reg_148
    );
\j_reg_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(16),
      Q => \j_reg_148_reg_n_2_[16]\,
      R => j_reg_148
    );
\j_reg_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(17),
      Q => \j_reg_148_reg_n_2_[17]\,
      R => j_reg_148
    );
\j_reg_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(18),
      Q => \j_reg_148_reg_n_2_[18]\,
      R => j_reg_148
    );
\j_reg_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(19),
      Q => \j_reg_148_reg_n_2_[19]\,
      R => j_reg_148
    );
\j_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(1),
      Q => \j_reg_148_reg_n_2_[1]\,
      R => j_reg_148
    );
\j_reg_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(20),
      Q => \j_reg_148_reg_n_2_[20]\,
      R => j_reg_148
    );
\j_reg_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(21),
      Q => \j_reg_148_reg_n_2_[21]\,
      R => j_reg_148
    );
\j_reg_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(22),
      Q => \j_reg_148_reg_n_2_[22]\,
      R => j_reg_148
    );
\j_reg_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(23),
      Q => \j_reg_148_reg_n_2_[23]\,
      R => j_reg_148
    );
\j_reg_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(24),
      Q => \j_reg_148_reg_n_2_[24]\,
      R => j_reg_148
    );
\j_reg_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(25),
      Q => \j_reg_148_reg_n_2_[25]\,
      R => j_reg_148
    );
\j_reg_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(26),
      Q => \j_reg_148_reg_n_2_[26]\,
      R => j_reg_148
    );
\j_reg_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(27),
      Q => \j_reg_148_reg_n_2_[27]\,
      R => j_reg_148
    );
\j_reg_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(28),
      Q => \j_reg_148_reg_n_2_[28]\,
      R => j_reg_148
    );
\j_reg_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(29),
      Q => \j_reg_148_reg_n_2_[29]\,
      R => j_reg_148
    );
\j_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(2),
      Q => \j_reg_148_reg_n_2_[2]\,
      R => j_reg_148
    );
\j_reg_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(30),
      Q => \j_reg_148_reg_n_2_[30]\,
      R => j_reg_148
    );
\j_reg_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(31),
      Q => \j_reg_148_reg_n_2_[31]\,
      R => j_reg_148
    );
\j_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(3),
      Q => \j_reg_148_reg_n_2_[3]\,
      R => j_reg_148
    );
\j_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(4),
      Q => \j_reg_148_reg_n_2_[4]\,
      R => j_reg_148
    );
\j_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(5),
      Q => \j_reg_148_reg_n_2_[5]\,
      R => j_reg_148
    );
\j_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(6),
      Q => \j_reg_148_reg_n_2_[6]\,
      R => j_reg_148
    );
\j_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(7),
      Q => \j_reg_148_reg_n_2_[7]\,
      R => j_reg_148
    );
\j_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(8),
      Q => \j_reg_148_reg_n_2_[8]\,
      R => j_reg_148
    );
\j_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(9),
      Q => \j_reg_148_reg_n_2_[9]\,
      R => j_reg_148
    );
\or_ln131_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => or_ln131_fu_251_p2,
      Q => or_ln131_reg_311,
      R => '0'
    );
\or_ln134_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_user_V_U_n_40,
      Q => or_ln134_reg_315,
      R => '0'
    );
regslice_both_video_in_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => video_in_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_0 => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_last_V_U_n_2,
      B_V_data_1_sel_rd_reg_1 => regslice_both_video_in_V_user_V_U_n_2,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_data_V_U_n_3,
      \B_V_data_1_state_reg[1]_0\ => video_in_TREADY,
      CO(0) => icmp_ln122_fu_225_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => axi_data_V_reg_3010,
      Loop_loop_height_proc2224_U0_img_in_data_write => Loop_loop_height_proc2224_U0_img_in_data_write,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => j_reg_148,
      ack_out116_out => ack_out116_out,
      \ap_CS_fsm_reg[2]\ => regslice_both_video_in_V_data_V_U_n_15,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_video_in_V_data_V_U_n_12,
      ap_enable_reg_pp0_iter1_reg => regslice_both_video_in_V_data_V_U_n_8,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_predicate_op116_write_state4 => ap_predicate_op116_write_state4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_306 => axi_last_V_1_reg_306,
      \axi_last_V_1_reg_306_reg[0]\ => regslice_both_video_in_V_data_V_U_n_9,
      eol_2_reg_190 => eol_2_reg_190,
      \eol_2_reg_190_reg[0]\ => regslice_both_video_in_V_data_V_U_n_16,
      \eol_2_reg_190_reg[0]_0\ => regslice_both_video_in_V_data_V_U_n_17,
      \eol_reg_136_reg[0]\ => \eol_reg_136_reg_n_2_[0]\,
      icmp_ln119_fu_209_p2 => icmp_ln119_fu_209_p2,
      icmp_ln122_reg_297 => icmp_ln122_reg_297,
      img_in_data_full_n => img_in_data_full_n,
      or_ln131_reg_311 => or_ln131_reg_311,
      or_ln134_reg_315 => or_ln134_reg_315,
      p_1_in => p_1_in,
      start_fu_82(0) => start_fu_82(0),
      \start_fu_82_reg[0]\ => regslice_both_video_in_V_data_V_U_n_6,
      \start_fu_82_reg[0]_0\ => \^loop_loop_height_proc2224_u0_overlay_alpha_out_write\,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TREADY_int_regslice => video_in_TREADY_int_regslice,
      video_in_TUSER_int_regslice => video_in_TUSER_int_regslice,
      video_in_TVALID => video_in_TVALID
    );
regslice_both_video_in_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_video_in_V_last_V_U_n_5,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_data_V_U_n_16,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_last_V_U_n_2,
      E(0) => ack_out116_out,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_306 => axi_last_V_1_reg_306,
      eol_2_reg_190 => eol_2_reg_190,
      \eol_2_reg_190_reg[0]\ => \eol_reg_136_reg_n_2_[0]\,
      \eol_2_reg_190_reg[0]_0\ => regslice_both_video_in_V_data_V_U_n_3,
      \eol_reg_136_reg[0]\ => regslice_both_video_in_V_last_V_U_n_4,
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY_int_regslice => video_in_TREADY_int_regslice,
      video_in_TVALID => video_in_TVALID
    );
regslice_both_video_in_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_49\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_video_in_V_user_V_U_n_40,
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_data_V_U_n_17,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_user_V_U_n_2,
      CO(0) => icmp_ln122_fu_225_p2,
      D(31 downto 0) => j_3_fu_270_p2(31 downto 0),
      E(0) => axi_data_V_reg_3010,
      Q(31) => \j_reg_148_reg_n_2_[31]\,
      Q(30) => \j_reg_148_reg_n_2_[30]\,
      Q(29) => \j_reg_148_reg_n_2_[29]\,
      Q(28) => \j_reg_148_reg_n_2_[28]\,
      Q(27) => \j_reg_148_reg_n_2_[27]\,
      Q(26) => \j_reg_148_reg_n_2_[26]\,
      Q(25) => \j_reg_148_reg_n_2_[25]\,
      Q(24) => \j_reg_148_reg_n_2_[24]\,
      Q(23) => \j_reg_148_reg_n_2_[23]\,
      Q(22) => \j_reg_148_reg_n_2_[22]\,
      Q(21) => \j_reg_148_reg_n_2_[21]\,
      Q(20) => \j_reg_148_reg_n_2_[20]\,
      Q(19) => \j_reg_148_reg_n_2_[19]\,
      Q(18) => \j_reg_148_reg_n_2_[18]\,
      Q(17) => \j_reg_148_reg_n_2_[17]\,
      Q(16) => \j_reg_148_reg_n_2_[16]\,
      Q(15) => \j_reg_148_reg_n_2_[15]\,
      Q(14) => \j_reg_148_reg_n_2_[14]\,
      Q(13) => \j_reg_148_reg_n_2_[13]\,
      Q(12) => \j_reg_148_reg_n_2_[12]\,
      Q(11) => \j_reg_148_reg_n_2_[11]\,
      Q(10) => \j_reg_148_reg_n_2_[10]\,
      Q(9) => \j_reg_148_reg_n_2_[9]\,
      Q(8) => \j_reg_148_reg_n_2_[8]\,
      Q(7) => \j_reg_148_reg_n_2_[7]\,
      Q(6) => \j_reg_148_reg_n_2_[6]\,
      Q(5) => \j_reg_148_reg_n_2_[5]\,
      Q(4) => \j_reg_148_reg_n_2_[4]\,
      Q(3) => \j_reg_148_reg_n_2_[3]\,
      Q(2) => \j_reg_148_reg_n_2_[2]\,
      Q(1) => \j_reg_148_reg_n_2_[1]\,
      Q(0) => \j_reg_148_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_predicate_op116_write_state4 => ap_predicate_op116_write_state4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln122_reg_297 => icmp_ln122_reg_297,
      or_ln131_fu_251_p2 => or_ln131_fu_251_p2,
      or_ln131_reg_311 => or_ln131_reg_311,
      or_ln134_reg_315 => or_ln134_reg_315,
      start_fu_82(0) => start_fu_82(0),
      video_in_TREADY_int_regslice => video_in_TREADY_int_regslice,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TUSER_int_regslice => video_in_TUSER_int_regslice,
      video_in_TVALID => video_in_TVALID
    );
\start_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_6,
      Q => start_fu_82(0),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln119_fu_209_p2,
      I2 => \^start_once_reg\,
      I3 => start_for_overlyOnMat_1080_1920_U0_full_n,
      I4 => start_for_duplicate_1080_1920_U0_full_n,
      O => \start_once_reg_i_1__1_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S is
  port (
    overlay_alpha_c_full_n : out STD_LOGIC;
    overlay_alpha_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_loop_height_proc2224_U0_overlay_alpha_out_write : in STD_LOGIC;
    overlyOnMat_1080_1920_U0_overly_alpha_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    overlay_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S is
  signal \internal_empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_2\ : STD_LOGIC;
  signal internal_full_n_i_3_n_2 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \^overlay_alpha_c_empty_n\ : STD_LOGIC;
  signal \^overlay_alpha_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair208";
begin
  overlay_alpha_c_empty_n <= \^overlay_alpha_c_empty_n\;
  overlay_alpha_c_full_n <= \^overlay_alpha_c_full_n\;
U_overlaystream_fifo_w8_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      overlay_alpha(7 downto 0) => overlay_alpha(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^overlay_alpha_c_empty_n\,
      I3 => overlyOnMat_1080_1920_U0_overly_alpha_read,
      I4 => mOutPtr(1),
      I5 => internal_full_n_i_3_n_2,
      O => \internal_empty_n_i_1__1_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_2\,
      Q => \^overlay_alpha_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__1_n_2\,
      I1 => internal_full_n_i_3_n_2,
      I2 => mOutPtr(1),
      I3 => \^overlay_alpha_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_2\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^overlay_alpha_c_empty_n\,
      I1 => overlyOnMat_1080_1920_U0_overly_alpha_read,
      I2 => \^overlay_alpha_c_full_n\,
      I3 => Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
      O => \internal_full_n_i_2__1_n_2\
    );
internal_full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => internal_full_n_i_3_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_2\,
      Q => \^overlay_alpha_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__1_n_2\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
      I1 => \^overlay_alpha_c_full_n\,
      I2 => overlyOnMat_1080_1920_U0_overly_alpha_read,
      I3 => \^overlay_alpha_c_empty_n\,
      O => \mOutPtr[2]_i_1__0_n_2\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__0_n_2\
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => overlyOnMat_1080_1920_U0_overly_alpha_read,
      I1 => \^overlay_alpha_c_empty_n\,
      I2 => Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
      I3 => \^overlay_alpha_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_2\,
      D => \mOutPtr[0]_i_1_n_2\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_2\,
      D => \mOutPtr[1]_i_1__1_n_2\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_2\,
      D => \mOutPtr[2]_i_2__0_n_2\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1 is
begin
overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_32
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13 downto 0) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5 : entity is "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5 is
begin
overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13 downto 0) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_6 : entity is "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_6 is
begin
overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13 downto 0) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_Val2_8_reg_2617_reg[13]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_Val2_9_reg_321_reg[8]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_4_sp_1 : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_3_sp_1 : out STD_LOGIC;
    \p_Val2_9_reg_321_reg[0]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_Val2_9_reg_321_reg[2]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \p_reg_reg_i_7__3\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_1_1_reg_487_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_0_1_reg_498_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1 is
  signal p_Val2_8_reg_2617_reg_3_sn_1 : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_4_sn_1 : STD_LOGIC;
begin
  p_Val2_8_reg_2617_reg_3_sp_1 <= p_Val2_8_reg_2617_reg_3_sn_1;
  p_Val2_8_reg_2617_reg_4_sp_1 <= p_Val2_8_reg_2617_reg_4_sn_1;
overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_30
     port map (
      A(7 downto 0) => A(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      DSP_A_B_DATA_INST_1 => DSP_A_B_DATA_INST_1,
      DSP_A_B_DATA_INST_2 => DSP_A_B_DATA_INST_2,
      P(14 downto 0) => P(14 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \accum_reg_V_0_0_1_reg_498_reg[15]\ => \accum_reg_V_0_0_1_reg_498_reg[15]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(14 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(14 downto 0),
      \accum_reg_V_0_1_1_reg_487_reg[15]\ => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_0\(14 downto 0) => \accum_reg_V_0_1_1_reg_487_reg[15]_0\(14 downto 0),
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7 downto 0) => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0),
      p_Val2_8_reg_2617_reg(12 downto 0) => p_Val2_8_reg_2617_reg(12 downto 0),
      \p_Val2_8_reg_2617_reg[13]\(8 downto 0) => \p_Val2_8_reg_2617_reg[13]\(8 downto 0),
      \p_Val2_8_reg_2617_reg[14]\ => \p_Val2_8_reg_2617_reg[14]\,
      p_Val2_8_reg_2617_reg_3_sp_1 => p_Val2_8_reg_2617_reg_3_sn_1,
      p_Val2_8_reg_2617_reg_4_sp_1 => p_Val2_8_reg_2617_reg_4_sn_1,
      \p_Val2_9_reg_321_reg[0]\ => \p_Val2_9_reg_321_reg[0]\,
      \p_Val2_9_reg_321_reg[2]\ => \p_Val2_9_reg_321_reg[2]\,
      \p_Val2_9_reg_321_reg[8]\ => \p_Val2_9_reg_321_reg[8]\,
      \p_reg_reg_i_7__3_0\ => \p_reg_reg_i_7__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_1_1_1_reg_465_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7 : entity is "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7 is
begin
overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_V_1_0_1_reg_476_reg[15]\ => \accum_reg_V_1_0_1_reg_476_reg[15]\,
      \accum_reg_V_1_1_1_reg_465_reg[15]\ => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_0\(14 downto 0) => \accum_reg_V_1_1_1_reg_465_reg[15]_0\(14 downto 0),
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(7 downto 0) => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(7 downto 0),
      ap_clk => ap_clk,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_443_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_8 : entity is "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_8 is
begin
overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(13 downto 0) => DSP_ALU_INST_0(13 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_V_2_1_1_reg_443_reg[15]\ => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14 downto 0) => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14 downto 0),
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(7 downto 0) => \accum_reg_V_2_1_1_reg_443_reg[15]_1\(7 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0),
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    phi_ln695_fu_176_reg_10_sp_1 : out STD_LOGIC;
    p_reg_reg_i_51 : out STD_LOGIC;
    phi_ln695_fu_176_reg_12_sp_1 : out STD_LOGIC;
    p_reg_reg_i_57 : out STD_LOGIC;
    p_reg_reg_i_60 : out STD_LOGIC;
    phi_ln695_fu_176_reg_8_sp_1 : out STD_LOGIC;
    \phi_ln695_fu_176_reg[15]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_i_45 : in STD_LOGIC;
    \p_reg_reg_i_41__0\ : in STD_LOGIC;
    \p_reg_reg_i_41__0_0\ : in STD_LOGIC;
    p_reg_reg_i_32 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_8__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_8__1_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_reg_reg_i_35__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_33__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln686_reg_2396_reg[0]\ : in STD_LOGIC;
    \icmp_ln686_reg_2396_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1 is
  signal phi_ln695_fu_176_reg_10_sn_1 : STD_LOGIC;
  signal phi_ln695_fu_176_reg_12_sn_1 : STD_LOGIC;
  signal phi_ln695_fu_176_reg_8_sn_1 : STD_LOGIC;
begin
  phi_ln695_fu_176_reg_10_sp_1 <= phi_ln695_fu_176_reg_10_sn_1;
  phi_ln695_fu_176_reg_12_sp_1 <= phi_ln695_fu_176_reg_12_sn_1;
  phi_ln695_fu_176_reg_8_sp_1 <= phi_ln695_fu_176_reg_8_sn_1;
overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_28
     port map (
      B(12 downto 0) => B(12 downto 0),
      CEA2 => \ap_CS_fsm_reg[3]\,
      CO(0) => CO(0),
      O(7 downto 0) => O(7 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln686_reg_2396_reg[0]\ => \icmp_ln686_reg_2396_reg[0]\,
      \icmp_ln686_reg_2396_reg[0]_0\(0) => \icmp_ln686_reg_2396_reg[0]_0\(0),
      p_reg_reg_i_32_0(2 downto 0) => p_reg_reg_i_32(2 downto 0),
      \p_reg_reg_i_33__0_0\(0) => \p_reg_reg_i_33__0\(0),
      \p_reg_reg_i_35__0_0\(0) => \p_reg_reg_i_35__0\(0),
      p_reg_reg_i_36_0(7 downto 0) => p_reg_reg_i_36(7 downto 0),
      \p_reg_reg_i_41__0_0\ => \p_reg_reg_i_41__0\,
      \p_reg_reg_i_41__0_1\ => \p_reg_reg_i_41__0_0\,
      p_reg_reg_i_45_0 => p_reg_reg_i_45,
      p_reg_reg_i_51 => p_reg_reg_i_51,
      p_reg_reg_i_57_0 => p_reg_reg_i_57,
      p_reg_reg_i_60_0 => p_reg_reg_i_60,
      \p_reg_reg_i_8__1\(7 downto 0) => \p_reg_reg_i_8__1\(7 downto 0),
      \p_reg_reg_i_8__1_0\(6 downto 0) => \p_reg_reg_i_8__1_0\(6 downto 0),
      phi_ln695_fu_176_reg(14 downto 0) => phi_ln695_fu_176_reg(14 downto 0),
      \phi_ln695_fu_176_reg[15]\ => \phi_ln695_fu_176_reg[15]\,
      phi_ln695_fu_176_reg_10_sp_1 => phi_ln695_fu_176_reg_10_sn_1,
      phi_ln695_fu_176_reg_12_sp_1 => phi_ln695_fu_176_reg_12_sn_1,
      phi_ln695_fu_176_reg_8_sp_1 => phi_ln695_fu_176_reg_8_sn_1,
      sel0(15 downto 0) => sel0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    cmp117_fu_571_p2 : out STD_LOGIC;
    \select_ln675_reg_2411_reg[8]\ : out STD_LOGIC;
    phi_ln695_fu_176_reg_10_sp_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln675_reg_2411_reg[5]\ : out STD_LOGIC;
    \select_ln675_reg_2411_reg[10]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    \p_reg_reg_i_12__1\ : in STD_LOGIC;
    \p_reg_reg_i_8__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_2422_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_reg_reg_i_1__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_10 : entity is "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_10 is
  signal phi_ln695_fu_176_reg_10_sn_1 : STD_LOGIC;
begin
  phi_ln695_fu_176_reg_10_sp_1 <= phi_ln695_fu_176_reg_10_sn_1;
overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1
     port map (
      B(12 downto 0) => B(12 downto 0),
      DI(0) => DI(0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      DSP_A_B_DATA_INST_1 => DSP_A_B_DATA_INST_1,
      DSP_A_B_DATA_INST_2 => DSP_A_B_DATA_INST_2,
      DSP_A_B_DATA_INST_3 => DSP_A_B_DATA_INST_3,
      P(13 downto 0) => P(13 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \cmp117_reg_2422_reg[0]\(10 downto 0) => \cmp117_reg_2422_reg[0]\(10 downto 0),
      \p_reg_reg_i_12__1_0\ => \p_reg_reg_i_12__1\,
      \p_reg_reg_i_1__3_0\ => \p_reg_reg_i_1__3\,
      p_reg_reg_i_37_0(7 downto 0) => p_reg_reg_i_37(7 downto 0),
      \p_reg_reg_i_8__2_0\(7 downto 0) => \p_reg_reg_i_8__2\(7 downto 0),
      phi_ln695_fu_176_reg(30 downto 0) => phi_ln695_fu_176_reg(30 downto 0),
      phi_ln695_fu_176_reg_10_sp_1 => phi_ln695_fu_176_reg_10_sn_1,
      \select_ln675_reg_2411_reg[10]\ => \select_ln675_reg_2411_reg[10]\,
      \select_ln675_reg_2411_reg[5]\ => \select_ln675_reg_2411_reg[5]\,
      \select_ln675_reg_2411_reg[8]\ => cmp117_fu_571_p2,
      \select_ln675_reg_2411_reg[8]_0\ => \select_ln675_reg_2411_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9 : entity is "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9 is
begin
overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27
     port map (
      B(12 downto 0) => B(12 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      DSP_A_B_DATA_INST_1 => DSP_A_B_DATA_INST_1,
      DSP_A_B_DATA_INST_2 => DSP_A_B_DATA_INST_2,
      DSP_A_B_DATA_INST_3 => DSP_A_B_DATA_INST_3,
      P(13 downto 0) => P(13 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEP : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1 is
begin
overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_48
     port map (
      B(7 downto 0) => B(7 downto 0),
      CEA2 => CEP,
      CEB2 => CEB2,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEP : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_37 : entity is "overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_37 is
begin
overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_47
     port map (
      B(7 downto 0) => B(7 downto 0),
      CEB2 => CEB2,
      CEP => CEP,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(16 downto 0) => P(16 downto 0),
      ap_clk => ap_clk,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEB2 : out STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7_reg : in STD_LOGIC;
    start_for_Loop_loop_height_proc2123_U0_full_n : in STD_LOGIC;
    overlyOnMat_1080_1920_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    overlay_alpha_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_38 : entity is "overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_38 is
begin
overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_7
     port map (
      B(7 downto 0) => B(7 downto 0),
      CEB2 => CEB2,
      CEP => CEP,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7_reg => ap_enable_reg_pp0_iter7_reg,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(7 downto 0),
      overlay_alpha_c_empty_n => overlay_alpha_c_empty_n,
      overlyOnMat_1080_1920_U0_ap_start => overlyOnMat_1080_1920_U0_ap_start,
      start_for_Loop_loop_height_proc2123_U0_full_n => start_for_Loop_loop_height_proc2123_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1 is
begin
overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_46
     port map (
      CEA2 => CEA2,
      CEB2 => CEB2,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_clk => ap_clk,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_39 : entity is "overlaystream_mul_8ns_8ns_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_39 is
begin
overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_45
     port map (
      CEA2 => CEA2,
      CEB2 => CEB2,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_clk => ap_clk,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln59_reg_434_pp0_iter6_reg : in STD_LOGIC;
    \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    img_dst2_data_empty_n : in STD_LOGIC;
    img_dst1_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln59_reg_434_pp0_iter1_reg : in STD_LOGIC;
    and_ln67_reg_448 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_40 : entity is "overlaystream_mul_8ns_8ns_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_40 is
begin
overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_Multiplier_0
     port map (
      CEA2 => CEA2,
      CEB2 => CEB2,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      icmp_ln59_reg_434_pp0_iter6_reg => icmp_ln59_reg_434_pp0_iter6_reg,
      \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\ => \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\,
      \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\ => \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\,
      img_dst1_data_empty_n => img_dst1_data_empty_n,
      img_dst2_data_empty_n => img_dst2_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1 is
begin
overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_26
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      O(7 downto 0) => O(7 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(13 downto 0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(13 downto 0),
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(5 downto 0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(5 downto 0),
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(7 downto 0) => \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(7 downto 0),
      \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(15 downto 0) => \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11 : entity is "overlaystream_mul_mul_16ns_16ns_32_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11 is
begin
overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      O(7 downto 0) => O(7 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(13 downto 0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(13 downto 0),
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(5 downto 0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(5 downto 0),
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(7 downto 0) => \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(7 downto 0),
      \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(15 downto 0) => \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_9_reg_321_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    p_Result_6_reg_2632 : in STD_LOGIC;
    empty_32_reg_2438_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_12 : entity is "overlaystream_mul_mul_16ns_16ns_32_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_12 is
begin
overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6
     port map (
      A(1 downto 0) => A(1 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(5 downto 0) => DI(5 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      O(7 downto 0) => O(7 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      S(7 downto 0) => S(7 downto 0),
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(13 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(13 downto 0),
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(1 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(1 downto 0),
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(5 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(5 downto 0),
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(7 downto 0) => \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(7 downto 0),
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(15 downto 0) => \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      p_Val2_8_reg_2617_reg(13 downto 0) => p_Val2_8_reg_2617_reg(13 downto 0),
      \p_Val2_9_reg_321_reg[13]\(13 downto 0) => \p_Val2_9_reg_321_reg[13]\(13 downto 0),
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1 is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_1_1_reg_290_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accum_reg_V_0_0_1_reg_301 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_0_1_1_reg_290_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1 is
begin
overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_36
     port map (
      DSP_ALU_INST => DSP_ALU_INST,
      Q(7 downto 0) => Q(7 downto 0),
      S(7 downto 0) => S(7 downto 0),
      accum_reg_V_0_0_1_reg_301(15 downto 0) => accum_reg_V_0_0_1_reg_301(15 downto 0),
      \accum_reg_V_0_1_1_reg_290_reg[15]\(7 downto 0) => \accum_reg_V_0_1_1_reg_290_reg[15]\(7 downto 0),
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(15 downto 0) => \accum_reg_V_0_1_1_reg_290_reg[15]_0\(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0),
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0),
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(7 downto 0),
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33 is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_1_1_reg_268_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accum_reg_V_1_0_1_reg_279 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_1_1_1_reg_268_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33 : entity is "overlaystream_mul_mul_16ns_8ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33 is
begin
overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35
     port map (
      DSP_ALU_INST => DSP_ALU_INST,
      Q(7 downto 0) => Q(7 downto 0),
      S(7 downto 0) => S(7 downto 0),
      accum_reg_V_1_0_1_reg_279(15 downto 0) => accum_reg_V_1_0_1_reg_279(15 downto 0),
      \accum_reg_V_1_1_1_reg_268_reg[15]\(7 downto 0) => \accum_reg_V_1_1_1_reg_268_reg[15]\(7 downto 0),
      \accum_reg_V_1_1_1_reg_268_reg[15]_0\(15 downto 0) => \accum_reg_V_1_1_1_reg_268_reg[15]_0\(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0),
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0),
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(7 downto 0),
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_34 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_2_0_1_reg_257_reg[15]\ : in STD_LOGIC;
    cmp117_reg_1107_pp1_iter3_reg : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_246_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_648_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accum_reg_V_2_1_1_reg_246_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_2_0_1_reg_257_reg[7]\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_0\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_1\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_2\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_3\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_4\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_5\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[7]_6\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_0\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_1\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_2\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_3\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_4\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_5\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_257_reg[15]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_34 : entity is "overlaystream_mul_mul_16ns_8ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_34 is
begin
overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0
     port map (
      CEA2 => \ap_CS_fsm_reg[3]\,
      Q(0) => Q(0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_V_2_0_1_reg_257_reg[15]\ => \accum_reg_V_2_0_1_reg_257_reg[15]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_0\ => \accum_reg_V_2_0_1_reg_257_reg[15]_0\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_1\ => \accum_reg_V_2_0_1_reg_257_reg[15]_1\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_2\ => \accum_reg_V_2_0_1_reg_257_reg[15]_2\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_3\ => \accum_reg_V_2_0_1_reg_257_reg[15]_3\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_4\ => \accum_reg_V_2_0_1_reg_257_reg[15]_4\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_5\ => \accum_reg_V_2_0_1_reg_257_reg[15]_5\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_6\ => \accum_reg_V_2_0_1_reg_257_reg[15]_6\,
      \accum_reg_V_2_0_1_reg_257_reg[7]\ => \accum_reg_V_2_0_1_reg_257_reg[7]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_0\ => \accum_reg_V_2_0_1_reg_257_reg[7]_0\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_1\ => \accum_reg_V_2_0_1_reg_257_reg[7]_1\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_2\ => \accum_reg_V_2_0_1_reg_257_reg[7]_2\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_3\ => \accum_reg_V_2_0_1_reg_257_reg[7]_3\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_4\ => \accum_reg_V_2_0_1_reg_257_reg[7]_4\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_5\ => \accum_reg_V_2_0_1_reg_257_reg[7]_5\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_6\ => \accum_reg_V_2_0_1_reg_257_reg[7]_6\,
      \accum_reg_V_2_1_1_reg_246_reg[15]\(7 downto 0) => \accum_reg_V_2_1_1_reg_246_reg[15]\(7 downto 0),
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(15 downto 0) => \accum_reg_V_2_1_1_reg_246_reg[15]_0\(15 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7 downto 0),
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0) => \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7 downto 0),
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(7 downto 0),
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(7 downto 0) => \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(7 downto 0),
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_0_0_1_reg_498_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_0_1_1_reg_487_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_0_0_1_reg_498_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1 is
begin
overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_24
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_V_0_0_1_reg_498_reg[15]\(14 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[15]\(14 downto 0),
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6 downto 0),
      \accum_reg_V_0_0_1_reg_498_reg[7]\(7 downto 0) => \accum_reg_V_0_0_1_reg_498_reg[7]\(7 downto 0),
      \accum_reg_V_0_1_1_reg_487_reg[15]\ => \accum_reg_V_0_1_1_reg_487_reg[15]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_0\ => \accum_reg_V_0_1_1_reg_487_reg[15]_0\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(15 downto 0) => \accum_reg_V_0_1_1_reg_487_reg[15]_1\(15 downto 0),
      ap_clk => ap_clk,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0) => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_1_0_1_reg_476_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_1_1_1_reg_465_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_1_0_1_reg_476_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13 : entity is "overlaystream_mul_mul_17ns_16ns_32_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13 is
begin
overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      S(7 downto 0) => S(7 downto 0),
      \accum_reg_V_1_0_1_reg_476_reg[15]\(14 downto 0) => \accum_reg_V_1_0_1_reg_476_reg[15]\(14 downto 0),
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(6 downto 0) => \accum_reg_V_1_0_1_reg_476_reg[15]_0\(6 downto 0),
      \accum_reg_V_1_0_1_reg_476_reg[7]\(7 downto 0) => \accum_reg_V_1_0_1_reg_476_reg[7]\(7 downto 0),
      \accum_reg_V_1_1_1_reg_465_reg[15]\ => \accum_reg_V_1_1_1_reg_465_reg[15]\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_0\ => \accum_reg_V_1_1_1_reg_465_reg[15]_0\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(15 downto 0) => \accum_reg_V_1_1_1_reg_465_reg[15]_1\(15 downto 0),
      ap_clk => ap_clk,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0) => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_Val2_9_reg_321_reg[11]\ : out STD_LOGIC;
    \Yaxis_overlap_en_reg_2627_reg[0]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[13]\ : out STD_LOGIC;
    \p_Val2_9_reg_321_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_8_reg_2617_reg[12]\ : out STD_LOGIC;
    \p_Val2_8_reg_2617_reg[15]\ : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_9_sp_1 : out STD_LOGIC;
    p_Val2_8_reg_2617_reg_10_sp_1 : out STD_LOGIC;
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Yaxis_overlap_en_2_reg_332 : in STD_LOGIC;
    Yaxis_overlap_en_reg_2627 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    p_Val2_8_reg_2617_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    \p_reg_reg_i_3__3\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    \Yaxis_overlap_en_reg_2627_reg[0]_i_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    \accum_reg_V_2_1_1_reg_443_reg[15]\ : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_454_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    cmp117_reg_2422_pp1_iter6_reg : in STD_LOGIC;
    \accum_reg_V_2_0_1_reg_454_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_V_2_1_1_reg_443_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \accum_reg_V_2_0_1_reg_454_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accum_reg_V_2_0_1_reg_454_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_14 : entity is "overlaystream_mul_mul_17ns_16ns_32_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_14 is
  signal p_Val2_8_reg_2617_reg_10_sn_1 : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg_9_sn_1 : STD_LOGIC;
begin
  p_Val2_8_reg_2617_reg_10_sp_1 <= p_Val2_8_reg_2617_reg_10_sn_1;
  p_Val2_8_reg_2617_reg_9_sp_1 <= p_Val2_8_reg_2617_reg_9_sn_1;
overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4
     port map (
      A(6 downto 0) => A(6 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_1(9 downto 0) => DSP_ALU_INST_1(9 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      DSP_A_B_DATA_INST_1 => DSP_A_B_DATA_INST_1,
      DSP_A_B_DATA_INST_2 => DSP_A_B_DATA_INST_2,
      P(14 downto 0) => P(14 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(7 downto 0) => S(7 downto 0),
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \Yaxis_overlap_en_reg_2627_reg[0]\ => \Yaxis_overlap_en_reg_2627_reg[0]\,
      \Yaxis_overlap_en_reg_2627_reg[0]_i_3\ => \Yaxis_overlap_en_reg_2627_reg[0]_i_3\,
      \accum_reg_V_2_0_1_reg_454_reg[15]\(14 downto 0) => \accum_reg_V_2_0_1_reg_454_reg[15]\(14 downto 0),
      \accum_reg_V_2_0_1_reg_454_reg[15]_0\(0) => \accum_reg_V_2_0_1_reg_454_reg[15]_0\(0),
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(6 downto 0) => \accum_reg_V_2_0_1_reg_454_reg[15]_1\(6 downto 0),
      \accum_reg_V_2_0_1_reg_454_reg[7]\(7 downto 0) => \accum_reg_V_2_0_1_reg_454_reg[7]\(7 downto 0),
      \accum_reg_V_2_1_1_reg_443_reg[15]\ => \accum_reg_V_2_1_1_reg_443_reg[15]\,
      \accum_reg_V_2_1_1_reg_443_reg[15]_0\(15 downto 0) => \accum_reg_V_2_1_1_reg_443_reg[15]_0\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(7 downto 0) => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(7 downto 0),
      p_Val2_8_reg_2617_reg(10 downto 0) => p_Val2_8_reg_2617_reg(10 downto 0),
      \p_Val2_8_reg_2617_reg[12]\ => \p_Val2_8_reg_2617_reg[12]\,
      \p_Val2_8_reg_2617_reg[13]\ => \p_Val2_8_reg_2617_reg[13]\,
      \p_Val2_8_reg_2617_reg[15]\ => \p_Val2_8_reg_2617_reg[15]\,
      p_Val2_8_reg_2617_reg_10_sp_1 => p_Val2_8_reg_2617_reg_10_sn_1,
      p_Val2_8_reg_2617_reg_9_sp_1 => p_Val2_8_reg_2617_reg_9_sn_1,
      \p_Val2_9_reg_321_reg[11]\ => \p_Val2_9_reg_321_reg[11]\,
      \p_Val2_9_reg_321_reg[15]\(1 downto 0) => \p_Val2_9_reg_321_reg[15]\(1 downto 0),
      \p_reg_reg_i_3__3\ => \p_reg_reg_i_3__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1 is
begin
overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_44
     port map (
      CEP => CEP,
      P(16 downto 0) => P(16 downto 0),
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_41 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_41 : entity is "overlaystream_mul_mul_17ns_19ns_35_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_41 is
begin
overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_43
     port map (
      CEP => CEP,
      P(16 downto 0) => P(16 downto 0),
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_42 is
  port (
    img_out_4220_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_42 : entity is "overlaystream_mul_mul_17ns_19ns_35_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_42 is
begin
overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_DSP48_8
     port map (
      CEP => CEP,
      P(16 downto 0) => P(16 downto 0),
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \phi_ln695_fu_176_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1 is
begin
overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_22
     port map (
      A(8 downto 0) => A(8 downto 0),
      CO(0) => CO(0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      DSP_A_B_DATA_INST_1 => DSP_A_B_DATA_INST_1,
      DSP_A_B_DATA_INST_2 => DSP_A_B_DATA_INST_2,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      phi_ln695_fu_176_reg(5 downto 0) => phi_ln695_fu_176_reg(5 downto 0),
      \phi_ln695_fu_176_reg[13]\(5 downto 0) => \phi_ln695_fu_176_reg[13]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15 : entity is "overlaystream_mul_mul_8ns_16ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15 is
begin
overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21
     port map (
      A(14 downto 0) => A(14 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_reg_reg_i_26__0\ : out STD_LOGIC;
    \p_reg_reg_i_32__0\ : out STD_LOGIC;
    \p_reg_reg_i_30__0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    shl_ln_fu_822_p3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_16__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_16__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sub_ln216_2_fu_830_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    phi_ln695_fu_176_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_16 : entity is "overlaystream_mul_mul_8ns_16ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_16 is
begin
overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2
     port map (
      A(8 downto 0) => A(8 downto 0),
      CO(0) => CO(0),
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(5 downto 0) => DSP_ALU_INST_0(5 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(15 downto 0) => P(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \p_reg_reg_i_16__1_0\(7 downto 0) => \p_reg_reg_i_16__1\(7 downto 0),
      \p_reg_reg_i_16__1_1\(7 downto 0) => \p_reg_reg_i_16__1_0\(7 downto 0),
      \p_reg_reg_i_26__0\ => \p_reg_reg_i_26__0\,
      \p_reg_reg_i_30__0_0\ => \p_reg_reg_i_30__0\,
      \p_reg_reg_i_32__0_0\ => \p_reg_reg_i_32__0\,
      phi_ln695_fu_176_reg(8 downto 0) => phi_ln695_fu_176_reg(8 downto 0),
      shl_ln_fu_822_p3(15 downto 0) => shl_ln_fu_822_p3(15 downto 0),
      sub_ln216_2_fu_830_p2(30 downto 0) => sub_ln216_2_fu_830_p2(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_191_reg[0]\ : out STD_LOGIC;
    indvar_flatten_reg_2020 : out STD_LOGIC;
    icmp_ln686_fu_331_p2 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    indvar_flatten_reg_202_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    img_src1_data_empty_n : in STD_LOGIC;
    img_dst1_data_full_n : in STD_LOGIC;
    icmp_ln809_reg_1093_pp1_iter4_reg : in STD_LOGIC;
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb is
begin
overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram
     port map (
      DOUTADOUT(0) => DOUTADOUT(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln809_reg_1093_pp1_iter4_reg => icmp_ln809_reg_1093_pp1_iter4_reg,
      \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\ => \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\,
      \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\ => \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\,
      img_dst1_data_full_n => img_dst1_data_full_n,
      img_src1_data_empty_n => img_src1_data_empty_n,
      indvar_flatten_reg_2020 => indvar_flatten_reg_2020,
      indvar_flatten_reg_202_reg(20 downto 0) => indvar_flatten_reg_202_reg(20 downto 0),
      indvar_flatten_reg_202_reg_8_sp_1 => icmp_ln686_fu_331_p2,
      ram_reg_bram_0_0(10 downto 0) => ram_reg_bram_0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => ram_reg_bram_0_0(10 downto 0),
      \t_V_reg_191_reg[0]\ => \t_V_reg_191_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V is
  port (
    ap_enable_reg_pp1_iter6_reg : out STD_LOGIC;
    \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ouput_buffer_0_0_V_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg : in STD_LOGIC;
    out_buffer_wr_en_reg_2522_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    Yaxis_overlap_en_2_reg_332_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_i_30 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_i_30_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V is
begin
overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_20
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DDR_wr_en_tmp_reg_2528_pp1_iter6_reg => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ => \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      Yaxis_overlap_en_2_reg_332_pp1_iter6_reg => Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
      \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ => \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      ap_enable_reg_pp1_iter6_reg => ap_enable_reg_pp1_iter6_reg,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      out_buffer_wr_en_reg_2522_pp1_iter6_reg => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_i_30_0(15 downto 0) => ram_reg_bram_0_i_30(15 downto 0),
      ram_reg_bram_0_i_30_1(15 downto 0) => ram_reg_bram_0_i_30_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17 is
  port (
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ouput_buffer_0_0_V_we0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_bram_0_i_17__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_bram_0_i_17__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17 : entity is "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17 is
begin
overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      \ram_reg_bram_0_i_17__0_0\(15 downto 0) => \ram_reg_bram_0_i_17__0\(15 downto 0),
      \ram_reg_bram_0_i_17__0_1\(15 downto 0) => \ram_reg_bram_0_i_17__0_0\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_18 is
  port (
    ouput_buffer_0_0_V_we0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \t_V_reg_277_reg[1]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_buffer_wr_en_reg_2522_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    img_dst2_data_full_n : in STD_LOGIC;
    img_src2_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\ : in STD_LOGIC;
    icmp_ln809_reg_2613_pp1_iter7_reg : in STD_LOGIC;
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\ : in STD_LOGIC;
    DDR_wr_en_tmp_reg_2528_pp1_iter7_reg : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Result_6_reg_2632 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_bram_0_i_17__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_bram_0_i_17__1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_18 : entity is "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_18 is
begin
overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DDR_wr_en_tmp_reg_2528_pp1_iter6_reg => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      DDR_wr_en_tmp_reg_2528_pp1_iter7_reg => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\ => \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\,
      \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\ => \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      full_n_reg => full_n_reg,
      icmp_ln809_reg_2613_pp1_iter7_reg => icmp_ln809_reg_2613_pp1_iter7_reg,
      img_dst2_data_full_n => img_dst2_data_full_n,
      img_src2_data_empty_n => img_src2_data_empty_n,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      out_buffer_wr_en_reg_2522_pp1_iter6_reg => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4(0) => ram_reg_bram_0_3(0),
      ram_reg_bram_0_5(8 downto 0) => ram_reg_bram_0_4(8 downto 0),
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9(7 downto 0) => ram_reg_bram_0_8(7 downto 0),
      \ram_reg_bram_0_i_17__1_0\(15 downto 0) => \ram_reg_bram_0_i_17__1\(15 downto 0),
      \ram_reg_bram_0_i_17__1_1\(15 downto 0) => \ram_reg_bram_0_i_17__1_0\(15 downto 0),
      \t_V_reg_277_reg[1]\ => \t_V_reg_277_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s is
  port (
    pop : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    overlyOnMat_1080_1920_U0_overly_alpha_read : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    img_out_4220_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    start_once_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    img_dst1_data_empty_n : in STD_LOGIC;
    empty_n_1 : in STD_LOGIC;
    img_dst2_data_empty_n : in STD_LOGIC;
    pop_2 : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_dst1_4222_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    overlay_alpha_c_empty_n : in STD_LOGIC;
    overlyOnMat_1080_1920_U0_ap_start : in STD_LOGIC;
    start_for_Loop_loop_height_proc2123_U0_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s is
  signal add_ln59_1_fu_209_p2 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \add_ln59_1_fu_209_p2__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal and_ln67_fu_249_p2 : STD_LOGIC;
  signal and_ln67_reg_448 : STD_LOGIC;
  signal \and_ln67_reg_448[0]_i_1_n_2\ : STD_LOGIC;
  signal \and_ln67_reg_448[0]_i_3_n_2\ : STD_LOGIC;
  signal \and_ln67_reg_448[0]_i_4_n_2\ : STD_LOGIC;
  signal \and_ln67_reg_448[0]_i_5_n_2\ : STD_LOGIC;
  signal \and_ln67_reg_448[0]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__3_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_n_2 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal col_1_fu_279_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_reg_127 : STD_LOGIC;
  signal \col_reg_127[10]_i_4_n_2\ : STD_LOGIC;
  signal \col_reg_127[10]_i_5_n_2\ : STD_LOGIC;
  signal \col_reg_127[10]_i_6_n_2\ : STD_LOGIC;
  signal \col_reg_127[10]_i_7_n_2\ : STD_LOGIC;
  signal \col_reg_127[9]_i_2_n_2\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[0]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[10]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[1]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[2]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[3]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[4]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[5]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[6]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[7]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[8]\ : STD_LOGIC;
  signal \col_reg_127_reg_n_2_[9]\ : STD_LOGIC;
  signal i_op_assign_fu_169_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln59_fu_183_p2 : STD_LOGIC;
  signal \icmp_ln59_reg_434[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln59_reg_434[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln59_reg_434[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln59_reg_434[0]_i_5_n_2\ : STD_LOGIC;
  signal icmp_ln59_reg_434_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal icmp_ln59_reg_434_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln59_reg_434_reg_n_2_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_105 : STD_LOGIC;
  signal indvar_flatten_reg_1050 : STD_LOGIC;
  signal \indvar_flatten_reg_105[0]_i_4_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_105_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_105_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_9 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_10 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_11 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_12 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_13 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_14 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_15 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_16 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_17 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_2 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_3 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_4 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_5 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_6 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_7 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_8 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U57_n_9 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_10 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_11 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_12 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_13 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_14 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_15 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_16 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_17 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_2 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_3 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_4 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_5 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_6 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_7 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_8 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U58_n_9 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_10 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_11 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_12 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_13 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_14 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_15 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_16 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_17 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_2 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_3 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_4 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_5 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_6 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_7 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_8 : STD_LOGIC;
  signal mul_8ns_8ns_16_1_1_U59_n_9 : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_img_dst1_4222_read : STD_LOGIC;
  signal \^overlyonmat_1080_1920_u0_overly_alpha_read\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal row_reg_116 : STD_LOGIC;
  signal \row_reg_116[10]_i_3_n_2\ : STD_LOGIC;
  signal \row_reg_116[8]_i_1_n_2\ : STD_LOGIC;
  signal row_reg_116_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_105_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_105_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair223";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \col_reg_127[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \col_reg_127[10]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \col_reg_127[10]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \col_reg_127[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \col_reg_127[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \col_reg_127[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \col_reg_127[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \col_reg_127[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \col_reg_127[7]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \col_reg_127[8]_i_1\ : label is "soft_lutpair224";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\overlyOnMat_1080_1920_U0/icmp_ln59_reg_434_pp0_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\overlyOnMat_1080_1920_U0/icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_105_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_105_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_105_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \row_reg_116[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \row_reg_116[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \row_reg_116[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \row_reg_116[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \row_reg_116[6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \row_reg_116[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \row_reg_116[8]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \row_reg_116[9]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \waddr[10]_i_1__3\ : label is "soft_lutpair228";
begin
  ap_ready <= \^ap_ready\;
  overlyOnMat_1080_1920_U0_overly_alpha_read <= \^overlyonmat_1080_1920_u0_overly_alpha_read\;
  push <= \^push\;
  start_once_reg <= \^start_once_reg\;
\and_ln67_reg_448[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => and_ln67_fu_249_p2,
      I3 => \icmp_ln59_reg_434_reg_n_2_[0]\,
      I4 => and_ln67_reg_448,
      O => \and_ln67_reg_448[0]_i_1_n_2\
    );
\and_ln67_reg_448[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000010001"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[9]\,
      I1 => \and_ln67_reg_448[0]_i_3_n_2\,
      I2 => \col_reg_127_reg_n_2_[10]\,
      I3 => \and_ln67_reg_448[0]_i_4_n_2\,
      I4 => \and_ln67_reg_448[0]_i_5_n_2\,
      I5 => \col_reg_127[10]_i_4_n_2\,
      O => and_ln67_fu_249_p2
    );
\and_ln67_reg_448[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => row_reg_116_reg(10),
      I1 => row_reg_116_reg(9),
      I2 => row_reg_116_reg(8),
      I3 => row_reg_116_reg(6),
      I4 => row_reg_116_reg(7),
      O => \and_ln67_reg_448[0]_i_3_n_2\
    );
\and_ln67_reg_448[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => \col_reg_127[10]_i_4_n_2\,
      I1 => \col_reg_127_reg_n_2_[8]\,
      I2 => \col_reg_127_reg_n_2_[6]\,
      I3 => \and_ln67_reg_448[0]_i_6_n_2\,
      I4 => \col_reg_127_reg_n_2_[7]\,
      O => \and_ln67_reg_448[0]_i_4_n_2\
    );
\and_ln67_reg_448[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000015555"
    )
        port map (
      I0 => row_reg_116_reg(9),
      I1 => row_reg_116_reg(7),
      I2 => \row_reg_116[10]_i_3_n_2\,
      I3 => row_reg_116_reg(6),
      I4 => row_reg_116_reg(8),
      I5 => row_reg_116_reg(10),
      O => \and_ln67_reg_448[0]_i_5_n_2\
    );
\and_ln67_reg_448[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[0]\,
      I1 => \col_reg_127_reg_n_2_[4]\,
      I2 => \col_reg_127_reg_n_2_[5]\,
      I3 => \col_reg_127_reg_n_2_[2]\,
      I4 => \col_reg_127_reg_n_2_[3]\,
      I5 => \col_reg_127_reg_n_2_[1]\,
      O => \and_ln67_reg_448[0]_i_6_n_2\
    );
\and_ln67_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln67_reg_448[0]_i_1_n_2\,
      Q => and_ln67_reg_448,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_ready\,
      I2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      O => \ap_CS_fsm[0]_i_1__5_n_2\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EEEE"
    )
        port map (
      I0 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => \ap_CS_fsm[2]_i_2__3_n_2\,
      I4 => ap_block_pp0_stage0_subdone,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[2]_i_2__3_n_2\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD0DDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_n_2,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_2__3_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__5_n_2\,
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_ready\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln59_fu_183_p2,
      I3 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter2_i_1_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2_i_1_n_2,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter7_reg_n_2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter7_i_1_n_2
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_i_1_n_2,
      Q => ap_enable_reg_pp0_iter7_reg_n_2,
      R => '0'
    );
\col_reg_127[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[0]\,
      O => col_1_fu_279_p2(0)
    );
\col_reg_127[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080808000"
    )
        port map (
      I0 => overlay_alpha_c_empty_n,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => overlyOnMat_1080_1920_U0_ap_start,
      I3 => start_for_Loop_loop_height_proc2123_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      O => col_reg_127
    );
\col_reg_127[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln59_reg_434_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      O => overlyOnMat_1080_1920_U0_img_dst1_4222_read
    );
\col_reg_127[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222122222222222"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[10]\,
      I1 => \col_reg_127[10]_i_4_n_2\,
      I2 => \col_reg_127_reg_n_2_[8]\,
      I3 => \col_reg_127_reg_n_2_[7]\,
      I4 => \col_reg_127[10]_i_5_n_2\,
      I5 => \col_reg_127_reg_n_2_[9]\,
      O => col_1_fu_279_p2(10)
    );
\col_reg_127[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \col_reg_127[10]_i_6_n_2\,
      I1 => \col_reg_127[10]_i_7_n_2\,
      I2 => \col_reg_127_reg_n_2_[1]\,
      I3 => \col_reg_127_reg_n_2_[3]\,
      I4 => \col_reg_127_reg_n_2_[6]\,
      O => \col_reg_127[10]_i_4_n_2\
    );
\col_reg_127[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \col_reg_127[9]_i_2_n_2\,
      I1 => \col_reg_127_reg_n_2_[6]\,
      O => \col_reg_127[10]_i_5_n_2\
    );
\col_reg_127[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[0]\,
      I1 => \col_reg_127_reg_n_2_[5]\,
      I2 => \col_reg_127_reg_n_2_[2]\,
      I3 => \col_reg_127_reg_n_2_[4]\,
      O => \col_reg_127[10]_i_6_n_2\
    );
\col_reg_127[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[7]\,
      I1 => \col_reg_127_reg_n_2_[9]\,
      I2 => \col_reg_127_reg_n_2_[8]\,
      I3 => \col_reg_127_reg_n_2_[10]\,
      O => \col_reg_127[10]_i_7_n_2\
    );
\col_reg_127[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[1]\,
      I1 => \col_reg_127_reg_n_2_[0]\,
      O => col_1_fu_279_p2(1)
    );
\col_reg_127[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[2]\,
      I1 => \col_reg_127_reg_n_2_[1]\,
      I2 => \col_reg_127_reg_n_2_[0]\,
      O => col_1_fu_279_p2(2)
    );
\col_reg_127[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[3]\,
      I1 => \col_reg_127_reg_n_2_[0]\,
      I2 => \col_reg_127_reg_n_2_[1]\,
      I3 => \col_reg_127_reg_n_2_[2]\,
      O => col_1_fu_279_p2(3)
    );
\col_reg_127[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[4]\,
      I1 => \col_reg_127_reg_n_2_[2]\,
      I2 => \col_reg_127_reg_n_2_[1]\,
      I3 => \col_reg_127_reg_n_2_[0]\,
      I4 => \col_reg_127_reg_n_2_[3]\,
      O => col_1_fu_279_p2(4)
    );
\col_reg_127[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[5]\,
      I1 => \col_reg_127_reg_n_2_[3]\,
      I2 => \col_reg_127_reg_n_2_[0]\,
      I3 => \col_reg_127_reg_n_2_[1]\,
      I4 => \col_reg_127_reg_n_2_[2]\,
      I5 => \col_reg_127_reg_n_2_[4]\,
      O => col_1_fu_279_p2(5)
    );
\col_reg_127[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[6]\,
      I1 => \col_reg_127[9]_i_2_n_2\,
      O => col_1_fu_279_p2(6)
    );
\col_reg_127[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[7]\,
      I1 => \col_reg_127[10]_i_4_n_2\,
      I2 => \col_reg_127_reg_n_2_[6]\,
      I3 => \col_reg_127[9]_i_2_n_2\,
      O => col_1_fu_279_p2(7)
    );
\col_reg_127[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020DF20"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[6]\,
      I1 => \col_reg_127[9]_i_2_n_2\,
      I2 => \col_reg_127_reg_n_2_[7]\,
      I3 => \col_reg_127_reg_n_2_[8]\,
      I4 => \col_reg_127[10]_i_4_n_2\,
      O => col_1_fu_279_p2(8)
    );
\col_reg_127[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AAAAAA"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[9]\,
      I1 => \col_reg_127_reg_n_2_[6]\,
      I2 => \col_reg_127[9]_i_2_n_2\,
      I3 => \col_reg_127_reg_n_2_[7]\,
      I4 => \col_reg_127_reg_n_2_[8]\,
      I5 => \col_reg_127[10]_i_4_n_2\,
      O => col_1_fu_279_p2(9)
    );
\col_reg_127[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_reg_127_reg_n_2_[4]\,
      I1 => \col_reg_127_reg_n_2_[2]\,
      I2 => \col_reg_127_reg_n_2_[1]\,
      I3 => \col_reg_127_reg_n_2_[0]\,
      I4 => \col_reg_127_reg_n_2_[3]\,
      I5 => \col_reg_127_reg_n_2_[5]\,
      O => \col_reg_127[9]_i_2_n_2\
    );
\col_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(0),
      Q => \col_reg_127_reg_n_2_[0]\,
      R => col_reg_127
    );
\col_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(10),
      Q => \col_reg_127_reg_n_2_[10]\,
      R => col_reg_127
    );
\col_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(1),
      Q => \col_reg_127_reg_n_2_[1]\,
      R => col_reg_127
    );
\col_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(2),
      Q => \col_reg_127_reg_n_2_[2]\,
      R => col_reg_127
    );
\col_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(3),
      Q => \col_reg_127_reg_n_2_[3]\,
      R => col_reg_127
    );
\col_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(4),
      Q => \col_reg_127_reg_n_2_[4]\,
      R => col_reg_127
    );
\col_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(5),
      Q => \col_reg_127_reg_n_2_[5]\,
      R => col_reg_127
    );
\col_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(6),
      Q => \col_reg_127_reg_n_2_[6]\,
      R => col_reg_127
    );
\col_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(7),
      Q => \col_reg_127_reg_n_2_[7]\,
      R => col_reg_127
    );
\col_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(8),
      Q => \col_reg_127_reg_n_2_[8]\,
      R => col_reg_127
    );
\col_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => overlyOnMat_1080_1920_U0_img_dst1_4222_read,
      D => col_1_fu_279_p2(9),
      Q => \col_reg_127_reg_n_2_[9]\,
      R => col_reg_127
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECEEEEEEE"
    )
        port map (
      I0 => img_dst2_data_empty_n,
      I1 => empty_n_1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => and_ln67_reg_448,
      I5 => icmp_ln59_reg_434_pp0_iter1_reg,
      O => dout_valid_reg
    );
\dout_valid_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FF70FFF0"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => img_dst1_data_empty_n,
      I3 => empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln59_reg_434_reg_n_2_[0]\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\icmp_ln59_reg_434[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln59_reg_434[0]_i_2_n_2\,
      I1 => indvar_flatten_reg_105_reg(8),
      I2 => indvar_flatten_reg_105_reg(12),
      I3 => indvar_flatten_reg_105_reg(5),
      I4 => \icmp_ln59_reg_434[0]_i_3_n_2\,
      I5 => \icmp_ln59_reg_434[0]_i_4_n_2\,
      O => icmp_ln59_fu_183_p2
    );
\icmp_ln59_reg_434[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => indvar_flatten_reg_105_reg(9),
      I1 => indvar_flatten_reg_105_reg(16),
      I2 => indvar_flatten_reg_105_reg(7),
      I3 => indvar_flatten_reg_105_reg(17),
      I4 => indvar_flatten_reg_105_reg(0),
      I5 => indvar_flatten_reg_105_reg(13),
      O => \icmp_ln59_reg_434[0]_i_2_n_2\
    );
\icmp_ln59_reg_434[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_105_reg(19),
      I1 => indvar_flatten_reg_105_reg(10),
      I2 => indvar_flatten_reg_105_reg(15),
      I3 => indvar_flatten_reg_105_reg(4),
      O => \icmp_ln59_reg_434[0]_i_3_n_2\
    );
\icmp_ln59_reg_434[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_105_reg(14),
      I1 => indvar_flatten_reg_105_reg(18),
      I2 => indvar_flatten_reg_105_reg(3),
      I3 => indvar_flatten_reg_105_reg(20),
      I4 => \icmp_ln59_reg_434[0]_i_5_n_2\,
      O => \icmp_ln59_reg_434[0]_i_4_n_2\
    );
\icmp_ln59_reg_434[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_105_reg(6),
      I1 => indvar_flatten_reg_105_reg(2),
      I2 => indvar_flatten_reg_105_reg(11),
      I3 => indvar_flatten_reg_105_reg(1),
      O => \icmp_ln59_reg_434[0]_i_5_n_2\
    );
\icmp_ln59_reg_434_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      D => \icmp_ln59_reg_434_reg_n_2_[0]\,
      Q => icmp_ln59_reg_434_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln59_reg_434_pp0_iter1_reg,
      Q => \icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4_n_2\
    );
\icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln59_reg_434_pp0_iter5_reg_reg[0]_srl4_n_2\,
      Q => icmp_ln59_reg_434_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln59_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      D => icmp_ln59_fu_183_p2,
      Q => \icmp_ln59_reg_434_reg_n_2_[0]\,
      R => '0'
    );
\indvar_flatten_reg_105[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080808000"
    )
        port map (
      I0 => overlay_alpha_c_empty_n,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => overlyOnMat_1080_1920_U0_ap_start,
      I3 => start_for_Loop_loop_height_proc2123_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => indvar_flatten_reg_1050,
      O => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln59_fu_183_p2,
      O => indvar_flatten_reg_1050
    );
\indvar_flatten_reg_105[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_105_reg(0),
      O => \indvar_flatten_reg_105[0]_i_4_n_2\
    );
\indvar_flatten_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_105_reg(0),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_105_reg[0]_i_3_n_2\,
      CO(6) => \indvar_flatten_reg_105_reg[0]_i_3_n_3\,
      CO(5) => \indvar_flatten_reg_105_reg[0]_i_3_n_4\,
      CO(4) => \indvar_flatten_reg_105_reg[0]_i_3_n_5\,
      CO(3) => \indvar_flatten_reg_105_reg[0]_i_3_n_6\,
      CO(2) => \indvar_flatten_reg_105_reg[0]_i_3_n_7\,
      CO(1) => \indvar_flatten_reg_105_reg[0]_i_3_n_8\,
      CO(0) => \indvar_flatten_reg_105_reg[0]_i_3_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_105_reg[0]_i_3_n_10\,
      O(6) => \indvar_flatten_reg_105_reg[0]_i_3_n_11\,
      O(5) => \indvar_flatten_reg_105_reg[0]_i_3_n_12\,
      O(4) => \indvar_flatten_reg_105_reg[0]_i_3_n_13\,
      O(3) => \indvar_flatten_reg_105_reg[0]_i_3_n_14\,
      O(2) => \indvar_flatten_reg_105_reg[0]_i_3_n_15\,
      O(1) => \indvar_flatten_reg_105_reg[0]_i_3_n_16\,
      O(0) => \indvar_flatten_reg_105_reg[0]_i_3_n_17\,
      S(7 downto 1) => indvar_flatten_reg_105_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_105[0]_i_4_n_2\
    );
\indvar_flatten_reg_105_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_105_reg(10),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_105_reg(11),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_105_reg(12),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_105_reg(13),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_105_reg(14),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_105_reg(15),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_105_reg(16),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_105_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_105_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_105_reg[16]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_105_reg[16]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_105_reg[16]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_105_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_105_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_105_reg[16]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_105_reg[16]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_105_reg[16]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_105_reg[16]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_105_reg[16]_i_1_n_17\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_105_reg(20 downto 16)
    );
\indvar_flatten_reg_105_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_105_reg(17),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_105_reg(18),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_105_reg(19),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_105_reg(1),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[16]_i_1_n_13\,
      Q => indvar_flatten_reg_105_reg(20),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_105_reg(2),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_105_reg(3),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_105_reg(4),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_12\,
      Q => indvar_flatten_reg_105_reg(5),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_11\,
      Q => indvar_flatten_reg_105_reg(6),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_105_reg(7),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_105_reg(8),
      R => indvar_flatten_reg_105
    );
\indvar_flatten_reg_105_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_105_reg[0]_i_3_n_2\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_105_reg[8]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_105_reg[8]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_105_reg[8]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_105_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_105_reg[8]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_105_reg[8]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_105_reg[8]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_105_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_105_reg[8]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_105_reg[8]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_105_reg[8]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_105_reg[8]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_105_reg[8]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_105_reg[8]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_105_reg[8]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_105_reg[8]_i_1_n_17\,
      S(7 downto 0) => indvar_flatten_reg_105_reg(15 downto 8)
    );
\indvar_flatten_reg_105_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1050,
      D => \indvar_flatten_reg_105_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_105_reg(9),
      R => indvar_flatten_reg_105
    );
mac_muladd_8ns_8ns_16ns_17_4_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1
     port map (
      B(7 downto 0) => i_op_assign_fu_169_p2(7 downto 0),
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      DSP_ALU_INST(15) => mul_8ns_8ns_16_1_1_U57_n_2,
      DSP_ALU_INST(14) => mul_8ns_8ns_16_1_1_U57_n_3,
      DSP_ALU_INST(13) => mul_8ns_8ns_16_1_1_U57_n_4,
      DSP_ALU_INST(12) => mul_8ns_8ns_16_1_1_U57_n_5,
      DSP_ALU_INST(11) => mul_8ns_8ns_16_1_1_U57_n_6,
      DSP_ALU_INST(10) => mul_8ns_8ns_16_1_1_U57_n_7,
      DSP_ALU_INST(9) => mul_8ns_8ns_16_1_1_U57_n_8,
      DSP_ALU_INST(8) => mul_8ns_8ns_16_1_1_U57_n_9,
      DSP_ALU_INST(7) => mul_8ns_8ns_16_1_1_U57_n_10,
      DSP_ALU_INST(6) => mul_8ns_8ns_16_1_1_U57_n_11,
      DSP_ALU_INST(5) => mul_8ns_8ns_16_1_1_U57_n_12,
      DSP_ALU_INST(4) => mul_8ns_8ns_16_1_1_U57_n_13,
      DSP_ALU_INST(3) => mul_8ns_8ns_16_1_1_U57_n_14,
      DSP_ALU_INST(2) => mul_8ns_8ns_16_1_1_U57_n_15,
      DSP_ALU_INST(1) => mul_8ns_8ns_16_1_1_U57_n_16,
      DSP_ALU_INST(0) => mul_8ns_8ns_16_1_1_U57_n_17,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_18,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(7 downto 0)
    );
mac_muladd_8ns_8ns_16ns_17_4_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_37
     port map (
      B(7 downto 0) => i_op_assign_fu_169_p2(7 downto 0),
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      DSP_ALU_INST(15) => mul_8ns_8ns_16_1_1_U58_n_2,
      DSP_ALU_INST(14) => mul_8ns_8ns_16_1_1_U58_n_3,
      DSP_ALU_INST(13) => mul_8ns_8ns_16_1_1_U58_n_4,
      DSP_ALU_INST(12) => mul_8ns_8ns_16_1_1_U58_n_5,
      DSP_ALU_INST(11) => mul_8ns_8ns_16_1_1_U58_n_6,
      DSP_ALU_INST(10) => mul_8ns_8ns_16_1_1_U58_n_7,
      DSP_ALU_INST(9) => mul_8ns_8ns_16_1_1_U58_n_8,
      DSP_ALU_INST(8) => mul_8ns_8ns_16_1_1_U58_n_9,
      DSP_ALU_INST(7) => mul_8ns_8ns_16_1_1_U58_n_10,
      DSP_ALU_INST(6) => mul_8ns_8ns_16_1_1_U58_n_11,
      DSP_ALU_INST(5) => mul_8ns_8ns_16_1_1_U58_n_12,
      DSP_ALU_INST(4) => mul_8ns_8ns_16_1_1_U58_n_13,
      DSP_ALU_INST(3) => mul_8ns_8ns_16_1_1_U58_n_14,
      DSP_ALU_INST(2) => mul_8ns_8ns_16_1_1_U58_n_15,
      DSP_ALU_INST(1) => mul_8ns_8ns_16_1_1_U58_n_16,
      DSP_ALU_INST(0) => mul_8ns_8ns_16_1_1_U58_n_17,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_18,
      ap_clk => ap_clk,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(15 downto 8)
    );
mac_muladd_8ns_8ns_16ns_17_4_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_8ns_16ns_17_4_1_38
     port map (
      B(7 downto 0) => i_op_assign_fu_169_p2(7 downto 0),
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      DSP_ALU_INST(15) => mul_8ns_8ns_16_1_1_U59_n_2,
      DSP_ALU_INST(14) => mul_8ns_8ns_16_1_1_U59_n_3,
      DSP_ALU_INST(13) => mul_8ns_8ns_16_1_1_U59_n_4,
      DSP_ALU_INST(12) => mul_8ns_8ns_16_1_1_U59_n_5,
      DSP_ALU_INST(11) => mul_8ns_8ns_16_1_1_U59_n_6,
      DSP_ALU_INST(10) => mul_8ns_8ns_16_1_1_U59_n_7,
      DSP_ALU_INST(9) => mul_8ns_8ns_16_1_1_U59_n_8,
      DSP_ALU_INST(8) => mul_8ns_8ns_16_1_1_U59_n_9,
      DSP_ALU_INST(7) => mul_8ns_8ns_16_1_1_U59_n_10,
      DSP_ALU_INST(6) => mul_8ns_8ns_16_1_1_U59_n_11,
      DSP_ALU_INST(5) => mul_8ns_8ns_16_1_1_U59_n_12,
      DSP_ALU_INST(4) => mul_8ns_8ns_16_1_1_U59_n_13,
      DSP_ALU_INST(3) => mul_8ns_8ns_16_1_1_U59_n_14,
      DSP_ALU_INST(2) => mul_8ns_8ns_16_1_1_U59_n_15,
      DSP_ALU_INST(1) => mul_8ns_8ns_16_1_1_U59_n_16,
      DSP_ALU_INST(0) => mul_8ns_8ns_16_1_1_U59_n_17,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_18,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7_reg => \^start_once_reg\,
      img_dst1_4222_dout(7 downto 0) => img_dst1_4222_dout(23 downto 16),
      overlay_alpha_c_empty_n => overlay_alpha_c_empty_n,
      overlyOnMat_1080_1920_U0_ap_start => overlyOnMat_1080_1920_U0_ap_start,
      start_for_Loop_loop_height_proc2123_U0_full_n => start_for_Loop_loop_height_proc2123_U0_full_n
    );
\mem_reg_bram_0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter7_reg_n_2,
      I2 => icmp_ln59_reg_434_pp0_iter6_reg,
      O => WEA(0)
    );
mul_8ns_8ns_16_1_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1
     port map (
      CEA2 => p_12_in,
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      P(15) => mul_8ns_8ns_16_1_1_U57_n_2,
      P(14) => mul_8ns_8ns_16_1_1_U57_n_3,
      P(13) => mul_8ns_8ns_16_1_1_U57_n_4,
      P(12) => mul_8ns_8ns_16_1_1_U57_n_5,
      P(11) => mul_8ns_8ns_16_1_1_U57_n_6,
      P(10) => mul_8ns_8ns_16_1_1_U57_n_7,
      P(9) => mul_8ns_8ns_16_1_1_U57_n_8,
      P(8) => mul_8ns_8ns_16_1_1_U57_n_9,
      P(7) => mul_8ns_8ns_16_1_1_U57_n_10,
      P(6) => mul_8ns_8ns_16_1_1_U57_n_11,
      P(5) => mul_8ns_8ns_16_1_1_U57_n_12,
      P(4) => mul_8ns_8ns_16_1_1_U57_n_13,
      P(3) => mul_8ns_8ns_16_1_1_U57_n_14,
      P(2) => mul_8ns_8ns_16_1_1_U57_n_15,
      P(1) => mul_8ns_8ns_16_1_1_U57_n_16,
      P(0) => mul_8ns_8ns_16_1_1_U57_n_17,
      Q(7 downto 0) => Q(7 downto 0),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_clk => ap_clk,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_8ns_8ns_16_1_1_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_39
     port map (
      CEA2 => p_12_in,
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      P(15) => mul_8ns_8ns_16_1_1_U58_n_2,
      P(14) => mul_8ns_8ns_16_1_1_U58_n_3,
      P(13) => mul_8ns_8ns_16_1_1_U58_n_4,
      P(12) => mul_8ns_8ns_16_1_1_U58_n_5,
      P(11) => mul_8ns_8ns_16_1_1_U58_n_6,
      P(10) => mul_8ns_8ns_16_1_1_U58_n_7,
      P(9) => mul_8ns_8ns_16_1_1_U58_n_8,
      P(8) => mul_8ns_8ns_16_1_1_U58_n_9,
      P(7) => mul_8ns_8ns_16_1_1_U58_n_10,
      P(6) => mul_8ns_8ns_16_1_1_U58_n_11,
      P(5) => mul_8ns_8ns_16_1_1_U58_n_12,
      P(4) => mul_8ns_8ns_16_1_1_U58_n_13,
      P(3) => mul_8ns_8ns_16_1_1_U58_n_14,
      P(2) => mul_8ns_8ns_16_1_1_U58_n_15,
      P(1) => mul_8ns_8ns_16_1_1_U58_n_16,
      P(0) => mul_8ns_8ns_16_1_1_U58_n_17,
      Q(7 downto 0) => Q(15 downto 8),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_clk => ap_clk,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_8ns_8ns_16_1_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_8ns_8ns_16_1_1_40
     port map (
      CEA2 => p_12_in,
      CEB2 => \^overlyonmat_1080_1920_u0_overly_alpha_read\,
      P(15) => mul_8ns_8ns_16_1_1_U59_n_2,
      P(14) => mul_8ns_8ns_16_1_1_U59_n_3,
      P(13) => mul_8ns_8ns_16_1_1_U59_n_4,
      P(12) => mul_8ns_8ns_16_1_1_U59_n_5,
      P(11) => mul_8ns_8ns_16_1_1_U59_n_6,
      P(10) => mul_8ns_8ns_16_1_1_U59_n_7,
      P(9) => mul_8ns_8ns_16_1_1_U59_n_8,
      P(8) => mul_8ns_8ns_16_1_1_U59_n_9,
      P(7) => mul_8ns_8ns_16_1_1_U59_n_10,
      P(6) => mul_8ns_8ns_16_1_1_U59_n_11,
      P(5) => mul_8ns_8ns_16_1_1_U59_n_12,
      P(4) => mul_8ns_8ns_16_1_1_U59_n_13,
      P(3) => mul_8ns_8ns_16_1_1_U59_n_14,
      P(2) => mul_8ns_8ns_16_1_1_U59_n_15,
      P(1) => mul_8ns_8ns_16_1_1_U59_n_16,
      P(0) => mul_8ns_8ns_16_1_1_U59_n_17,
      Q(7 downto 0) => Q(23 downto 16),
      and_ln67_reg_448 => and_ln67_reg_448,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      icmp_ln59_reg_434_pp0_iter1_reg => icmp_ln59_reg_434_pp0_iter1_reg,
      icmp_ln59_reg_434_pp0_iter6_reg => icmp_ln59_reg_434_pp0_iter6_reg,
      \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0\ => ap_enable_reg_pp0_iter7_reg_n_2,
      \icmp_ln59_reg_434_pp0_iter6_reg_reg[0]__0_0\ => \icmp_ln59_reg_434_reg_n_2_[0]\,
      img_dst1_data_empty_n => img_dst1_data_empty_n,
      img_dst2_data_empty_n => img_dst2_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_mul_17ns_19ns_35_4_1_U63: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1
     port map (
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_18,
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(7 downto 0)
    );
mul_mul_17ns_19ns_35_4_1_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_41
     port map (
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U61_n_18,
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(15 downto 8)
    );
mul_mul_17ns_19ns_35_4_1_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_19ns_35_4_1_42
     port map (
      CEP => mac_muladd_8ns_8ns_16ns_17_4_1_U60_n_19,
      P(16) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_2,
      P(15) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_3,
      P(14) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_4,
      P(13) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_5,
      P(12) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_6,
      P(11) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_7,
      P(10) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_8,
      P(9) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_9,
      P(8) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_10,
      P(7) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_11,
      P(6) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_12,
      P(5) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_13,
      P(4) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_14,
      P(3) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_15,
      P(2) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_16,
      P(1) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_17,
      P(0) => mac_muladd_8ns_8ns_16ns_17_4_1_U62_n_18,
      ap_clk => ap_clk,
      img_out_4220_din(7 downto 0) => img_out_4220_din(23 downto 16)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      O => i_op_assign_fu_169_p2(7)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      O => i_op_assign_fu_169_p2(6)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      O => i_op_assign_fu_169_p2(5)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      O => i_op_assign_fu_169_p2(4)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(3),
      O => i_op_assign_fu_169_p2(3)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      O => i_op_assign_fu_169_p2(2)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      O => i_op_assign_fu_169_p2(1)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(0),
      O => i_op_assign_fu_169_p2(0)
    );
\raddr[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22222222222222"
    )
        port map (
      I0 => empty_n,
      I1 => img_dst1_data_empty_n,
      I2 => \icmp_ln59_reg_434_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_block_pp0_stage0_subdone,
      O => pop
    );
\raddr[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22222222222222"
    )
        port map (
      I0 => empty_n_1,
      I1 => img_dst2_data_empty_n,
      I2 => icmp_ln59_reg_434_pp0_iter1_reg,
      I3 => and_ln67_reg_448,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_enable_reg_pp0_iter2,
      O => pop_0
    );
\row_reg_116[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_reg_116_reg(0),
      O => \add_ln59_1_fu_209_p2__0\(0)
    );
\row_reg_116[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln59_reg_434_reg_n_2_[0]\,
      I4 => \col_reg_127[10]_i_4_n_2\,
      O => row_reg_116
    );
\row_reg_116[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => row_reg_116_reg(10),
      I1 => row_reg_116_reg(8),
      I2 => row_reg_116_reg(6),
      I3 => \row_reg_116[10]_i_3_n_2\,
      I4 => row_reg_116_reg(7),
      I5 => row_reg_116_reg(9),
      O => add_ln59_1_fu_209_p2(10)
    );
\row_reg_116[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => row_reg_116_reg(5),
      I1 => row_reg_116_reg(4),
      I2 => row_reg_116_reg(2),
      I3 => row_reg_116_reg(0),
      I4 => row_reg_116_reg(1),
      I5 => row_reg_116_reg(3),
      O => \row_reg_116[10]_i_3_n_2\
    );
\row_reg_116[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_reg_116_reg(0),
      I1 => row_reg_116_reg(1),
      O => \add_ln59_1_fu_209_p2__0\(1)
    );
\row_reg_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row_reg_116_reg(2),
      I1 => row_reg_116_reg(0),
      I2 => row_reg_116_reg(1),
      O => \add_ln59_1_fu_209_p2__0\(2)
    );
\row_reg_116[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_reg_116_reg(3),
      I1 => row_reg_116_reg(1),
      I2 => row_reg_116_reg(0),
      I3 => row_reg_116_reg(2),
      O => \add_ln59_1_fu_209_p2__0\(3)
    );
\row_reg_116[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_reg_116_reg(4),
      I1 => row_reg_116_reg(2),
      I2 => row_reg_116_reg(0),
      I3 => row_reg_116_reg(1),
      I4 => row_reg_116_reg(3),
      O => \add_ln59_1_fu_209_p2__0\(4)
    );
\row_reg_116[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_reg_116_reg(3),
      I1 => row_reg_116_reg(1),
      I2 => row_reg_116_reg(0),
      I3 => row_reg_116_reg(2),
      I4 => row_reg_116_reg(4),
      I5 => row_reg_116_reg(5),
      O => \add_ln59_1_fu_209_p2__0\(5)
    );
\row_reg_116[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_reg_116_reg(6),
      I1 => \row_reg_116[10]_i_3_n_2\,
      O => add_ln59_1_fu_209_p2(6)
    );
\row_reg_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => row_reg_116_reg(6),
      I1 => \row_reg_116[10]_i_3_n_2\,
      I2 => row_reg_116_reg(7),
      O => add_ln59_1_fu_209_p2(7)
    );
\row_reg_116[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_reg_116_reg(8),
      I1 => row_reg_116_reg(6),
      I2 => \row_reg_116[10]_i_3_n_2\,
      I3 => row_reg_116_reg(7),
      O => \row_reg_116[8]_i_1_n_2\
    );
\row_reg_116[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_reg_116_reg(9),
      I1 => row_reg_116_reg(7),
      I2 => \row_reg_116[10]_i_3_n_2\,
      I3 => row_reg_116_reg(6),
      I4 => row_reg_116_reg(8),
      O => add_ln59_1_fu_209_p2(9)
    );
\row_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(0),
      Q => row_reg_116_reg(0),
      R => col_reg_127
    );
\row_reg_116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => add_ln59_1_fu_209_p2(10),
      Q => row_reg_116_reg(10),
      R => col_reg_127
    );
\row_reg_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(1),
      Q => row_reg_116_reg(1),
      R => col_reg_127
    );
\row_reg_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(2),
      Q => row_reg_116_reg(2),
      R => col_reg_127
    );
\row_reg_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(3),
      Q => row_reg_116_reg(3),
      R => col_reg_127
    );
\row_reg_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(4),
      Q => row_reg_116_reg(4),
      R => col_reg_127
    );
\row_reg_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \add_ln59_1_fu_209_p2__0\(5),
      Q => row_reg_116_reg(5),
      R => col_reg_127
    );
\row_reg_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => add_ln59_1_fu_209_p2(6),
      Q => row_reg_116_reg(6),
      R => col_reg_127
    );
\row_reg_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => add_ln59_1_fu_209_p2(7),
      Q => row_reg_116_reg(7),
      R => col_reg_127
    );
\row_reg_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => \row_reg_116[8]_i_1_n_2\,
      Q => row_reg_116_reg(8),
      R => col_reg_127
    );
\row_reg_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_116,
      D => add_ln59_1_fu_209_p2(9),
      Q => row_reg_116_reg(9),
      R => col_reg_127
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_Loop_loop_height_proc2123_U0_full_n,
      I3 => overlyOnMat_1080_1920_U0_ap_start,
      O => \start_once_reg_i_1__0_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\usedw[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push\,
      I1 => pop_2,
      O => E(0)
    );
\waddr[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => img_out_data_full_n,
      I1 => icmp_ln59_reg_434_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7_reg_n_2,
      I3 => ap_block_pp0_stage0_subdone,
      O => \^push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s is
  port (
    pop : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    img_dst1_4222_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n : in STD_LOGIC;
    img_src1_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_dst1_data_full_n : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg : in STD_LOGIC;
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s is
  signal accum_reg_V_0_0_1_reg_301 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_0_0_1_reg_3010 : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_290_reg_n_2_[9]\ : STD_LOGIC;
  signal accum_reg_V_1_0_1_reg_279 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_1_1_1_reg_268 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_2_0_1_reg_257 : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_V_2_0_1_reg_257_reg_n_2_[9]\ : STD_LOGIC;
  signal accum_reg_V_2_1_1_reg_246 : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_V_2_1_1_reg_246_reg_n_2_[9]\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_15_fu_674_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_15_fu_674_p2_carry_n_9 : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_16_fu_716_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_16_fu_716_p2_carry_n_9 : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_17_fu_758_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_17_fu_758_p2_carry_n_9 : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_18_fu_800_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_18_fu_800_p2_carry_n_9 : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_19_fu_842_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_19_fu_842_p2_carry_n_9 : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln211_fu_620_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_2 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_3 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_4 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_5 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_6 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_7 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_8 : STD_LOGIC;
  signal add_ln211_fu_620_p2_carry_n_9 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \add_ln216_6_fu_915_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln216_6_fu_915_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_i_2_n_2 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_i_9_n_2 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_2 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_3 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_4 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_5 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_6 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_7 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_8 : STD_LOGIC;
  signal add_ln216_6_fu_915_p2_carry_n_9 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \add_ln216_7_fu_949_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln216_7_fu_949_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_i_2_n_2 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_i_9_n_2 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_2 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_3 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_4 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_5 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_6 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_7 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_8 : STD_LOGIC;
  signal add_ln216_7_fu_949_p2_carry_n_9 : STD_LOGIC;
  signal add_ln216_fu_881_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \add_ln216_fu_881_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln216_fu_881_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_i_2_n_2 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_i_9_n_2 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_2 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_3 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_4 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_5 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_6 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_7 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_8 : STD_LOGIC;
  signal add_ln216_fu_881_p2_carry_n_9 : STD_LOGIC;
  signal add_ln695_fu_408_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_fu_408_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_2 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_3 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_4 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_5 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_6 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_7 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_8 : STD_LOGIC;
  signal add_ln695_fu_408_p2_carry_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_reg_n_2 : STD_LOGIC;
  signal cmp117_fu_425_p2 : STD_LOGIC;
  signal cmp117_reg_1107 : STD_LOGIC;
  signal cmp117_reg_11070 : STD_LOGIC;
  signal \cmp117_reg_1107[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp117_reg_1107[0]_i_3_n_2\ : STD_LOGIC;
  signal cmp117_reg_1107_pp1_iter2_reg : STD_LOGIC;
  signal cmp117_reg_1107_pp1_iter3_reg : STD_LOGIC;
  signal col_index_3_reg_213 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_index_reg_1048[0]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[10]_i_2_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[1]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[2]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[3]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[4]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[5]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[5]_i_2_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[6]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[7]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[8]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[9]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_reg_1048[9]_i_2_n_2\ : STD_LOGIC;
  signal dim3_V_fu_318_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read : STD_LOGIC;
  signal icmp_ln686_fu_331_p2 : STD_LOGIC;
  signal icmp_ln686_reg_1021_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln686_reg_1021_pp1_iter2_reg : STD_LOGIC;
  signal \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln686_reg_1021_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln809_fu_388_p2 : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln809_fu_388_p2_carry__0_n_9\ : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_10_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_11_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_i_9_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln809_fu_388_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln809_reg_1093 : STD_LOGIC;
  signal icmp_ln809_reg_1093_pp1_iter1_reg : STD_LOGIC;
  signal \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal icmp_ln809_reg_1093_pp1_iter4_reg : STD_LOGIC;
  signal indvar_flatten_reg_2020 : STD_LOGIC;
  signal \indvar_flatten_reg_202[0]_i_2_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_202_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_202_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_10 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_11 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_12 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_13 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_14 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_15 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_16 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_17 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_18 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_19 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_2 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_20 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_21 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_22 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_23 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_24 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_25 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_26 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_27 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_28 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_29 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_3 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_30 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_31 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_32 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_33 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_4 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_5 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_6 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_7 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_8 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U15_n_9 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_10 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_11 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_12 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_13 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_14 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_15 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_16 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_17 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_18 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_19 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_2 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_20 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_21 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_22 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_23 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_24 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_25 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_26 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_27 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_28 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_29 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_3 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_30 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_31 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_32 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_33 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_4 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_5 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_6 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_7 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_8 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U16_n_9 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_10 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_11 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_12 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_13 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_14 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_15 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_16 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_17 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_18 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_19 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_2 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_20 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_21 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_22 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_23 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_24 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_25 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_26 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_27 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_28 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_29 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_3 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_30 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_31 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_32 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_33 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_34 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_4 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_5 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_6 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_7 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_8 : STD_LOGIC;
  signal mul_mul_16ns_8ns_24_4_1_U17_n_9 : STD_LOGIC;
  signal ouput_buffer_0_0_V_U_n_4 : STD_LOGIC;
  signal ouput_buffer_2_0_V_load_reg_1164 : STD_LOGIC;
  signal ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg : STD_LOGIC;
  signal \out_col_index_reg_224[0]_i_3_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224[0]_i_4_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224[0]_i_5_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224[0]_i_6_n_2\ : STD_LOGIC;
  signal out_col_index_reg_224_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \out_col_index_reg_224_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[0]\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[1]\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[2]\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[3]\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[4]\ : STD_LOGIC;
  signal \out_col_index_reg_224_reg_n_2_[5]\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_Result_12_i_reg_1127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_12_i_reg_1127_pp1_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_8_reg_11990 : STD_LOGIC;
  signal p_Result_i_reg_1122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_i_reg_1122_pp1_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_s_reg_1035 : STD_LOGIC;
  signal p_Result_s_reg_1035_pp1_iter1_reg : STD_LOGIC;
  signal p_Result_s_reg_1035_pp1_iter2_reg : STD_LOGIC;
  signal p_Result_s_reg_1035_pp1_iter3_reg : STD_LOGIC;
  signal p_Val2_10_reg_235 : STD_LOGIC;
  signal p_Val2_10_reg_235_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_Val2_10_reg_235_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal procBlock_out_V_3_fu_534_p3 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal procBlock_out_V_4_fu_541_p3 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal procBlock_out_V_fu_527_p3 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal select_ln468_12_fu_661_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln468_13_fu_709_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln468_14_fu_751_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln468_15_fu_793_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln468_16_fu_835_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln468_fu_607_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln480_1_fu_680_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln480_2_fu_722_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln480_3_fu_764_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln480_4_fu_806_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln480_5_fu_848_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln480_fu_626_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln519_3_fu_897_p3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal select_ln519_4_fu_931_p3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal select_ln519_fu_863_p3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal select_ln675_fu_349_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln675_reg_1030 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \select_ln675_reg_1030[10]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[10]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[10]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[10]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[9]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[9]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln675_reg_1030[9]_i_4_n_2\ : STD_LOGIC;
  signal t_V_reg_191 : STD_LOGIC;
  signal \t_V_reg_191[10]_i_2_n_2\ : STD_LOGIC;
  signal \t_V_reg_191[10]_i_4_n_2\ : STD_LOGIC;
  signal t_V_reg_191_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_6_fu_648_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln674_3_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln674_3_reg_1117_pp1_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln674_4_reg_1054_pp1_iter1_reg : STD_LOGIC;
  signal trunc_ln674_4_reg_1054_pp1_iter2_reg : STD_LOGIC;
  signal trunc_ln674_5_reg_1066 : STD_LOGIC;
  signal trunc_ln674_5_reg_1066_pp1_iter1_reg : STD_LOGIC;
  signal trunc_ln674_5_reg_1066_pp1_iter2_reg : STD_LOGIC;
  signal zext_ln216_3_fu_945_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln216_fu_449_p1 : STD_LOGIC_VECTOR ( 26 downto 16 );
  signal \NLW_add_ln211_15_fu_674_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln211_16_fu_716_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln211_17_fu_758_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln211_18_fu_800_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln211_19_fu_842_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln211_fu_620_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_add_ln216_6_fu_915_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln216_6_fu_915_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_add_ln216_7_fu_949_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln216_7_fu_949_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_add_ln216_fu_881_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln216_fu_881_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln695_fu_408_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln695_fu_408_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln809_fu_388_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln809_fu_388_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_icmp_ln809_fu_388_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_indvar_flatten_reg_202_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_202_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_out_col_index_reg_224_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln211_15_fu_674_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_15_fu_674_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln211_16_fu_716_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_16_fu_716_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln211_17_fu_758_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_17_fu_758_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln211_18_fu_800_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_18_fu_800_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln211_19_fu_842_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_19_fu_842_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln211_fu_620_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln211_fu_620_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln216_6_fu_915_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln216_6_fu_915_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln216_7_fu_949_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln216_7_fu_949_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln216_fu_881_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln216_fu_881_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair238";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \col_index_reg_1048[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \col_index_reg_1048[9]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair235";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln809_fu_388_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln809_fu_388_p2_carry__0\ : label is 14;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/icmp_ln809_reg_1093_pp1_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2 ";
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_202_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_202_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_202_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__1\ : label is "soft_lutpair237";
  attribute ADDER_THRESHOLD of \out_col_index_reg_224_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_reg_224_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_reg_224_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_reg_224_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \raddr[10]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \select_ln675_reg_1030[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \select_ln675_reg_1030[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \t_V_reg_191[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \t_V_reg_191[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \t_V_reg_191[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \t_V_reg_191[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \t_V_reg_191[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \t_V_reg_191[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \t_V_reg_191[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \t_V_reg_191[9]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \waddr[10]_i_1__1\ : label is "soft_lutpair237";
begin
\accum_reg_V_0_0_1_reg_301[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => p_Result_s_reg_1035_pp1_iter3_reg,
      I1 => ap_enable_reg_pp1_iter4_reg_n_2,
      I2 => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_state3,
      O => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter4_reg_n_2,
      O => accum_reg_V_2_0_1_reg_257
    );
\accum_reg_V_0_0_1_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(0),
      Q => accum_reg_V_0_0_1_reg_301(0),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(10),
      Q => accum_reg_V_0_0_1_reg_301(10),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(11),
      Q => accum_reg_V_0_0_1_reg_301(11),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(12),
      Q => accum_reg_V_0_0_1_reg_301(12),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(13),
      Q => accum_reg_V_0_0_1_reg_301(13),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(14),
      Q => accum_reg_V_0_0_1_reg_301(14),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(15),
      Q => accum_reg_V_0_0_1_reg_301(15),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(1),
      Q => accum_reg_V_0_0_1_reg_301(1),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(2),
      Q => accum_reg_V_0_0_1_reg_301(2),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(3),
      Q => accum_reg_V_0_0_1_reg_301(3),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(4),
      Q => accum_reg_V_0_0_1_reg_301(4),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(5),
      Q => accum_reg_V_0_0_1_reg_301(5),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(6),
      Q => accum_reg_V_0_0_1_reg_301(6),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(7),
      Q => accum_reg_V_0_0_1_reg_301(7),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(8),
      Q => accum_reg_V_0_0_1_reg_301(8),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_0_1_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_fu_626_p3(9),
      Q => accum_reg_V_0_0_1_reg_301(9),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_0_1_1_reg_290[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_enable_reg_pp1_iter4_reg_n_2,
      I2 => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => p_Result_s_reg_1035_pp1_iter3_reg,
      O => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_2,
      I1 => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      I2 => ap_block_pp1_stage0_subdone,
      O => accum_reg_V_0_0_1_reg_3010
    );
\accum_reg_V_0_1_1_reg_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(0),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[0]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(10),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[10]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(11),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[11]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(12),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[12]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(13),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[13]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(14),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[14]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(15),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[15]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(1),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[1]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(2),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[2]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(3),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[3]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(4),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[4]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(5),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[5]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(6),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[6]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(7),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[7]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(8),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[8]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_0_1_1_reg_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_1_fu_680_p3(9),
      Q => \accum_reg_V_0_1_1_reg_290_reg_n_2_[9]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_0_1_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(0),
      Q => accum_reg_V_1_0_1_reg_279(0),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(10),
      Q => accum_reg_V_1_0_1_reg_279(10),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(11),
      Q => accum_reg_V_1_0_1_reg_279(11),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(12),
      Q => accum_reg_V_1_0_1_reg_279(12),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(13),
      Q => accum_reg_V_1_0_1_reg_279(13),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(14),
      Q => accum_reg_V_1_0_1_reg_279(14),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(15),
      Q => accum_reg_V_1_0_1_reg_279(15),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(1),
      Q => accum_reg_V_1_0_1_reg_279(1),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(2),
      Q => accum_reg_V_1_0_1_reg_279(2),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(3),
      Q => accum_reg_V_1_0_1_reg_279(3),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(4),
      Q => accum_reg_V_1_0_1_reg_279(4),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(5),
      Q => accum_reg_V_1_0_1_reg_279(5),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(6),
      Q => accum_reg_V_1_0_1_reg_279(6),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(7),
      Q => accum_reg_V_1_0_1_reg_279(7),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(8),
      Q => accum_reg_V_1_0_1_reg_279(8),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_0_1_reg_279_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_2_fu_722_p3(9),
      Q => accum_reg_V_1_0_1_reg_279(9),
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_1_1_1_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(0),
      Q => accum_reg_V_1_1_1_reg_268(0),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(10),
      Q => accum_reg_V_1_1_1_reg_268(10),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(11),
      Q => accum_reg_V_1_1_1_reg_268(11),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(12),
      Q => accum_reg_V_1_1_1_reg_268(12),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(13),
      Q => accum_reg_V_1_1_1_reg_268(13),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(14),
      Q => accum_reg_V_1_1_1_reg_268(14),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(15),
      Q => accum_reg_V_1_1_1_reg_268(15),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(1),
      Q => accum_reg_V_1_1_1_reg_268(1),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(2),
      Q => accum_reg_V_1_1_1_reg_268(2),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(3),
      Q => accum_reg_V_1_1_1_reg_268(3),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(4),
      Q => accum_reg_V_1_1_1_reg_268(4),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(5),
      Q => accum_reg_V_1_1_1_reg_268(5),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(6),
      Q => accum_reg_V_1_1_1_reg_268(6),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(7),
      Q => accum_reg_V_1_1_1_reg_268(7),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(8),
      Q => accum_reg_V_1_1_1_reg_268(8),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_1_1_1_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_3_fu_764_p3(9),
      Q => accum_reg_V_1_1_1_reg_268(9),
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_0_1_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(0),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[0]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(10),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[10]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(11),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[11]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(12),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[12]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(13),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[13]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(14),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[14]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(15),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[15]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(1),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[1]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(2),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[2]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(3),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[3]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(4),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[4]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(5),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[5]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(6),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[6]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(7),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[7]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(8),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[8]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_0_1_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_2_0_1_reg_257,
      D => select_ln480_4_fu_806_p3(9),
      Q => \accum_reg_V_2_0_1_reg_257_reg_n_2_[9]\,
      R => \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2\
    );
\accum_reg_V_2_1_1_reg_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(0),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[0]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(10),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[10]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(11),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[11]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(12),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[12]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(13),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[13]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(14),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[14]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(15),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[15]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(1),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[1]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(2),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[2]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(3),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[3]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(4),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[4]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(5),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[5]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(6),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[6]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(7),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[7]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(8),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[8]\,
      R => accum_reg_V_2_1_1_reg_246
    );
\accum_reg_V_2_1_1_reg_246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_3010,
      D => select_ln480_5_fu_848_p3(9),
      Q => \accum_reg_V_2_1_1_reg_246_reg_n_2_[9]\,
      R => accum_reg_V_2_1_1_reg_246
    );
add_ln211_15_fu_674_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_15_fu_674_p2_carry_n_2,
      CO(6) => add_ln211_15_fu_674_p2_carry_n_3,
      CO(5) => add_ln211_15_fu_674_p2_carry_n_4,
      CO(4) => add_ln211_15_fu_674_p2_carry_n_5,
      CO(3) => add_ln211_15_fu_674_p2_carry_n_6,
      CO(2) => add_ln211_15_fu_674_p2_carry_n_7,
      CO(1) => add_ln211_15_fu_674_p2_carry_n_8,
      CO(0) => add_ln211_15_fu_674_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_12_fu_661_p3(7 downto 0),
      O(7 downto 0) => select_ln480_1_fu_680_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U15_n_26,
      S(6) => mul_mul_16ns_8ns_24_4_1_U15_n_27,
      S(5) => mul_mul_16ns_8ns_24_4_1_U15_n_28,
      S(4) => mul_mul_16ns_8ns_24_4_1_U15_n_29,
      S(3) => mul_mul_16ns_8ns_24_4_1_U15_n_30,
      S(2) => mul_mul_16ns_8ns_24_4_1_U15_n_31,
      S(1) => mul_mul_16ns_8ns_24_4_1_U15_n_32,
      S(0) => mul_mul_16ns_8ns_24_4_1_U15_n_33
    );
\add_ln211_15_fu_674_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_15_fu_674_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_15_fu_674_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_15_fu_674_p2_carry__0_n_3\,
      CO(5) => \add_ln211_15_fu_674_p2_carry__0_n_4\,
      CO(4) => \add_ln211_15_fu_674_p2_carry__0_n_5\,
      CO(3) => \add_ln211_15_fu_674_p2_carry__0_n_6\,
      CO(2) => \add_ln211_15_fu_674_p2_carry__0_n_7\,
      CO(1) => \add_ln211_15_fu_674_p2_carry__0_n_8\,
      CO(0) => \add_ln211_15_fu_674_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_12_fu_661_p3(14 downto 8),
      O(7 downto 0) => select_ln480_1_fu_680_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U15_n_10,
      S(6) => mul_mul_16ns_8ns_24_4_1_U15_n_11,
      S(5) => mul_mul_16ns_8ns_24_4_1_U15_n_12,
      S(4) => mul_mul_16ns_8ns_24_4_1_U15_n_13,
      S(3) => mul_mul_16ns_8ns_24_4_1_U15_n_14,
      S(2) => mul_mul_16ns_8ns_24_4_1_U15_n_15,
      S(1) => mul_mul_16ns_8ns_24_4_1_U15_n_16,
      S(0) => mul_mul_16ns_8ns_24_4_1_U15_n_17
    );
\add_ln211_15_fu_674_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[14]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(14)
    );
\add_ln211_15_fu_674_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[13]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(13)
    );
\add_ln211_15_fu_674_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[12]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(12)
    );
\add_ln211_15_fu_674_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[11]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(11)
    );
\add_ln211_15_fu_674_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[10]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(10)
    );
\add_ln211_15_fu_674_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[9]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(9)
    );
\add_ln211_15_fu_674_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[8]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(8)
    );
add_ln211_15_fu_674_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[7]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(7)
    );
add_ln211_15_fu_674_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[6]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(6)
    );
add_ln211_15_fu_674_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[5]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(5)
    );
add_ln211_15_fu_674_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[4]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(4)
    );
add_ln211_15_fu_674_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[3]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(3)
    );
add_ln211_15_fu_674_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[2]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(2)
    );
add_ln211_15_fu_674_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[1]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(1)
    );
add_ln211_15_fu_674_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_0_1_1_reg_290_reg_n_2_[0]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_12_fu_661_p3(0)
    );
add_ln211_16_fu_716_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_16_fu_716_p2_carry_n_2,
      CO(6) => add_ln211_16_fu_716_p2_carry_n_3,
      CO(5) => add_ln211_16_fu_716_p2_carry_n_4,
      CO(4) => add_ln211_16_fu_716_p2_carry_n_5,
      CO(3) => add_ln211_16_fu_716_p2_carry_n_6,
      CO(2) => add_ln211_16_fu_716_p2_carry_n_7,
      CO(1) => add_ln211_16_fu_716_p2_carry_n_8,
      CO(0) => add_ln211_16_fu_716_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_13_fu_709_p3(7 downto 0),
      O(7 downto 0) => select_ln480_2_fu_722_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U16_n_18,
      S(6) => mul_mul_16ns_8ns_24_4_1_U16_n_19,
      S(5) => mul_mul_16ns_8ns_24_4_1_U16_n_20,
      S(4) => mul_mul_16ns_8ns_24_4_1_U16_n_21,
      S(3) => mul_mul_16ns_8ns_24_4_1_U16_n_22,
      S(2) => mul_mul_16ns_8ns_24_4_1_U16_n_23,
      S(1) => mul_mul_16ns_8ns_24_4_1_U16_n_24,
      S(0) => mul_mul_16ns_8ns_24_4_1_U16_n_25
    );
\add_ln211_16_fu_716_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_16_fu_716_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_16_fu_716_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_16_fu_716_p2_carry__0_n_3\,
      CO(5) => \add_ln211_16_fu_716_p2_carry__0_n_4\,
      CO(4) => \add_ln211_16_fu_716_p2_carry__0_n_5\,
      CO(3) => \add_ln211_16_fu_716_p2_carry__0_n_6\,
      CO(2) => \add_ln211_16_fu_716_p2_carry__0_n_7\,
      CO(1) => \add_ln211_16_fu_716_p2_carry__0_n_8\,
      CO(0) => \add_ln211_16_fu_716_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_13_fu_709_p3(14 downto 8),
      O(7 downto 0) => select_ln480_2_fu_722_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U16_n_2,
      S(6) => mul_mul_16ns_8ns_24_4_1_U16_n_3,
      S(5) => mul_mul_16ns_8ns_24_4_1_U16_n_4,
      S(4) => mul_mul_16ns_8ns_24_4_1_U16_n_5,
      S(3) => mul_mul_16ns_8ns_24_4_1_U16_n_6,
      S(2) => mul_mul_16ns_8ns_24_4_1_U16_n_7,
      S(1) => mul_mul_16ns_8ns_24_4_1_U16_n_8,
      S(0) => mul_mul_16ns_8ns_24_4_1_U16_n_9
    );
\add_ln211_16_fu_716_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(14),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(14)
    );
\add_ln211_16_fu_716_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(13),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(13)
    );
\add_ln211_16_fu_716_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(12),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(12)
    );
\add_ln211_16_fu_716_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(11),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(11)
    );
\add_ln211_16_fu_716_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(10),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(10)
    );
\add_ln211_16_fu_716_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(9),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(9)
    );
\add_ln211_16_fu_716_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(8),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(8)
    );
add_ln211_16_fu_716_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(7),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(7)
    );
add_ln211_16_fu_716_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(6),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(6)
    );
add_ln211_16_fu_716_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(5),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(5)
    );
add_ln211_16_fu_716_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(4),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(4)
    );
add_ln211_16_fu_716_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(3),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(3)
    );
add_ln211_16_fu_716_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(2),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(2)
    );
add_ln211_16_fu_716_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(1),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(1)
    );
add_ln211_16_fu_716_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_0_1_reg_279(0),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_13_fu_709_p3(0)
    );
add_ln211_17_fu_758_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_17_fu_758_p2_carry_n_2,
      CO(6) => add_ln211_17_fu_758_p2_carry_n_3,
      CO(5) => add_ln211_17_fu_758_p2_carry_n_4,
      CO(4) => add_ln211_17_fu_758_p2_carry_n_5,
      CO(3) => add_ln211_17_fu_758_p2_carry_n_6,
      CO(2) => add_ln211_17_fu_758_p2_carry_n_7,
      CO(1) => add_ln211_17_fu_758_p2_carry_n_8,
      CO(0) => add_ln211_17_fu_758_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_14_fu_751_p3(7 downto 0),
      O(7 downto 0) => select_ln480_3_fu_764_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U16_n_26,
      S(6) => mul_mul_16ns_8ns_24_4_1_U16_n_27,
      S(5) => mul_mul_16ns_8ns_24_4_1_U16_n_28,
      S(4) => mul_mul_16ns_8ns_24_4_1_U16_n_29,
      S(3) => mul_mul_16ns_8ns_24_4_1_U16_n_30,
      S(2) => mul_mul_16ns_8ns_24_4_1_U16_n_31,
      S(1) => mul_mul_16ns_8ns_24_4_1_U16_n_32,
      S(0) => mul_mul_16ns_8ns_24_4_1_U16_n_33
    );
\add_ln211_17_fu_758_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_17_fu_758_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_17_fu_758_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_17_fu_758_p2_carry__0_n_3\,
      CO(5) => \add_ln211_17_fu_758_p2_carry__0_n_4\,
      CO(4) => \add_ln211_17_fu_758_p2_carry__0_n_5\,
      CO(3) => \add_ln211_17_fu_758_p2_carry__0_n_6\,
      CO(2) => \add_ln211_17_fu_758_p2_carry__0_n_7\,
      CO(1) => \add_ln211_17_fu_758_p2_carry__0_n_8\,
      CO(0) => \add_ln211_17_fu_758_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_14_fu_751_p3(14 downto 8),
      O(7 downto 0) => select_ln480_3_fu_764_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U16_n_10,
      S(6) => mul_mul_16ns_8ns_24_4_1_U16_n_11,
      S(5) => mul_mul_16ns_8ns_24_4_1_U16_n_12,
      S(4) => mul_mul_16ns_8ns_24_4_1_U16_n_13,
      S(3) => mul_mul_16ns_8ns_24_4_1_U16_n_14,
      S(2) => mul_mul_16ns_8ns_24_4_1_U16_n_15,
      S(1) => mul_mul_16ns_8ns_24_4_1_U16_n_16,
      S(0) => mul_mul_16ns_8ns_24_4_1_U16_n_17
    );
\add_ln211_17_fu_758_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(14),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(14)
    );
\add_ln211_17_fu_758_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(13),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(13)
    );
\add_ln211_17_fu_758_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(12),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(12)
    );
\add_ln211_17_fu_758_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(11),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(11)
    );
\add_ln211_17_fu_758_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(10),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(10)
    );
\add_ln211_17_fu_758_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(9),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(9)
    );
\add_ln211_17_fu_758_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(8),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(8)
    );
add_ln211_17_fu_758_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(7),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(7)
    );
add_ln211_17_fu_758_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(6),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(6)
    );
add_ln211_17_fu_758_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(5),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(5)
    );
add_ln211_17_fu_758_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(4),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(4)
    );
add_ln211_17_fu_758_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(3),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(3)
    );
add_ln211_17_fu_758_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(2),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(2)
    );
add_ln211_17_fu_758_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(1),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(1)
    );
add_ln211_17_fu_758_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_1_1_1_reg_268(0),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_14_fu_751_p3(0)
    );
add_ln211_18_fu_800_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_18_fu_800_p2_carry_n_2,
      CO(6) => add_ln211_18_fu_800_p2_carry_n_3,
      CO(5) => add_ln211_18_fu_800_p2_carry_n_4,
      CO(4) => add_ln211_18_fu_800_p2_carry_n_5,
      CO(3) => add_ln211_18_fu_800_p2_carry_n_6,
      CO(2) => add_ln211_18_fu_800_p2_carry_n_7,
      CO(1) => add_ln211_18_fu_800_p2_carry_n_8,
      CO(0) => add_ln211_18_fu_800_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_15_fu_793_p3(7 downto 0),
      O(7 downto 0) => select_ln480_4_fu_806_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U17_n_19,
      S(6) => mul_mul_16ns_8ns_24_4_1_U17_n_20,
      S(5) => mul_mul_16ns_8ns_24_4_1_U17_n_21,
      S(4) => mul_mul_16ns_8ns_24_4_1_U17_n_22,
      S(3) => mul_mul_16ns_8ns_24_4_1_U17_n_23,
      S(2) => mul_mul_16ns_8ns_24_4_1_U17_n_24,
      S(1) => mul_mul_16ns_8ns_24_4_1_U17_n_25,
      S(0) => mul_mul_16ns_8ns_24_4_1_U17_n_26
    );
\add_ln211_18_fu_800_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_18_fu_800_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_18_fu_800_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_18_fu_800_p2_carry__0_n_3\,
      CO(5) => \add_ln211_18_fu_800_p2_carry__0_n_4\,
      CO(4) => \add_ln211_18_fu_800_p2_carry__0_n_5\,
      CO(3) => \add_ln211_18_fu_800_p2_carry__0_n_6\,
      CO(2) => \add_ln211_18_fu_800_p2_carry__0_n_7\,
      CO(1) => \add_ln211_18_fu_800_p2_carry__0_n_8\,
      CO(0) => \add_ln211_18_fu_800_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_15_fu_793_p3(14 downto 8),
      O(7 downto 0) => select_ln480_4_fu_806_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U17_n_3,
      S(6) => mul_mul_16ns_8ns_24_4_1_U17_n_4,
      S(5) => mul_mul_16ns_8ns_24_4_1_U17_n_5,
      S(4) => mul_mul_16ns_8ns_24_4_1_U17_n_6,
      S(3) => mul_mul_16ns_8ns_24_4_1_U17_n_7,
      S(2) => mul_mul_16ns_8ns_24_4_1_U17_n_8,
      S(1) => mul_mul_16ns_8ns_24_4_1_U17_n_9,
      S(0) => mul_mul_16ns_8ns_24_4_1_U17_n_10
    );
\add_ln211_18_fu_800_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[14]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(14)
    );
\add_ln211_18_fu_800_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[13]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(13)
    );
\add_ln211_18_fu_800_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[12]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(12)
    );
\add_ln211_18_fu_800_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[11]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(11)
    );
\add_ln211_18_fu_800_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[10]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(10)
    );
\add_ln211_18_fu_800_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[9]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(9)
    );
\add_ln211_18_fu_800_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[8]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(8)
    );
add_ln211_18_fu_800_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[7]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(7)
    );
add_ln211_18_fu_800_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[6]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(6)
    );
add_ln211_18_fu_800_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[5]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(5)
    );
add_ln211_18_fu_800_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[4]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(4)
    );
add_ln211_18_fu_800_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[3]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(3)
    );
add_ln211_18_fu_800_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[2]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(2)
    );
add_ln211_18_fu_800_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[1]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(1)
    );
add_ln211_18_fu_800_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_0_1_reg_257_reg_n_2_[0]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_15_fu_793_p3(0)
    );
add_ln211_19_fu_842_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_19_fu_842_p2_carry_n_2,
      CO(6) => add_ln211_19_fu_842_p2_carry_n_3,
      CO(5) => add_ln211_19_fu_842_p2_carry_n_4,
      CO(4) => add_ln211_19_fu_842_p2_carry_n_5,
      CO(3) => add_ln211_19_fu_842_p2_carry_n_6,
      CO(2) => add_ln211_19_fu_842_p2_carry_n_7,
      CO(1) => add_ln211_19_fu_842_p2_carry_n_8,
      CO(0) => add_ln211_19_fu_842_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_16_fu_835_p3(7 downto 0),
      O(7 downto 0) => select_ln480_5_fu_848_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U17_n_27,
      S(6) => mul_mul_16ns_8ns_24_4_1_U17_n_28,
      S(5) => mul_mul_16ns_8ns_24_4_1_U17_n_29,
      S(4) => mul_mul_16ns_8ns_24_4_1_U17_n_30,
      S(3) => mul_mul_16ns_8ns_24_4_1_U17_n_31,
      S(2) => mul_mul_16ns_8ns_24_4_1_U17_n_32,
      S(1) => mul_mul_16ns_8ns_24_4_1_U17_n_33,
      S(0) => mul_mul_16ns_8ns_24_4_1_U17_n_34
    );
\add_ln211_19_fu_842_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_19_fu_842_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_19_fu_842_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_19_fu_842_p2_carry__0_n_3\,
      CO(5) => \add_ln211_19_fu_842_p2_carry__0_n_4\,
      CO(4) => \add_ln211_19_fu_842_p2_carry__0_n_5\,
      CO(3) => \add_ln211_19_fu_842_p2_carry__0_n_6\,
      CO(2) => \add_ln211_19_fu_842_p2_carry__0_n_7\,
      CO(1) => \add_ln211_19_fu_842_p2_carry__0_n_8\,
      CO(0) => \add_ln211_19_fu_842_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_16_fu_835_p3(14 downto 8),
      O(7 downto 0) => select_ln480_5_fu_848_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U17_n_11,
      S(6) => mul_mul_16ns_8ns_24_4_1_U17_n_12,
      S(5) => mul_mul_16ns_8ns_24_4_1_U17_n_13,
      S(4) => mul_mul_16ns_8ns_24_4_1_U17_n_14,
      S(3) => mul_mul_16ns_8ns_24_4_1_U17_n_15,
      S(2) => mul_mul_16ns_8ns_24_4_1_U17_n_16,
      S(1) => mul_mul_16ns_8ns_24_4_1_U17_n_17,
      S(0) => mul_mul_16ns_8ns_24_4_1_U17_n_18
    );
\add_ln211_19_fu_842_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[14]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(14)
    );
\add_ln211_19_fu_842_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[13]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(13)
    );
\add_ln211_19_fu_842_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[12]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(12)
    );
\add_ln211_19_fu_842_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[11]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(11)
    );
\add_ln211_19_fu_842_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[10]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(10)
    );
\add_ln211_19_fu_842_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[9]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(9)
    );
\add_ln211_19_fu_842_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[8]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(8)
    );
add_ln211_19_fu_842_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[7]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(7)
    );
add_ln211_19_fu_842_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[6]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(6)
    );
add_ln211_19_fu_842_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[5]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(5)
    );
add_ln211_19_fu_842_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[4]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(4)
    );
add_ln211_19_fu_842_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[3]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(3)
    );
add_ln211_19_fu_842_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[2]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(2)
    );
add_ln211_19_fu_842_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[1]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(1)
    );
add_ln211_19_fu_842_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \accum_reg_V_2_1_1_reg_246_reg_n_2_[0]\,
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_16_fu_835_p3(0)
    );
add_ln211_fu_620_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln211_fu_620_p2_carry_n_2,
      CO(6) => add_ln211_fu_620_p2_carry_n_3,
      CO(5) => add_ln211_fu_620_p2_carry_n_4,
      CO(4) => add_ln211_fu_620_p2_carry_n_5,
      CO(3) => add_ln211_fu_620_p2_carry_n_6,
      CO(2) => add_ln211_fu_620_p2_carry_n_7,
      CO(1) => add_ln211_fu_620_p2_carry_n_8,
      CO(0) => add_ln211_fu_620_p2_carry_n_9,
      DI(7 downto 0) => select_ln468_fu_607_p3(7 downto 0),
      O(7 downto 0) => select_ln480_fu_626_p3(7 downto 0),
      S(7) => mul_mul_16ns_8ns_24_4_1_U15_n_18,
      S(6) => mul_mul_16ns_8ns_24_4_1_U15_n_19,
      S(5) => mul_mul_16ns_8ns_24_4_1_U15_n_20,
      S(4) => mul_mul_16ns_8ns_24_4_1_U15_n_21,
      S(3) => mul_mul_16ns_8ns_24_4_1_U15_n_22,
      S(2) => mul_mul_16ns_8ns_24_4_1_U15_n_23,
      S(1) => mul_mul_16ns_8ns_24_4_1_U15_n_24,
      S(0) => mul_mul_16ns_8ns_24_4_1_U15_n_25
    );
\add_ln211_fu_620_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln211_fu_620_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln211_fu_620_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln211_fu_620_p2_carry__0_n_3\,
      CO(5) => \add_ln211_fu_620_p2_carry__0_n_4\,
      CO(4) => \add_ln211_fu_620_p2_carry__0_n_5\,
      CO(3) => \add_ln211_fu_620_p2_carry__0_n_6\,
      CO(2) => \add_ln211_fu_620_p2_carry__0_n_7\,
      CO(1) => \add_ln211_fu_620_p2_carry__0_n_8\,
      CO(0) => \add_ln211_fu_620_p2_carry__0_n_9\,
      DI(7) => '0',
      DI(6 downto 0) => select_ln468_fu_607_p3(14 downto 8),
      O(7 downto 0) => select_ln480_fu_626_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U15_n_2,
      S(6) => mul_mul_16ns_8ns_24_4_1_U15_n_3,
      S(5) => mul_mul_16ns_8ns_24_4_1_U15_n_4,
      S(4) => mul_mul_16ns_8ns_24_4_1_U15_n_5,
      S(3) => mul_mul_16ns_8ns_24_4_1_U15_n_6,
      S(2) => mul_mul_16ns_8ns_24_4_1_U15_n_7,
      S(1) => mul_mul_16ns_8ns_24_4_1_U15_n_8,
      S(0) => mul_mul_16ns_8ns_24_4_1_U15_n_9
    );
\add_ln211_fu_620_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(14),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(14)
    );
\add_ln211_fu_620_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(13),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(13)
    );
\add_ln211_fu_620_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(12),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(12)
    );
\add_ln211_fu_620_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(11),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(11)
    );
\add_ln211_fu_620_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(10),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(10)
    );
\add_ln211_fu_620_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(9),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(9)
    );
\add_ln211_fu_620_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(8),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(8)
    );
add_ln211_fu_620_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(7),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(7)
    );
add_ln211_fu_620_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(6),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(6)
    );
add_ln211_fu_620_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(5),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(5)
    );
add_ln211_fu_620_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(4),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(4)
    );
add_ln211_fu_620_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(3),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(3)
    );
add_ln211_fu_620_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(2),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(2)
    );
add_ln211_fu_620_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(1),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(1)
    );
add_ln211_fu_620_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accum_reg_V_0_0_1_reg_301(0),
      I1 => cmp117_reg_1107_pp1_iter3_reg,
      O => select_ln468_fu_607_p3(0)
    );
add_ln216_6_fu_915_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln216_6_fu_915_p2_carry_n_2,
      CO(6) => add_ln216_6_fu_915_p2_carry_n_3,
      CO(5) => add_ln216_6_fu_915_p2_carry_n_4,
      CO(4) => add_ln216_6_fu_915_p2_carry_n_5,
      CO(3) => add_ln216_6_fu_915_p2_carry_n_6,
      CO(2) => add_ln216_6_fu_915_p2_carry_n_7,
      CO(1) => add_ln216_6_fu_915_p2_carry_n_8,
      CO(0) => add_ln216_6_fu_915_p2_carry_n_9,
      DI(7) => select_ln519_3_fu_897_p3(7),
      DI(6 downto 1) => B"000000",
      DI(0) => zext_ln216_3_fu_945_p1(0),
      O(7 downto 0) => NLW_add_ln216_6_fu_915_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => add_ln216_6_fu_915_p2_carry_i_2_n_2,
      S(6 downto 1) => select_ln519_3_fu_897_p3(6 downto 1),
      S(0) => add_ln216_6_fu_915_p2_carry_i_9_n_2
    );
\add_ln216_6_fu_915_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln216_6_fu_915_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln216_6_fu_915_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln216_6_fu_915_p2_carry__0_n_3\,
      CO(5) => \add_ln216_6_fu_915_p2_carry__0_n_4\,
      CO(4) => \add_ln216_6_fu_915_p2_carry__0_n_5\,
      CO(3) => \add_ln216_6_fu_915_p2_carry__0_n_6\,
      CO(2) => \add_ln216_6_fu_915_p2_carry__0_n_7\,
      CO(1) => \add_ln216_6_fu_915_p2_carry__0_n_8\,
      CO(0) => \add_ln216_6_fu_915_p2_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln216_6_fu_915_p2(15 downto 8),
      S(7 downto 0) => select_ln519_3_fu_897_p3(15 downto 8)
    );
\add_ln216_6_fu_915_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(15),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(15),
      O => select_ln519_3_fu_897_p3(15)
    );
\add_ln216_6_fu_915_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(14),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(14),
      O => select_ln519_3_fu_897_p3(14)
    );
\add_ln216_6_fu_915_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(13),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(13),
      O => select_ln519_3_fu_897_p3(13)
    );
\add_ln216_6_fu_915_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(12),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(12),
      O => select_ln519_3_fu_897_p3(12)
    );
\add_ln216_6_fu_915_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(11),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(11),
      O => select_ln519_3_fu_897_p3(11)
    );
\add_ln216_6_fu_915_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(10),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(10),
      O => select_ln519_3_fu_897_p3(10)
    );
\add_ln216_6_fu_915_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(9),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(9),
      O => select_ln519_3_fu_897_p3(9)
    );
\add_ln216_6_fu_915_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(8),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(8),
      O => select_ln519_3_fu_897_p3(8)
    );
add_ln216_6_fu_915_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(7),
      O => select_ln519_3_fu_897_p3(7)
    );
add_ln216_6_fu_915_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => select_ln480_2_fu_722_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_3_fu_764_p3(7),
      O => add_ln216_6_fu_915_p2_carry_i_2_n_2
    );
add_ln216_6_fu_915_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(6),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(6),
      O => select_ln519_3_fu_897_p3(6)
    );
add_ln216_6_fu_915_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(5),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(5),
      O => select_ln519_3_fu_897_p3(5)
    );
add_ln216_6_fu_915_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(4),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(4),
      O => select_ln519_3_fu_897_p3(4)
    );
add_ln216_6_fu_915_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(3),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(3),
      O => select_ln519_3_fu_897_p3(3)
    );
add_ln216_6_fu_915_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(2),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(2),
      O => select_ln519_3_fu_897_p3(2)
    );
add_ln216_6_fu_915_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_3_fu_764_p3(1),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_2_fu_722_p3(1),
      O => select_ln519_3_fu_897_p3(1)
    );
add_ln216_6_fu_915_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln216_3_fu_945_p1(0),
      I1 => select_ln480_2_fu_722_p3(0),
      I2 => p_Result_s_reg_1035_pp1_iter3_reg,
      I3 => select_ln480_3_fu_764_p3(0),
      O => add_ln216_6_fu_915_p2_carry_i_9_n_2
    );
add_ln216_7_fu_949_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln216_7_fu_949_p2_carry_n_2,
      CO(6) => add_ln216_7_fu_949_p2_carry_n_3,
      CO(5) => add_ln216_7_fu_949_p2_carry_n_4,
      CO(4) => add_ln216_7_fu_949_p2_carry_n_5,
      CO(3) => add_ln216_7_fu_949_p2_carry_n_6,
      CO(2) => add_ln216_7_fu_949_p2_carry_n_7,
      CO(1) => add_ln216_7_fu_949_p2_carry_n_8,
      CO(0) => add_ln216_7_fu_949_p2_carry_n_9,
      DI(7) => select_ln519_4_fu_931_p3(7),
      DI(6 downto 1) => B"000000",
      DI(0) => zext_ln216_3_fu_945_p1(0),
      O(7 downto 0) => NLW_add_ln216_7_fu_949_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => add_ln216_7_fu_949_p2_carry_i_2_n_2,
      S(6 downto 1) => select_ln519_4_fu_931_p3(6 downto 1),
      S(0) => add_ln216_7_fu_949_p2_carry_i_9_n_2
    );
\add_ln216_7_fu_949_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln216_7_fu_949_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln216_7_fu_949_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln216_7_fu_949_p2_carry__0_n_3\,
      CO(5) => \add_ln216_7_fu_949_p2_carry__0_n_4\,
      CO(4) => \add_ln216_7_fu_949_p2_carry__0_n_5\,
      CO(3) => \add_ln216_7_fu_949_p2_carry__0_n_6\,
      CO(2) => \add_ln216_7_fu_949_p2_carry__0_n_7\,
      CO(1) => \add_ln216_7_fu_949_p2_carry__0_n_8\,
      CO(0) => \add_ln216_7_fu_949_p2_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln216_7_fu_949_p2(15 downto 8),
      S(7 downto 0) => select_ln519_4_fu_931_p3(15 downto 8)
    );
\add_ln216_7_fu_949_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(15),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(15),
      O => select_ln519_4_fu_931_p3(15)
    );
\add_ln216_7_fu_949_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(14),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(14),
      O => select_ln519_4_fu_931_p3(14)
    );
\add_ln216_7_fu_949_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(13),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(13),
      O => select_ln519_4_fu_931_p3(13)
    );
\add_ln216_7_fu_949_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(12),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(12),
      O => select_ln519_4_fu_931_p3(12)
    );
\add_ln216_7_fu_949_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(11),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(11),
      O => select_ln519_4_fu_931_p3(11)
    );
\add_ln216_7_fu_949_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(10),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(10),
      O => select_ln519_4_fu_931_p3(10)
    );
\add_ln216_7_fu_949_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(9),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(9),
      O => select_ln519_4_fu_931_p3(9)
    );
\add_ln216_7_fu_949_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(8),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(8),
      O => select_ln519_4_fu_931_p3(8)
    );
add_ln216_7_fu_949_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(7),
      O => select_ln519_4_fu_931_p3(7)
    );
add_ln216_7_fu_949_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => select_ln480_4_fu_806_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_5_fu_848_p3(7),
      O => add_ln216_7_fu_949_p2_carry_i_2_n_2
    );
add_ln216_7_fu_949_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(6),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(6),
      O => select_ln519_4_fu_931_p3(6)
    );
add_ln216_7_fu_949_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(5),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(5),
      O => select_ln519_4_fu_931_p3(5)
    );
add_ln216_7_fu_949_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(4),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(4),
      O => select_ln519_4_fu_931_p3(4)
    );
add_ln216_7_fu_949_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(3),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(3),
      O => select_ln519_4_fu_931_p3(3)
    );
add_ln216_7_fu_949_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(2),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(2),
      O => select_ln519_4_fu_931_p3(2)
    );
add_ln216_7_fu_949_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_5_fu_848_p3(1),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_4_fu_806_p3(1),
      O => select_ln519_4_fu_931_p3(1)
    );
add_ln216_7_fu_949_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln216_3_fu_945_p1(0),
      I1 => select_ln480_4_fu_806_p3(0),
      I2 => p_Result_s_reg_1035_pp1_iter3_reg,
      I3 => select_ln480_5_fu_848_p3(0),
      O => add_ln216_7_fu_949_p2_carry_i_9_n_2
    );
add_ln216_fu_881_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln216_fu_881_p2_carry_n_2,
      CO(6) => add_ln216_fu_881_p2_carry_n_3,
      CO(5) => add_ln216_fu_881_p2_carry_n_4,
      CO(4) => add_ln216_fu_881_p2_carry_n_5,
      CO(3) => add_ln216_fu_881_p2_carry_n_6,
      CO(2) => add_ln216_fu_881_p2_carry_n_7,
      CO(1) => add_ln216_fu_881_p2_carry_n_8,
      CO(0) => add_ln216_fu_881_p2_carry_n_9,
      DI(7) => select_ln519_fu_863_p3(7),
      DI(6 downto 1) => B"000000",
      DI(0) => zext_ln216_3_fu_945_p1(0),
      O(7 downto 0) => NLW_add_ln216_fu_881_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => add_ln216_fu_881_p2_carry_i_2_n_2,
      S(6 downto 1) => select_ln519_fu_863_p3(6 downto 1),
      S(0) => add_ln216_fu_881_p2_carry_i_9_n_2
    );
\add_ln216_fu_881_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln216_fu_881_p2_carry_n_2,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln216_fu_881_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln216_fu_881_p2_carry__0_n_3\,
      CO(5) => \add_ln216_fu_881_p2_carry__0_n_4\,
      CO(4) => \add_ln216_fu_881_p2_carry__0_n_5\,
      CO(3) => \add_ln216_fu_881_p2_carry__0_n_6\,
      CO(2) => \add_ln216_fu_881_p2_carry__0_n_7\,
      CO(1) => \add_ln216_fu_881_p2_carry__0_n_8\,
      CO(0) => \add_ln216_fu_881_p2_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln216_fu_881_p2(15 downto 8),
      S(7 downto 0) => select_ln519_fu_863_p3(15 downto 8)
    );
\add_ln216_fu_881_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(15),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(15),
      O => select_ln519_fu_863_p3(15)
    );
\add_ln216_fu_881_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(14),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(14),
      O => select_ln519_fu_863_p3(14)
    );
\add_ln216_fu_881_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(13),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(13),
      O => select_ln519_fu_863_p3(13)
    );
\add_ln216_fu_881_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(12),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(12),
      O => select_ln519_fu_863_p3(12)
    );
\add_ln216_fu_881_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(11),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(11),
      O => select_ln519_fu_863_p3(11)
    );
\add_ln216_fu_881_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(10),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(10),
      O => select_ln519_fu_863_p3(10)
    );
\add_ln216_fu_881_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(9),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(9),
      O => select_ln519_fu_863_p3(9)
    );
\add_ln216_fu_881_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(8),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(8),
      O => select_ln519_fu_863_p3(8)
    );
add_ln216_fu_881_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(7),
      O => select_ln519_fu_863_p3(7)
    );
add_ln216_fu_881_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => select_ln480_fu_626_p3(7),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_1_fu_680_p3(7),
      O => add_ln216_fu_881_p2_carry_i_2_n_2
    );
add_ln216_fu_881_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(6),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(6),
      O => select_ln519_fu_863_p3(6)
    );
add_ln216_fu_881_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(5),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(5),
      O => select_ln519_fu_863_p3(5)
    );
add_ln216_fu_881_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(4),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(4),
      O => select_ln519_fu_863_p3(4)
    );
add_ln216_fu_881_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(3),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(3),
      O => select_ln519_fu_863_p3(3)
    );
add_ln216_fu_881_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(2),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(2),
      O => select_ln519_fu_863_p3(2)
    );
add_ln216_fu_881_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln480_1_fu_680_p3(1),
      I1 => p_Result_s_reg_1035_pp1_iter3_reg,
      I2 => select_ln480_fu_626_p3(1),
      O => select_ln519_fu_863_p3(1)
    );
add_ln216_fu_881_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln216_3_fu_945_p1(0),
      I1 => select_ln480_fu_626_p3(0),
      I2 => p_Result_s_reg_1035_pp1_iter3_reg,
      I3 => select_ln480_1_fu_680_p3(0),
      O => add_ln216_fu_881_p2_carry_i_9_n_2
    );
add_ln695_fu_408_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => p_Val2_10_reg_235_reg(0),
      CI_TOP => '0',
      CO(7) => add_ln695_fu_408_p2_carry_n_2,
      CO(6) => add_ln695_fu_408_p2_carry_n_3,
      CO(5) => add_ln695_fu_408_p2_carry_n_4,
      CO(4) => add_ln695_fu_408_p2_carry_n_5,
      CO(3) => add_ln695_fu_408_p2_carry_n_6,
      CO(2) => add_ln695_fu_408_p2_carry_n_7,
      CO(1) => add_ln695_fu_408_p2_carry_n_8,
      CO(0) => add_ln695_fu_408_p2_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln695_fu_408_p2(8 downto 1),
      S(7 downto 0) => \p_Val2_10_reg_235_reg__0\(8 downto 1)
    );
\add_ln695_fu_408_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln695_fu_408_p2_carry_n_2,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln695_fu_408_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln695_fu_408_p2_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_add_ln695_fu_408_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln695_fu_408_p2(10 downto 9),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \p_Val2_10_reg_235_reg__0\(10 downto 9)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555CCCC00C0"
    )
        port map (
      I0 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      I4 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFF10115555"
    )
        port map (
      I0 => Q(0),
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => Q(1),
      I5 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ouput_buffer_0_0_V_U_n_4,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ouput_buffer_0_0_V_U_n_4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_enable_reg_pp1_iter4_reg_n_2,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_2,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter3,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[4]_i_1__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__0_n_2\,
      Q => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln686_fu_331_p2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_1_n_2
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_2,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_2,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state3,
      I4 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter4_i_1_n_2
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter4_i_1_n_2,
      Q => ap_enable_reg_pp1_iter4_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp1_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5_reg_n_2,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ap_enable_reg_pp1_iter4_reg_n_2,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_state3,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter5_i_1_n_2
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter5_i_1_n_2,
      Q => ap_enable_reg_pp1_iter5_reg_n_2,
      R => '0'
    );
\cmp117_reg_1107[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => select_ln675_reg_1030(8),
      I1 => select_ln675_reg_1030(1),
      I2 => select_ln675_reg_1030(7),
      I3 => \cmp117_reg_1107[0]_i_2_n_2\,
      I4 => \cmp117_reg_1107[0]_i_3_n_2\,
      O => cmp117_fu_425_p2
    );
\cmp117_reg_1107[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => select_ln675_reg_1030(5),
      I1 => select_ln675_reg_1030(2),
      I2 => select_ln675_reg_1030(4),
      I3 => select_ln675_reg_1030(0),
      O => \cmp117_reg_1107[0]_i_2_n_2\
    );
\cmp117_reg_1107[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => select_ln675_reg_1030(10),
      I1 => select_ln675_reg_1030(3),
      I2 => select_ln675_reg_1030(9),
      I3 => select_ln675_reg_1030(6),
      O => \cmp117_reg_1107[0]_i_3_n_2\
    );
\cmp117_reg_1107_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => cmp117_reg_1107,
      Q => cmp117_reg_1107_pp1_iter2_reg,
      R => '0'
    );
\cmp117_reg_1107_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => cmp117_reg_1107_pp1_iter2_reg,
      Q => cmp117_reg_1107_pp1_iter3_reg,
      R => '0'
    );
\cmp117_reg_1107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => cmp117_fu_425_p2,
      Q => cmp117_reg_1107,
      R => '0'
    );
\col_index_3_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(16),
      Q => col_index_3_reg_213(0),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(26),
      Q => col_index_3_reg_213(10),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(17),
      Q => col_index_3_reg_213(1),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(18),
      Q => col_index_3_reg_213(2),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(19),
      Q => col_index_3_reg_213(3),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(20),
      Q => col_index_3_reg_213(4),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(21),
      Q => col_index_3_reg_213(5),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(22),
      Q => col_index_3_reg_213(6),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(23),
      Q => col_index_3_reg_213(7),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(24),
      Q => col_index_3_reg_213(8),
      R => ap_CS_fsm_state3
    );
\col_index_3_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      D => zext_ln216_fu_449_p1(25),
      Q => col_index_3_reg_213(9),
      R => ap_CS_fsm_state3
    );
\col_index_reg_1048[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => col_index_3_reg_213(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(16),
      O => \col_index_reg_1048[0]_i_1_n_2\
    );
\col_index_reg_1048[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(10),
      I1 => select_ln675_fu_349_p3(8),
      I2 => \col_index_reg_1048[10]_i_3_n_2\,
      I3 => select_ln675_fu_349_p3(7),
      I4 => select_ln675_fu_349_p3(9),
      O => \col_index_reg_1048[10]_i_2_n_2\
    );
\col_index_reg_1048[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF080000000000"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(22),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(6),
      I5 => \col_index_reg_1048[8]_i_2_n_2\,
      O => \col_index_reg_1048[10]_i_3_n_2\
    );
\col_index_reg_1048[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(17),
      I1 => col_index_3_reg_213(1),
      I2 => zext_ln216_fu_449_p1(16),
      I3 => \col_index_reg_1048[9]_i_2_n_2\,
      I4 => col_index_3_reg_213(0),
      O => \col_index_reg_1048[1]_i_1_n_2\
    );
\col_index_reg_1048[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A66AAAAAA66AA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(2),
      I1 => zext_ln216_fu_449_p1(17),
      I2 => col_index_3_reg_213(1),
      I3 => zext_ln216_fu_449_p1(16),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => col_index_3_reg_213(0),
      O => \col_index_reg_1048[2]_i_1_n_2\
    );
\col_index_reg_1048[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF08000400F7FF"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(19),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(3),
      I5 => \col_index_reg_1048[5]_i_2_n_2\,
      O => \col_index_reg_1048[3]_i_1_n_2\
    );
\col_index_reg_1048[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(20),
      I1 => col_index_3_reg_213(4),
      I2 => \col_index_reg_1048[5]_i_2_n_2\,
      I3 => col_index_3_reg_213(3),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => zext_ln216_fu_449_p1(19),
      O => \col_index_reg_1048[4]_i_1_n_2\
    );
\col_index_reg_1048[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A6AAAAAAAA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(5),
      I1 => zext_ln216_fu_449_p1(19),
      I2 => \col_index_reg_1048[9]_i_2_n_2\,
      I3 => col_index_3_reg_213(3),
      I4 => \col_index_reg_1048[5]_i_2_n_2\,
      I5 => select_ln675_fu_349_p3(4),
      O => \col_index_reg_1048[5]_i_1_n_2\
    );
\col_index_reg_1048[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFFFFFFFFF"
    )
        port map (
      I0 => col_index_3_reg_213(0),
      I1 => \col_index_reg_1048[9]_i_2_n_2\,
      I2 => zext_ln216_fu_449_p1(16),
      I3 => col_index_3_reg_213(1),
      I4 => zext_ln216_fu_449_p1(17),
      I5 => select_ln675_fu_349_p3(2),
      O => \col_index_reg_1048[5]_i_2_n_2\
    );
\col_index_reg_1048[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400F7FFFBFF0800"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(22),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(6),
      I5 => \col_index_reg_1048[8]_i_2_n_2\,
      O => \col_index_reg_1048[6]_i_1_n_2\
    );
\col_index_reg_1048[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(7),
      I1 => \col_index_reg_1048[8]_i_2_n_2\,
      I2 => col_index_3_reg_213(6),
      I3 => \col_index_reg_1048[9]_i_2_n_2\,
      I4 => zext_ln216_fu_449_p1(22),
      O => \col_index_reg_1048[7]_i_1_n_2\
    );
\col_index_reg_1048[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6AAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(8),
      I1 => zext_ln216_fu_449_p1(22),
      I2 => \col_index_reg_1048[9]_i_2_n_2\,
      I3 => col_index_3_reg_213(6),
      I4 => \col_index_reg_1048[8]_i_2_n_2\,
      I5 => select_ln675_fu_349_p3(7),
      O => \col_index_reg_1048[8]_i_1_n_2\
    );
\col_index_reg_1048[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => col_index_3_reg_213(3),
      I1 => \col_index_reg_1048[9]_i_2_n_2\,
      I2 => zext_ln216_fu_449_p1(19),
      I3 => \col_index_reg_1048[5]_i_2_n_2\,
      I4 => select_ln675_fu_349_p3(5),
      I5 => select_ln675_fu_349_p3(4),
      O => \col_index_reg_1048[8]_i_2_n_2\
    );
\col_index_reg_1048[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln675_fu_349_p3(9),
      I1 => col_index_3_reg_213(8),
      I2 => \col_index_reg_1048[9]_i_2_n_2\,
      I3 => zext_ln216_fu_449_p1(24),
      I4 => select_ln675_fu_349_p3(7),
      I5 => \col_index_reg_1048[10]_i_3_n_2\,
      O => \col_index_reg_1048[9]_i_1_n_2\
    );
\col_index_reg_1048[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \col_index_reg_1048[9]_i_2_n_2\
    );
\col_index_reg_1048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[0]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(16),
      R => '0'
    );
\col_index_reg_1048_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[10]_i_2_n_2\,
      Q => zext_ln216_fu_449_p1(26),
      R => '0'
    );
\col_index_reg_1048_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[1]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(17),
      R => '0'
    );
\col_index_reg_1048_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[2]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(18),
      R => '0'
    );
\col_index_reg_1048_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[3]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(19),
      R => '0'
    );
\col_index_reg_1048_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[4]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(20),
      R => '0'
    );
\col_index_reg_1048_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[5]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(21),
      R => '0'
    );
\col_index_reg_1048_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[6]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(22),
      R => '0'
    );
\col_index_reg_1048_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[7]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(23),
      R => '0'
    );
\col_index_reg_1048_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[8]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(24),
      R => '0'
    );
\col_index_reg_1048_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \col_index_reg_1048[9]_i_1_n_2\,
      Q => zext_ln216_fu_449_p1(25),
      R => '0'
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEECEEE"
    )
        port map (
      I0 => img_src1_data_empty_n,
      I1 => empty_n,
      I2 => Q(1),
      I3 => ap_block_pp1_stage0_subdone,
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      O => dout_valid_reg
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      I1 => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
      I2 => Q(0),
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
\icmp_ln686_reg_1021_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      Q => icmp_ln686_reg_1021_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln686_reg_1021_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln686_reg_1021_pp1_iter1_reg,
      Q => icmp_ln686_reg_1021_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln686_reg_1021_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln686_reg_1021_pp1_iter2_reg,
      Q => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln686_reg_1021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => icmp_ln686_fu_331_p2,
      Q => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      R => '0'
    );
icmp_ln809_fu_388_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln809_fu_388_p2_carry_n_2,
      CO(6) => icmp_ln809_fu_388_p2_carry_n_3,
      CO(5) => icmp_ln809_fu_388_p2_carry_n_4,
      CO(4) => icmp_ln809_fu_388_p2_carry_n_5,
      CO(3) => icmp_ln809_fu_388_p2_carry_n_6,
      CO(2) => icmp_ln809_fu_388_p2_carry_n_7,
      CO(1) => icmp_ln809_fu_388_p2_carry_n_8,
      CO(0) => icmp_ln809_fu_388_p2_carry_n_9,
      DI(7 downto 3) => B"00000",
      DI(2) => icmp_ln809_fu_388_p2_carry_i_1_n_2,
      DI(1) => icmp_ln809_fu_388_p2_carry_i_2_n_2,
      DI(0) => icmp_ln809_fu_388_p2_carry_i_3_n_2,
      O(7 downto 0) => NLW_icmp_ln809_fu_388_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln809_fu_388_p2_carry_i_4_n_2,
      S(6) => icmp_ln809_fu_388_p2_carry_i_5_n_2,
      S(5) => icmp_ln809_fu_388_p2_carry_i_6_n_2,
      S(4) => icmp_ln809_fu_388_p2_carry_i_7_n_2,
      S(3) => icmp_ln809_fu_388_p2_carry_i_8_n_2,
      S(2) => icmp_ln809_fu_388_p2_carry_i_9_n_2,
      S(1) => icmp_ln809_fu_388_p2_carry_i_10_n_2,
      S(0) => icmp_ln809_fu_388_p2_carry_i_11_n_2
    );
\icmp_ln809_fu_388_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln809_fu_388_p2_carry_n_2,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_icmp_ln809_fu_388_p2_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln809_fu_388_p2,
      CO(3) => \icmp_ln809_fu_388_p2_carry__0_n_6\,
      CO(2) => \icmp_ln809_fu_388_p2_carry__0_n_7\,
      CO(1) => \icmp_ln809_fu_388_p2_carry__0_n_8\,
      CO(0) => \icmp_ln809_fu_388_p2_carry__0_n_9\,
      DI(7 downto 5) => B"000",
      DI(4) => out_col_index_reg_224_reg(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_icmp_ln809_fu_388_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \icmp_ln809_fu_388_p2_carry__0_i_1_n_2\,
      S(3) => \icmp_ln809_fu_388_p2_carry__0_i_2_n_2\,
      S(2) => \icmp_ln809_fu_388_p2_carry__0_i_3_n_2\,
      S(1) => \icmp_ln809_fu_388_p2_carry__0_i_4_n_2\,
      S(0) => \icmp_ln809_fu_388_p2_carry__0_i_5_n_2\
    );
\icmp_ln809_fu_388_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(31),
      I1 => out_col_index_reg_224_reg(30),
      O => \icmp_ln809_fu_388_p2_carry__0_i_1_n_2\
    );
\icmp_ln809_fu_388_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(29),
      I1 => out_col_index_reg_224_reg(28),
      O => \icmp_ln809_fu_388_p2_carry__0_i_2_n_2\
    );
\icmp_ln809_fu_388_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(27),
      I1 => out_col_index_reg_224_reg(26),
      O => \icmp_ln809_fu_388_p2_carry__0_i_3_n_2\
    );
\icmp_ln809_fu_388_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(25),
      I1 => out_col_index_reg_224_reg(24),
      O => \icmp_ln809_fu_388_p2_carry__0_i_4_n_2\
    );
\icmp_ln809_fu_388_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(23),
      I1 => out_col_index_reg_224_reg(22),
      O => \icmp_ln809_fu_388_p2_carry__0_i_5_n_2\
    );
icmp_ln809_fu_388_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(10),
      I1 => out_col_index_reg_224_reg(11),
      O => icmp_ln809_fu_388_p2_carry_i_1_n_2
    );
icmp_ln809_fu_388_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_col_index_reg_224_reg(8),
      I1 => out_col_index_reg_224_reg(9),
      O => icmp_ln809_fu_388_p2_carry_i_10_n_2
    );
icmp_ln809_fu_388_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_index_reg_224_reg(7),
      I1 => out_col_index_reg_224_reg(6),
      O => icmp_ln809_fu_388_p2_carry_i_11_n_2
    );
icmp_ln809_fu_388_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => out_col_index_reg_224_reg(9),
      I1 => out_col_index_reg_224_reg(8),
      O => icmp_ln809_fu_388_p2_carry_i_2_n_2
    );
icmp_ln809_fu_388_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(7),
      O => icmp_ln809_fu_388_p2_carry_i_3_n_2
    );
icmp_ln809_fu_388_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(21),
      I1 => out_col_index_reg_224_reg(20),
      O => icmp_ln809_fu_388_p2_carry_i_4_n_2
    );
icmp_ln809_fu_388_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(19),
      I1 => out_col_index_reg_224_reg(18),
      O => icmp_ln809_fu_388_p2_carry_i_5_n_2
    );
icmp_ln809_fu_388_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(17),
      I1 => out_col_index_reg_224_reg(16),
      O => icmp_ln809_fu_388_p2_carry_i_6_n_2
    );
icmp_ln809_fu_388_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(15),
      I1 => out_col_index_reg_224_reg(14),
      O => icmp_ln809_fu_388_p2_carry_i_7_n_2
    );
icmp_ln809_fu_388_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_reg_224_reg(13),
      I1 => out_col_index_reg_224_reg(12),
      O => icmp_ln809_fu_388_p2_carry_i_8_n_2
    );
icmp_ln809_fu_388_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_index_reg_224_reg(10),
      I1 => out_col_index_reg_224_reg(11),
      O => icmp_ln809_fu_388_p2_carry_i_9_n_2
    );
\icmp_ln809_reg_1093[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln686_fu_331_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      O => p_4_in
    );
\icmp_ln809_reg_1093_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => icmp_ln809_reg_1093,
      Q => icmp_ln809_reg_1093_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln809_reg_1093_pp1_iter1_reg,
      Q => \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2\
    );
\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2\,
      Q => icmp_ln809_reg_1093_pp1_iter4_reg,
      R => '0'
    );
\icmp_ln809_reg_1093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => icmp_ln809_fu_388_p2,
      Q => icmp_ln809_reg_1093,
      R => '0'
    );
\indvar_flatten_reg_202[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_202_reg(0),
      O => \indvar_flatten_reg_202[0]_i_2_n_2\
    );
\indvar_flatten_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_17\,
      Q => indvar_flatten_reg_202_reg(0),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_202_reg[0]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_202_reg[0]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_202_reg[0]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_202_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_202_reg[0]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_202_reg[0]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_202_reg[0]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_202_reg[0]_i_1_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_202_reg[0]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_202_reg[0]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_202_reg[0]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_202_reg[0]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_202_reg[0]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_202_reg[0]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_202_reg[0]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_202_reg[0]_i_1_n_17\,
      S(7 downto 1) => indvar_flatten_reg_202_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_202[0]_i_2_n_2\
    );
\indvar_flatten_reg_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_202_reg(10),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_202_reg(11),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_202_reg(12),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_202_reg(13),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_202_reg(14),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_202_reg(15),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_202_reg(16),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_202_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_202_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_202_reg[16]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_202_reg[16]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_202_reg[16]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_202_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_202_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_202_reg[16]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_202_reg[16]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_202_reg[16]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_202_reg[16]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_202_reg[16]_i_1_n_17\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_202_reg(20 downto 16)
    );
\indvar_flatten_reg_202_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_202_reg(17),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_202_reg(18),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_202_reg(19),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_16\,
      Q => indvar_flatten_reg_202_reg(1),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[16]_i_1_n_13\,
      Q => indvar_flatten_reg_202_reg(20),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_15\,
      Q => indvar_flatten_reg_202_reg(2),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_14\,
      Q => indvar_flatten_reg_202_reg(3),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_13\,
      Q => indvar_flatten_reg_202_reg(4),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_12\,
      Q => indvar_flatten_reg_202_reg(5),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_11\,
      Q => indvar_flatten_reg_202_reg(6),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[0]_i_1_n_10\,
      Q => indvar_flatten_reg_202_reg(7),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_202_reg(8),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_202_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_202_reg[0]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_202_reg[8]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_202_reg[8]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_202_reg[8]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_202_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_202_reg[8]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_202_reg[8]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_202_reg[8]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_202_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_202_reg[8]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_202_reg[8]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_202_reg[8]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_202_reg[8]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_202_reg[8]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_202_reg[8]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_202_reg[8]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_202_reg[8]_i_1_n_17\,
      S(7 downto 0) => indvar_flatten_reg_202_reg(15 downto 8)
    );
\indvar_flatten_reg_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \indvar_flatten_reg_202_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_202_reg(9),
      R => ap_CS_fsm_state3
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready,
      O => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready
    );
\mem_reg_bram_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5_reg_n_2,
      I1 => icmp_ln809_reg_1093_pp1_iter4_reg,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => Q(1),
      O => WEA(0)
    );
mul_mul_16ns_8ns_24_4_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1
     port map (
      DSP_ALU_INST => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      Q(7 downto 0) => procBlock_out_V_fu_527_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U15_n_2,
      S(6) => mul_mul_16ns_8ns_24_4_1_U15_n_3,
      S(5) => mul_mul_16ns_8ns_24_4_1_U15_n_4,
      S(4) => mul_mul_16ns_8ns_24_4_1_U15_n_5,
      S(3) => mul_mul_16ns_8ns_24_4_1_U15_n_6,
      S(2) => mul_mul_16ns_8ns_24_4_1_U15_n_7,
      S(1) => mul_mul_16ns_8ns_24_4_1_U15_n_8,
      S(0) => mul_mul_16ns_8ns_24_4_1_U15_n_9,
      accum_reg_V_0_0_1_reg_301(15 downto 0) => accum_reg_V_0_0_1_reg_301(15 downto 0),
      \accum_reg_V_0_1_1_reg_290_reg[15]\(7) => mul_mul_16ns_8ns_24_4_1_U15_n_10,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(6) => mul_mul_16ns_8ns_24_4_1_U15_n_11,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(5) => mul_mul_16ns_8ns_24_4_1_U15_n_12,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(4) => mul_mul_16ns_8ns_24_4_1_U15_n_13,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(3) => mul_mul_16ns_8ns_24_4_1_U15_n_14,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(2) => mul_mul_16ns_8ns_24_4_1_U15_n_15,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(1) => mul_mul_16ns_8ns_24_4_1_U15_n_16,
      \accum_reg_V_0_1_1_reg_290_reg[15]\(0) => mul_mul_16ns_8ns_24_4_1_U15_n_17,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(15) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[15]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(14) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[14]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(13) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[13]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(12) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[12]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(11) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[11]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(10) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[10]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(9) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[9]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(8) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[8]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(7) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[7]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(6) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[6]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(5) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[5]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(4) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[4]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(3) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[3]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(2) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[2]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(1) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[1]\,
      \accum_reg_V_0_1_1_reg_290_reg[15]_0\(0) => \accum_reg_V_0_1_1_reg_290_reg_n_2_[0]\,
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7) => mul_mul_16ns_8ns_24_4_1_U15_n_18,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6) => mul_mul_16ns_8ns_24_4_1_U15_n_19,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5) => mul_mul_16ns_8ns_24_4_1_U15_n_20,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4) => mul_mul_16ns_8ns_24_4_1_U15_n_21,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3) => mul_mul_16ns_8ns_24_4_1_U15_n_22,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2) => mul_mul_16ns_8ns_24_4_1_U15_n_23,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1) => mul_mul_16ns_8ns_24_4_1_U15_n_24,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0) => mul_mul_16ns_8ns_24_4_1_U15_n_25,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7) => mul_mul_16ns_8ns_24_4_1_U15_n_26,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6) => mul_mul_16ns_8ns_24_4_1_U15_n_27,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5) => mul_mul_16ns_8ns_24_4_1_U15_n_28,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4) => mul_mul_16ns_8ns_24_4_1_U15_n_29,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3) => mul_mul_16ns_8ns_24_4_1_U15_n_30,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2) => mul_mul_16ns_8ns_24_4_1_U15_n_31,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1) => mul_mul_16ns_8ns_24_4_1_U15_n_32,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0) => mul_mul_16ns_8ns_24_4_1_U15_n_33,
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(7 downto 0),
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
mul_mul_16ns_8ns_24_4_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33
     port map (
      DSP_ALU_INST => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      Q(7 downto 0) => procBlock_out_V_3_fu_534_p3(15 downto 8),
      S(7) => mul_mul_16ns_8ns_24_4_1_U16_n_2,
      S(6) => mul_mul_16ns_8ns_24_4_1_U16_n_3,
      S(5) => mul_mul_16ns_8ns_24_4_1_U16_n_4,
      S(4) => mul_mul_16ns_8ns_24_4_1_U16_n_5,
      S(3) => mul_mul_16ns_8ns_24_4_1_U16_n_6,
      S(2) => mul_mul_16ns_8ns_24_4_1_U16_n_7,
      S(1) => mul_mul_16ns_8ns_24_4_1_U16_n_8,
      S(0) => mul_mul_16ns_8ns_24_4_1_U16_n_9,
      accum_reg_V_1_0_1_reg_279(15 downto 0) => accum_reg_V_1_0_1_reg_279(15 downto 0),
      \accum_reg_V_1_1_1_reg_268_reg[15]\(7) => mul_mul_16ns_8ns_24_4_1_U16_n_10,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(6) => mul_mul_16ns_8ns_24_4_1_U16_n_11,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(5) => mul_mul_16ns_8ns_24_4_1_U16_n_12,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(4) => mul_mul_16ns_8ns_24_4_1_U16_n_13,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(3) => mul_mul_16ns_8ns_24_4_1_U16_n_14,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(2) => mul_mul_16ns_8ns_24_4_1_U16_n_15,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(1) => mul_mul_16ns_8ns_24_4_1_U16_n_16,
      \accum_reg_V_1_1_1_reg_268_reg[15]\(0) => mul_mul_16ns_8ns_24_4_1_U16_n_17,
      \accum_reg_V_1_1_1_reg_268_reg[15]_0\(15 downto 0) => accum_reg_V_1_1_1_reg_268(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7) => mul_mul_16ns_8ns_24_4_1_U16_n_18,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6) => mul_mul_16ns_8ns_24_4_1_U16_n_19,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5) => mul_mul_16ns_8ns_24_4_1_U16_n_20,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4) => mul_mul_16ns_8ns_24_4_1_U16_n_21,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3) => mul_mul_16ns_8ns_24_4_1_U16_n_22,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2) => mul_mul_16ns_8ns_24_4_1_U16_n_23,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1) => mul_mul_16ns_8ns_24_4_1_U16_n_24,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0) => mul_mul_16ns_8ns_24_4_1_U16_n_25,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7) => mul_mul_16ns_8ns_24_4_1_U16_n_26,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6) => mul_mul_16ns_8ns_24_4_1_U16_n_27,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5) => mul_mul_16ns_8ns_24_4_1_U16_n_28,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4) => mul_mul_16ns_8ns_24_4_1_U16_n_29,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3) => mul_mul_16ns_8ns_24_4_1_U16_n_30,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2) => mul_mul_16ns_8ns_24_4_1_U16_n_31,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1) => mul_mul_16ns_8ns_24_4_1_U16_n_32,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0) => mul_mul_16ns_8ns_24_4_1_U16_n_33,
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(15 downto 8),
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
mul_mul_16ns_8ns_24_4_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_34
     port map (
      Q(0) => ap_CS_fsm_pp1_stage0,
      S(7) => mul_mul_16ns_8ns_24_4_1_U17_n_3,
      S(6) => mul_mul_16ns_8ns_24_4_1_U17_n_4,
      S(5) => mul_mul_16ns_8ns_24_4_1_U17_n_5,
      S(4) => mul_mul_16ns_8ns_24_4_1_U17_n_6,
      S(3) => mul_mul_16ns_8ns_24_4_1_U17_n_7,
      S(2) => mul_mul_16ns_8ns_24_4_1_U17_n_8,
      S(1) => mul_mul_16ns_8ns_24_4_1_U17_n_9,
      S(0) => mul_mul_16ns_8ns_24_4_1_U17_n_10,
      \accum_reg_V_2_0_1_reg_257_reg[15]\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[15]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_0\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[8]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_1\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[9]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_2\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[10]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_3\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[11]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_4\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[12]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_5\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[13]\,
      \accum_reg_V_2_0_1_reg_257_reg[15]_6\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[14]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[0]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_0\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[1]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_1\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[2]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_2\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[3]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_3\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[4]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_4\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[5]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_5\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[6]\,
      \accum_reg_V_2_0_1_reg_257_reg[7]_6\ => \accum_reg_V_2_0_1_reg_257_reg_n_2_[7]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]\(7 downto 0) => procBlock_out_V_4_fu_541_p3(15 downto 8),
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(15) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[15]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(14) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[14]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(13) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[13]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(12) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[12]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(11) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[11]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(10) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[10]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(9) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[9]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(8) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[8]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(7) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[7]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(6) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[6]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(5) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[5]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(4) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[4]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(3) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[3]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(2) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[2]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(1) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[1]\,
      \accum_reg_V_2_1_1_reg_246_reg[15]_0\(0) => \accum_reg_V_2_1_1_reg_246_reg_n_2_[0]\,
      \ap_CS_fsm_reg[3]\ => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      cmp117_reg_1107_pp1_iter3_reg => cmp117_reg_1107_pp1_iter3_reg,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(7) => mul_mul_16ns_8ns_24_4_1_U17_n_19,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(6) => mul_mul_16ns_8ns_24_4_1_U17_n_20,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(5) => mul_mul_16ns_8ns_24_4_1_U17_n_21,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(4) => mul_mul_16ns_8ns_24_4_1_U17_n_22,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(3) => mul_mul_16ns_8ns_24_4_1_U17_n_23,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(2) => mul_mul_16ns_8ns_24_4_1_U17_n_24,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(1) => mul_mul_16ns_8ns_24_4_1_U17_n_25,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]\(0) => mul_mul_16ns_8ns_24_4_1_U17_n_26,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(7) => mul_mul_16ns_8ns_24_4_1_U17_n_27,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(6) => mul_mul_16ns_8ns_24_4_1_U17_n_28,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(5) => mul_mul_16ns_8ns_24_4_1_U17_n_29,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(4) => mul_mul_16ns_8ns_24_4_1_U17_n_30,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(3) => mul_mul_16ns_8ns_24_4_1_U17_n_31,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(2) => mul_mul_16ns_8ns_24_4_1_U17_n_32,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(1) => mul_mul_16ns_8ns_24_4_1_U17_n_33,
      \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0\(0) => mul_mul_16ns_8ns_24_4_1_U17_n_34,
      img_src1_4221_dout(7 downto 0) => img_src1_4221_dout(23 downto 16),
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(7) => mul_mul_16ns_8ns_24_4_1_U17_n_11,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(6) => mul_mul_16ns_8ns_24_4_1_U17_n_12,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(5) => mul_mul_16ns_8ns_24_4_1_U17_n_13,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(4) => mul_mul_16ns_8ns_24_4_1_U17_n_14,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(3) => mul_mul_16ns_8ns_24_4_1_U17_n_15,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(2) => mul_mul_16ns_8ns_24_4_1_U17_n_16,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(1) => mul_mul_16ns_8ns_24_4_1_U17_n_17,
      \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\(0) => mul_mul_16ns_8ns_24_4_1_U17_n_18,
      tmp_6_fu_648_p3(1 downto 0) => tmp_6_fu_648_p3(1 downto 0)
    );
ouput_buffer_0_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb
     port map (
      DOUTADOUT(0) => ouput_buffer_2_0_V_load_reg_1164,
      E(0) => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4221_read,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_state2,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln686_fu_331_p2 => icmp_ln686_fu_331_p2,
      icmp_ln809_reg_1093_pp1_iter4_reg => icmp_ln809_reg_1093_pp1_iter4_reg,
      \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0\ => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0\ => ap_enable_reg_pp1_iter5_reg_n_2,
      img_dst1_data_full_n => img_dst1_data_full_n,
      img_src1_data_empty_n => img_src1_data_empty_n,
      indvar_flatten_reg_2020 => indvar_flatten_reg_2020,
      indvar_flatten_reg_202_reg(20 downto 0) => indvar_flatten_reg_202_reg(20 downto 0),
      ram_reg_bram_0(10 downto 0) => t_V_reg_191_reg(10 downto 0),
      ram_reg_bram_0_0(10 downto 1) => \p_Val2_10_reg_235_reg__0\(10 downto 1),
      ram_reg_bram_0_0(0) => p_Val2_10_reg_235_reg(0),
      \t_V_reg_191_reg[0]\ => ouput_buffer_0_0_V_U_n_4
    );
\ouput_buffer_0_0_V_load_reg_1154_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ouput_buffer_2_0_V_load_reg_1164,
      Q => ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg,
      R => '0'
    );
\ouput_buffer_0_0_V_load_reg_1154_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg,
      Q => zext_ln216_3_fu_945_p1(0),
      R => '0'
    );
\out_col_index_reg_224[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \out_col_index_reg_224[0]_i_3_n_2\,
      I2 => \out_col_index_reg_224[0]_i_4_n_2\,
      I3 => \out_col_index_reg_224[0]_i_5_n_2\,
      I4 => indvar_flatten_reg_2020,
      I5 => select_ln675_fu_349_p3(10),
      O => p_Val2_10_reg_235
    );
\out_col_index_reg_224[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(20),
      I1 => col_index_3_reg_213(4),
      I2 => \col_index_reg_1048[5]_i_2_n_2\,
      I3 => col_index_3_reg_213(3),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => zext_ln216_fu_449_p1(19),
      O => \out_col_index_reg_224[0]_i_3_n_2\
    );
\out_col_index_reg_224[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(24),
      I1 => col_index_3_reg_213(8),
      I2 => zext_ln216_fu_449_p1(25),
      I3 => \col_index_reg_1048[9]_i_2_n_2\,
      I4 => col_index_3_reg_213(9),
      O => \out_col_index_reg_224[0]_i_4_n_2\
    );
\out_col_index_reg_224[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFAFAFCFFFFFFF"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(23),
      I1 => col_index_3_reg_213(7),
      I2 => select_ln675_fu_349_p3(5),
      I3 => col_index_3_reg_213(6),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => zext_ln216_fu_449_p1(22),
      O => \out_col_index_reg_224[0]_i_5_n_2\
    );
\out_col_index_reg_224[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_col_index_reg_224_reg_n_2_[0]\,
      O => \out_col_index_reg_224[0]_i_6_n_2\
    );
\out_col_index_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_17\,
      Q => \out_col_index_reg_224_reg_n_2_[0]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \out_col_index_reg_224_reg[0]_i_2_n_2\,
      CO(6) => \out_col_index_reg_224_reg[0]_i_2_n_3\,
      CO(5) => \out_col_index_reg_224_reg[0]_i_2_n_4\,
      CO(4) => \out_col_index_reg_224_reg[0]_i_2_n_5\,
      CO(3) => \out_col_index_reg_224_reg[0]_i_2_n_6\,
      CO(2) => \out_col_index_reg_224_reg[0]_i_2_n_7\,
      CO(1) => \out_col_index_reg_224_reg[0]_i_2_n_8\,
      CO(0) => \out_col_index_reg_224_reg[0]_i_2_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \out_col_index_reg_224_reg[0]_i_2_n_10\,
      O(6) => \out_col_index_reg_224_reg[0]_i_2_n_11\,
      O(5) => \out_col_index_reg_224_reg[0]_i_2_n_12\,
      O(4) => \out_col_index_reg_224_reg[0]_i_2_n_13\,
      O(3) => \out_col_index_reg_224_reg[0]_i_2_n_14\,
      O(2) => \out_col_index_reg_224_reg[0]_i_2_n_15\,
      O(1) => \out_col_index_reg_224_reg[0]_i_2_n_16\,
      O(0) => \out_col_index_reg_224_reg[0]_i_2_n_17\,
      S(7 downto 6) => out_col_index_reg_224_reg(7 downto 6),
      S(5) => \out_col_index_reg_224_reg_n_2_[5]\,
      S(4) => \out_col_index_reg_224_reg_n_2_[4]\,
      S(3) => \out_col_index_reg_224_reg_n_2_[3]\,
      S(2) => \out_col_index_reg_224_reg_n_2_[2]\,
      S(1) => \out_col_index_reg_224_reg_n_2_[1]\,
      S(0) => \out_col_index_reg_224[0]_i_6_n_2\
    );
\out_col_index_reg_224_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_15\,
      Q => out_col_index_reg_224_reg(10),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_14\,
      Q => out_col_index_reg_224_reg(11),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_13\,
      Q => out_col_index_reg_224_reg(12),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_12\,
      Q => out_col_index_reg_224_reg(13),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_11\,
      Q => out_col_index_reg_224_reg(14),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_10\,
      Q => out_col_index_reg_224_reg(15),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_17\,
      Q => out_col_index_reg_224_reg(16),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_reg_224_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \out_col_index_reg_224_reg[16]_i_1_n_2\,
      CO(6) => \out_col_index_reg_224_reg[16]_i_1_n_3\,
      CO(5) => \out_col_index_reg_224_reg[16]_i_1_n_4\,
      CO(4) => \out_col_index_reg_224_reg[16]_i_1_n_5\,
      CO(3) => \out_col_index_reg_224_reg[16]_i_1_n_6\,
      CO(2) => \out_col_index_reg_224_reg[16]_i_1_n_7\,
      CO(1) => \out_col_index_reg_224_reg[16]_i_1_n_8\,
      CO(0) => \out_col_index_reg_224_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_reg_224_reg[16]_i_1_n_10\,
      O(6) => \out_col_index_reg_224_reg[16]_i_1_n_11\,
      O(5) => \out_col_index_reg_224_reg[16]_i_1_n_12\,
      O(4) => \out_col_index_reg_224_reg[16]_i_1_n_13\,
      O(3) => \out_col_index_reg_224_reg[16]_i_1_n_14\,
      O(2) => \out_col_index_reg_224_reg[16]_i_1_n_15\,
      O(1) => \out_col_index_reg_224_reg[16]_i_1_n_16\,
      O(0) => \out_col_index_reg_224_reg[16]_i_1_n_17\,
      S(7 downto 0) => out_col_index_reg_224_reg(23 downto 16)
    );
\out_col_index_reg_224_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_16\,
      Q => out_col_index_reg_224_reg(17),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_15\,
      Q => out_col_index_reg_224_reg(18),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_14\,
      Q => out_col_index_reg_224_reg(19),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_16\,
      Q => \out_col_index_reg_224_reg_n_2_[1]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_13\,
      Q => out_col_index_reg_224_reg(20),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_12\,
      Q => out_col_index_reg_224_reg(21),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_11\,
      Q => out_col_index_reg_224_reg(22),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[16]_i_1_n_10\,
      Q => out_col_index_reg_224_reg(23),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_17\,
      Q => out_col_index_reg_224_reg(24),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_reg_224_reg[16]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_out_col_index_reg_224_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \out_col_index_reg_224_reg[24]_i_1_n_3\,
      CO(5) => \out_col_index_reg_224_reg[24]_i_1_n_4\,
      CO(4) => \out_col_index_reg_224_reg[24]_i_1_n_5\,
      CO(3) => \out_col_index_reg_224_reg[24]_i_1_n_6\,
      CO(2) => \out_col_index_reg_224_reg[24]_i_1_n_7\,
      CO(1) => \out_col_index_reg_224_reg[24]_i_1_n_8\,
      CO(0) => \out_col_index_reg_224_reg[24]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_reg_224_reg[24]_i_1_n_10\,
      O(6) => \out_col_index_reg_224_reg[24]_i_1_n_11\,
      O(5) => \out_col_index_reg_224_reg[24]_i_1_n_12\,
      O(4) => \out_col_index_reg_224_reg[24]_i_1_n_13\,
      O(3) => \out_col_index_reg_224_reg[24]_i_1_n_14\,
      O(2) => \out_col_index_reg_224_reg[24]_i_1_n_15\,
      O(1) => \out_col_index_reg_224_reg[24]_i_1_n_16\,
      O(0) => \out_col_index_reg_224_reg[24]_i_1_n_17\,
      S(7 downto 0) => out_col_index_reg_224_reg(31 downto 24)
    );
\out_col_index_reg_224_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_16\,
      Q => out_col_index_reg_224_reg(25),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_15\,
      Q => out_col_index_reg_224_reg(26),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_14\,
      Q => out_col_index_reg_224_reg(27),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_13\,
      Q => out_col_index_reg_224_reg(28),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_12\,
      Q => out_col_index_reg_224_reg(29),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_15\,
      Q => \out_col_index_reg_224_reg_n_2_[2]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_11\,
      Q => out_col_index_reg_224_reg(30),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[24]_i_1_n_10\,
      Q => out_col_index_reg_224_reg(31),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_14\,
      Q => \out_col_index_reg_224_reg_n_2_[3]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_13\,
      Q => \out_col_index_reg_224_reg_n_2_[4]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_12\,
      Q => \out_col_index_reg_224_reg_n_2_[5]\,
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_11\,
      Q => out_col_index_reg_224_reg(6),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[0]_i_2_n_10\,
      Q => out_col_index_reg_224_reg(7),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_17\,
      Q => out_col_index_reg_224_reg(8),
      R => p_Val2_10_reg_235
    );
\out_col_index_reg_224_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_reg_224_reg[0]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \out_col_index_reg_224_reg[8]_i_1_n_2\,
      CO(6) => \out_col_index_reg_224_reg[8]_i_1_n_3\,
      CO(5) => \out_col_index_reg_224_reg[8]_i_1_n_4\,
      CO(4) => \out_col_index_reg_224_reg[8]_i_1_n_5\,
      CO(3) => \out_col_index_reg_224_reg[8]_i_1_n_6\,
      CO(2) => \out_col_index_reg_224_reg[8]_i_1_n_7\,
      CO(1) => \out_col_index_reg_224_reg[8]_i_1_n_8\,
      CO(0) => \out_col_index_reg_224_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_reg_224_reg[8]_i_1_n_10\,
      O(6) => \out_col_index_reg_224_reg[8]_i_1_n_11\,
      O(5) => \out_col_index_reg_224_reg[8]_i_1_n_12\,
      O(4) => \out_col_index_reg_224_reg[8]_i_1_n_13\,
      O(3) => \out_col_index_reg_224_reg[8]_i_1_n_14\,
      O(2) => \out_col_index_reg_224_reg[8]_i_1_n_15\,
      O(1) => \out_col_index_reg_224_reg[8]_i_1_n_16\,
      O(0) => \out_col_index_reg_224_reg[8]_i_1_n_17\,
      S(7 downto 0) => out_col_index_reg_224_reg(15 downto 8)
    );
\out_col_index_reg_224_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => \out_col_index_reg_224_reg[8]_i_1_n_16\,
      Q => out_col_index_reg_224_reg(9),
      R => p_Val2_10_reg_235
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(0),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(0),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(1),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(1),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(2),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(2),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(3),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(3),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(4),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(4),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(5),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(5),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(6),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(6),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127(7),
      Q => p_Result_12_i_reg_1127_pp1_iter2_reg(7),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(0),
      Q => procBlock_out_V_4_fu_541_p3(8),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(1),
      Q => procBlock_out_V_4_fu_541_p3(9),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(2),
      Q => procBlock_out_V_4_fu_541_p3(10),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(3),
      Q => procBlock_out_V_4_fu_541_p3(11),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(4),
      Q => procBlock_out_V_4_fu_541_p3(12),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(5),
      Q => procBlock_out_V_4_fu_541_p3(13),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(6),
      Q => procBlock_out_V_4_fu_541_p3(14),
      R => '0'
    );
\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_12_i_reg_1127_pp1_iter2_reg(7),
      Q => procBlock_out_V_4_fu_541_p3(15),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(16),
      Q => p_Result_12_i_reg_1127(0),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(17),
      Q => p_Result_12_i_reg_1127(1),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(18),
      Q => p_Result_12_i_reg_1127(2),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(19),
      Q => p_Result_12_i_reg_1127(3),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(20),
      Q => p_Result_12_i_reg_1127(4),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(21),
      Q => p_Result_12_i_reg_1127(5),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(22),
      Q => p_Result_12_i_reg_1127(6),
      R => '0'
    );
\p_Result_12_i_reg_1127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(23),
      Q => p_Result_12_i_reg_1127(7),
      R => '0'
    );
\p_Result_8_reg_1199[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0]\,
      O => p_Result_8_reg_11990
    );
\p_Result_8_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(8),
      Q => img_dst1_4222_din(0),
      R => '0'
    );
\p_Result_8_reg_1199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(10),
      Q => img_dst1_4222_din(10),
      R => '0'
    );
\p_Result_8_reg_1199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(11),
      Q => img_dst1_4222_din(11),
      R => '0'
    );
\p_Result_8_reg_1199_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(12),
      Q => img_dst1_4222_din(12),
      R => '0'
    );
\p_Result_8_reg_1199_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(13),
      Q => img_dst1_4222_din(13),
      R => '0'
    );
\p_Result_8_reg_1199_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(14),
      Q => img_dst1_4222_din(14),
      R => '0'
    );
\p_Result_8_reg_1199_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(15),
      Q => img_dst1_4222_din(15),
      R => '0'
    );
\p_Result_8_reg_1199_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(8),
      Q => img_dst1_4222_din(16),
      R => '0'
    );
\p_Result_8_reg_1199_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(9),
      Q => img_dst1_4222_din(17),
      R => '0'
    );
\p_Result_8_reg_1199_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(10),
      Q => img_dst1_4222_din(18),
      R => '0'
    );
\p_Result_8_reg_1199_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(11),
      Q => img_dst1_4222_din(19),
      R => '0'
    );
\p_Result_8_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(9),
      Q => img_dst1_4222_din(1),
      R => '0'
    );
\p_Result_8_reg_1199_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(12),
      Q => img_dst1_4222_din(20),
      R => '0'
    );
\p_Result_8_reg_1199_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(13),
      Q => img_dst1_4222_din(21),
      R => '0'
    );
\p_Result_8_reg_1199_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(14),
      Q => img_dst1_4222_din(22),
      R => '0'
    );
\p_Result_8_reg_1199_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_7_fu_949_p2(15),
      Q => img_dst1_4222_din(23),
      R => '0'
    );
\p_Result_8_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(10),
      Q => img_dst1_4222_din(2),
      R => '0'
    );
\p_Result_8_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(11),
      Q => img_dst1_4222_din(3),
      R => '0'
    );
\p_Result_8_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(12),
      Q => img_dst1_4222_din(4),
      R => '0'
    );
\p_Result_8_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(13),
      Q => img_dst1_4222_din(5),
      R => '0'
    );
\p_Result_8_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(14),
      Q => img_dst1_4222_din(6),
      R => '0'
    );
\p_Result_8_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_fu_881_p2(15),
      Q => img_dst1_4222_din(7),
      R => '0'
    );
\p_Result_8_reg_1199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(8),
      Q => img_dst1_4222_din(8),
      R => '0'
    );
\p_Result_8_reg_1199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_8_reg_11990,
      D => add_ln216_6_fu_915_p2(9),
      Q => img_dst1_4222_din(9),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(0),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(0),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(1),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(1),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(2),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(2),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(3),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(3),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(4),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(4),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(5),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(5),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(6),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(6),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122(7),
      Q => p_Result_i_reg_1122_pp1_iter2_reg(7),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(0),
      Q => procBlock_out_V_3_fu_534_p3(8),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(1),
      Q => procBlock_out_V_3_fu_534_p3(9),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(2),
      Q => procBlock_out_V_3_fu_534_p3(10),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(3),
      Q => procBlock_out_V_3_fu_534_p3(11),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(4),
      Q => procBlock_out_V_3_fu_534_p3(12),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(5),
      Q => procBlock_out_V_3_fu_534_p3(13),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(6),
      Q => procBlock_out_V_3_fu_534_p3(14),
      R => '0'
    );
\p_Result_i_reg_1122_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_i_reg_1122_pp1_iter2_reg(7),
      Q => procBlock_out_V_3_fu_534_p3(15),
      R => '0'
    );
\p_Result_i_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(8),
      Q => p_Result_i_reg_1122(0),
      R => '0'
    );
\p_Result_i_reg_1122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(9),
      Q => p_Result_i_reg_1122(1),
      R => '0'
    );
\p_Result_i_reg_1122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(10),
      Q => p_Result_i_reg_1122(2),
      R => '0'
    );
\p_Result_i_reg_1122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(11),
      Q => p_Result_i_reg_1122(3),
      R => '0'
    );
\p_Result_i_reg_1122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(12),
      Q => p_Result_i_reg_1122(4),
      R => '0'
    );
\p_Result_i_reg_1122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(13),
      Q => p_Result_i_reg_1122(5),
      R => '0'
    );
\p_Result_i_reg_1122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(14),
      Q => p_Result_i_reg_1122(6),
      R => '0'
    );
\p_Result_i_reg_1122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(15),
      Q => p_Result_i_reg_1122(7),
      R => '0'
    );
\p_Result_s_reg_1035_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => p_Result_s_reg_1035,
      Q => p_Result_s_reg_1035_pp1_iter1_reg,
      R => '0'
    );
\p_Result_s_reg_1035_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_s_reg_1035_pp1_iter1_reg,
      Q => p_Result_s_reg_1035_pp1_iter2_reg,
      R => '0'
    );
\p_Result_s_reg_1035_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => p_Result_s_reg_1035_pp1_iter2_reg,
      Q => p_Result_s_reg_1035_pp1_iter3_reg,
      R => '0'
    );
\p_Result_s_reg_1035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => p_Val2_10_reg_235_reg(0),
      Q => p_Result_s_reg_1035,
      R => '0'
    );
\p_Val2_10_reg_235[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_10_reg_235_reg(0),
      O => add_ln695_fu_408_p2(0)
    );
\p_Val2_10_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(0),
      Q => p_Val2_10_reg_235_reg(0),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(10),
      Q => \p_Val2_10_reg_235_reg__0\(10),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(1),
      Q => \p_Val2_10_reg_235_reg__0\(1),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(2),
      Q => \p_Val2_10_reg_235_reg__0\(2),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(3),
      Q => \p_Val2_10_reg_235_reg__0\(3),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(4),
      Q => \p_Val2_10_reg_235_reg__0\(4),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(5),
      Q => \p_Val2_10_reg_235_reg__0\(5),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(6),
      Q => \p_Val2_10_reg_235_reg__0\(6),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(7),
      Q => \p_Val2_10_reg_235_reg__0\(7),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(8),
      Q => \p_Val2_10_reg_235_reg__0\(8),
      R => p_Val2_10_reg_235
    );
\p_Val2_10_reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2020,
      D => add_ln695_fu_408_p2(9),
      Q => \p_Val2_10_reg_235_reg__0\(9),
      R => p_Val2_10_reg_235
    );
\raddr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A222222"
    )
        port map (
      I0 => empty_n,
      I1 => img_src1_data_empty_n,
      I2 => \col_index_reg_1048[9]_i_2_n_2\,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => Q(1),
      O => pop
    );
\select_ln675_reg_1030[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(16),
      O => select_ln675_fu_349_p3(0)
    );
\select_ln675_reg_1030[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCCCCC8C8C8"
    )
        port map (
      I0 => \select_ln675_reg_1030[10]_i_2_n_2\,
      I1 => \select_ln675_reg_1030[10]_i_3_n_2\,
      I2 => \select_ln675_reg_1030[10]_i_4_n_2\,
      I3 => col_index_3_reg_213(1),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => zext_ln216_fu_449_p1(17),
      O => select_ln675_fu_349_p3(10)
    );
\select_ln675_reg_1030[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \select_ln675_reg_1030[10]_i_5_n_2\,
      I1 => select_ln675_fu_349_p3(4),
      I2 => select_ln675_fu_349_p3(6),
      I3 => select_ln675_fu_349_p3(2),
      I4 => select_ln675_fu_349_p3(5),
      I5 => \out_col_index_reg_224[0]_i_4_n_2\,
      O => \select_ln675_reg_1030[10]_i_2_n_2\
    );
\select_ln675_reg_1030[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(26),
      O => \select_ln675_reg_1030[10]_i_3_n_2\
    );
\select_ln675_reg_1030[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => col_index_3_reg_213(7),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(23),
      O => \select_ln675_reg_1030[10]_i_4_n_2\
    );
\select_ln675_reg_1030[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(19),
      I1 => col_index_3_reg_213(3),
      I2 => zext_ln216_fu_449_p1(16),
      I3 => \col_index_reg_1048[9]_i_2_n_2\,
      I4 => col_index_3_reg_213(0),
      O => \select_ln675_reg_1030[10]_i_5_n_2\
    );
\select_ln675_reg_1030[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(17),
      O => select_ln675_fu_349_p3(1)
    );
\select_ln675_reg_1030[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(18),
      O => select_ln675_fu_349_p3(2)
    );
\select_ln675_reg_1030[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(19),
      O => select_ln675_fu_349_p3(3)
    );
\select_ln675_reg_1030[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(4),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(20),
      O => select_ln675_fu_349_p3(4)
    );
\select_ln675_reg_1030[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(5),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(21),
      O => select_ln675_fu_349_p3(5)
    );
\select_ln675_reg_1030[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => col_index_3_reg_213(6),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => zext_ln216_fu_449_p1(22),
      O => select_ln675_fu_349_p3(6)
    );
\select_ln675_reg_1030[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0800"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(23),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(7),
      I5 => \select_ln675_reg_1030[9]_i_2_n_2\,
      O => select_ln675_fu_349_p3(7)
    );
\select_ln675_reg_1030[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0800"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(24),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(8),
      I5 => \select_ln675_reg_1030[9]_i_2_n_2\,
      O => select_ln675_fu_349_p3(8)
    );
\select_ln675_reg_1030[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0800"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(25),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_index_3_reg_213(9),
      I5 => \select_ln675_reg_1030[9]_i_2_n_2\,
      O => select_ln675_fu_349_p3(9)
    );
\select_ln675_reg_1030[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => select_ln675_fu_349_p3(6),
      I1 => select_ln675_fu_349_p3(3),
      I2 => select_ln675_fu_349_p3(4),
      I3 => select_ln675_fu_349_p3(5),
      I4 => \select_ln675_reg_1030[9]_i_3_n_2\,
      I5 => \select_ln675_reg_1030[9]_i_4_n_2\,
      O => \select_ln675_reg_1030[9]_i_2_n_2\
    );
\select_ln675_reg_1030[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \out_col_index_reg_224[0]_i_4_n_2\,
      I1 => col_index_3_reg_213(10),
      I2 => \col_index_reg_1048[9]_i_2_n_2\,
      I3 => zext_ln216_fu_449_p1(26),
      I4 => col_index_3_reg_213(7),
      I5 => zext_ln216_fu_449_p1(23),
      O => \select_ln675_reg_1030[9]_i_3_n_2\
    );
\select_ln675_reg_1030[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => zext_ln216_fu_449_p1(16),
      I1 => col_index_3_reg_213(0),
      I2 => select_ln675_fu_349_p3(2),
      I3 => col_index_3_reg_213(1),
      I4 => \col_index_reg_1048[9]_i_2_n_2\,
      I5 => zext_ln216_fu_449_p1(17),
      O => \select_ln675_reg_1030[9]_i_4_n_2\
    );
\select_ln675_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(0),
      Q => select_ln675_reg_1030(0),
      R => '0'
    );
\select_ln675_reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(10),
      Q => select_ln675_reg_1030(10),
      R => '0'
    );
\select_ln675_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(1),
      Q => select_ln675_reg_1030(1),
      R => '0'
    );
\select_ln675_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(2),
      Q => select_ln675_reg_1030(2),
      R => '0'
    );
\select_ln675_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(3),
      Q => select_ln675_reg_1030(3),
      R => '0'
    );
\select_ln675_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(4),
      Q => select_ln675_reg_1030(4),
      R => '0'
    );
\select_ln675_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(5),
      Q => select_ln675_reg_1030(5),
      R => '0'
    );
\select_ln675_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(6),
      Q => select_ln675_reg_1030(6),
      R => '0'
    );
\select_ln675_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(7),
      Q => select_ln675_reg_1030(7),
      R => '0'
    );
\select_ln675_reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(8),
      Q => select_ln675_reg_1030(8),
      R => '0'
    );
\select_ln675_reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => select_ln675_fu_349_p3(9),
      Q => select_ln675_reg_1030(9),
      R => '0'
    );
\t_V_reg_191[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_191_reg(0),
      O => dim3_V_fu_318_p2(0)
    );
\t_V_reg_191[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ouput_buffer_0_0_V_U_n_4,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      O => t_V_reg_191
    );
\t_V_reg_191[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ouput_buffer_0_0_V_U_n_4,
      O => \t_V_reg_191[10]_i_2_n_2\
    );
\t_V_reg_191[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_191_reg(10),
      I1 => t_V_reg_191_reg(8),
      I2 => t_V_reg_191_reg(7),
      I3 => \t_V_reg_191[10]_i_4_n_2\,
      I4 => t_V_reg_191_reg(6),
      I5 => t_V_reg_191_reg(9),
      O => dim3_V_fu_318_p2(10)
    );
\t_V_reg_191[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_191_reg(4),
      I1 => t_V_reg_191_reg(2),
      I2 => t_V_reg_191_reg(0),
      I3 => t_V_reg_191_reg(1),
      I4 => t_V_reg_191_reg(3),
      I5 => t_V_reg_191_reg(5),
      O => \t_V_reg_191[10]_i_4_n_2\
    );
\t_V_reg_191[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_191_reg(0),
      I1 => t_V_reg_191_reg(1),
      O => dim3_V_fu_318_p2(1)
    );
\t_V_reg_191[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_191_reg(2),
      I1 => t_V_reg_191_reg(0),
      I2 => t_V_reg_191_reg(1),
      O => dim3_V_fu_318_p2(2)
    );
\t_V_reg_191[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_191_reg(3),
      I1 => t_V_reg_191_reg(1),
      I2 => t_V_reg_191_reg(0),
      I3 => t_V_reg_191_reg(2),
      O => dim3_V_fu_318_p2(3)
    );
\t_V_reg_191[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_191_reg(4),
      I1 => t_V_reg_191_reg(2),
      I2 => t_V_reg_191_reg(0),
      I3 => t_V_reg_191_reg(1),
      I4 => t_V_reg_191_reg(3),
      O => dim3_V_fu_318_p2(4)
    );
\t_V_reg_191[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_191_reg(5),
      I1 => t_V_reg_191_reg(3),
      I2 => t_V_reg_191_reg(1),
      I3 => t_V_reg_191_reg(0),
      I4 => t_V_reg_191_reg(2),
      I5 => t_V_reg_191_reg(4),
      O => dim3_V_fu_318_p2(5)
    );
\t_V_reg_191[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_reg_191_reg(6),
      I1 => \t_V_reg_191[10]_i_4_n_2\,
      O => dim3_V_fu_318_p2(6)
    );
\t_V_reg_191[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => t_V_reg_191_reg(7),
      I1 => \t_V_reg_191[10]_i_4_n_2\,
      I2 => t_V_reg_191_reg(6),
      O => dim3_V_fu_318_p2(7)
    );
\t_V_reg_191[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => t_V_reg_191_reg(6),
      I1 => \t_V_reg_191[10]_i_4_n_2\,
      I2 => t_V_reg_191_reg(7),
      I3 => t_V_reg_191_reg(8),
      O => dim3_V_fu_318_p2(8)
    );
\t_V_reg_191[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => t_V_reg_191_reg(9),
      I1 => t_V_reg_191_reg(6),
      I2 => \t_V_reg_191[10]_i_4_n_2\,
      I3 => t_V_reg_191_reg(7),
      I4 => t_V_reg_191_reg(8),
      O => dim3_V_fu_318_p2(9)
    );
\t_V_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(0),
      Q => t_V_reg_191_reg(0),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(10),
      Q => t_V_reg_191_reg(10),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(1),
      Q => t_V_reg_191_reg(1),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(2),
      Q => t_V_reg_191_reg(2),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(3),
      Q => t_V_reg_191_reg(3),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(4),
      Q => t_V_reg_191_reg(4),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(5),
      Q => t_V_reg_191_reg(5),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(6),
      Q => t_V_reg_191_reg(6),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(7),
      Q => t_V_reg_191_reg(7),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(8),
      Q => t_V_reg_191_reg(8),
      R => t_V_reg_191
    );
\t_V_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_191[10]_i_2_n_2\,
      D => dim3_V_fu_318_p2(9),
      Q => t_V_reg_191_reg(9),
      R => t_V_reg_191
    );
\trunc_ln674_3_reg_1117[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => \icmp_ln686_reg_1021_reg_n_2_[0]\,
      O => cmp117_reg_11070
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(0),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(0),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(1),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(1),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(2),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(2),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(3),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(3),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(4),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(4),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(5),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(5),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(6),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(6),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117(7),
      Q => trunc_ln674_3_reg_1117_pp1_iter2_reg(7),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(0),
      Q => procBlock_out_V_fu_527_p3(8),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(1),
      Q => procBlock_out_V_fu_527_p3(9),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(2),
      Q => procBlock_out_V_fu_527_p3(10),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(3),
      Q => procBlock_out_V_fu_527_p3(11),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(4),
      Q => procBlock_out_V_fu_527_p3(12),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(5),
      Q => procBlock_out_V_fu_527_p3(13),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(6),
      Q => procBlock_out_V_fu_527_p3(14),
      R => '0'
    );
\trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_3_reg_1117_pp1_iter2_reg(7),
      Q => procBlock_out_V_fu_527_p3(15),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(0),
      Q => trunc_ln674_3_reg_1117(0),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(1),
      Q => trunc_ln674_3_reg_1117(1),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(2),
      Q => trunc_ln674_3_reg_1117(2),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(3),
      Q => trunc_ln674_3_reg_1117(3),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(4),
      Q => trunc_ln674_3_reg_1117(4),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(5),
      Q => trunc_ln674_3_reg_1117(5),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(6),
      Q => trunc_ln674_3_reg_1117(6),
      R => '0'
    );
\trunc_ln674_3_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_11070,
      D => img_src1_4221_dout(7),
      Q => trunc_ln674_3_reg_1117(7),
      R => '0'
    );
\trunc_ln674_4_reg_1054_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => select_ln675_reg_1030(0),
      Q => trunc_ln674_4_reg_1054_pp1_iter1_reg,
      R => '0'
    );
\trunc_ln674_4_reg_1054_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_4_reg_1054_pp1_iter1_reg,
      Q => trunc_ln674_4_reg_1054_pp1_iter2_reg,
      R => '0'
    );
\trunc_ln674_4_reg_1054_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_4_reg_1054_pp1_iter2_reg,
      Q => tmp_6_fu_648_p3(0),
      R => '0'
    );
\trunc_ln674_5_reg_1066_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_16ns_8ns_24_4_1_U17_n_2,
      D => trunc_ln674_5_reg_1066,
      Q => trunc_ln674_5_reg_1066_pp1_iter1_reg,
      R => '0'
    );
\trunc_ln674_5_reg_1066_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_5_reg_1066_pp1_iter1_reg,
      Q => trunc_ln674_5_reg_1066_pp1_iter2_reg,
      R => '0'
    );
\trunc_ln674_5_reg_1066_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => trunc_ln674_5_reg_1066_pp1_iter2_reg,
      Q => tmp_6_fu_648_p3(1),
      R => '0'
    );
\trunc_ln674_5_reg_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \col_index_reg_1048[0]_i_1_n_2\,
      Q => trunc_ln674_5_reg_1066,
      R => '0'
    );
\usedw[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => img_dst1_data_full_n,
      I1 => Q(1),
      I2 => ap_block_pp1_stage0_subdone,
      I3 => icmp_ln809_reg_1093_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg_n_2,
      I5 => pop_0,
      O => E(0)
    );
\waddr[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_dst1_data_full_n,
      I1 => Q(1),
      I2 => ap_block_pp1_stage0_subdone,
      I3 => icmp_ln809_reg_1093_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg_n_2,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s is
  port (
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln809_reg_2613 : out STD_LOGIC;
    \phi_ln695_fu_176_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln695_fu_176_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln695_fu_176_reg[31]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \phi_ln695_fu_176_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_col_index_fu_180_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln809_reg_2613_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg : in STD_LOGIC;
    img_dst2_data_full_n : in STD_LOGIC;
    img_src2_data_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pop_0 : in STD_LOGIC;
    resize_2_9_1080_1920_320_320_1_2_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s is
  signal A : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DDR_wr_en_tmp_reg_2528 : STD_LOGIC;
  signal DDR_wr_en_tmp_reg_25280 : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_10_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_11_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_12_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_13_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_14_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_15_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_18_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_20_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_21_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_22_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_23_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_24_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_25_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_26_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_27_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_28_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_29_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_30_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_31_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_32_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_33_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_34_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_35_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_36_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_37_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_38_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_39_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_3_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_40_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_41_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_42_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_43_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_44_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_45_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_46_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_4_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_5_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_6_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_7_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_8_n_2\ : STD_LOGIC;
  signal \DDR_wr_en_tmp_reg_2528[0]_i_9_n_2\ : STD_LOGIC;
  signal DDR_wr_en_tmp_reg_2528_pp1_iter5_reg : STD_LOGIC;
  signal DDR_wr_en_tmp_reg_2528_pp1_iter6_reg : STD_LOGIC;
  signal DDR_wr_en_tmp_reg_2528_pp1_iter7_reg : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PB_out_V_0_1_fu_1478_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_V_1_1_fu_1487_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_V_2_1_fu_1496_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PB_out_overlap_V_0_1_fu_1544_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal PB_out_overlap_V_1_1_fu_1553_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal PB_out_overlap_V_2_1_fu_1562_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Wy_V_1_fu_1184_p3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \Xindex_output_next_fu_172[17]_i_2_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_3_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_4_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_5_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_6_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_7_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_8_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[17]_i_9_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_10_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_3_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_4_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_5_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_6_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_7_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_8_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[1]_i_9_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_2_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_3_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_4_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_5_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_6_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_7_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[25]_i_8_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_2_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_3_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_4_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_5_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_6_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_7_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_8_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172[9]_i_9_n_2\ : STD_LOGIC;
  signal Xindex_output_next_fu_172_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_12\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_13\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_14\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_15\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_16\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_17\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_10\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_11\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_12\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_13\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_14\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_15\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_16\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_17\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_12\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_13\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_16\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_17\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_16\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_17\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \Xindex_output_next_fu_172_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal Yaxis_overlap_en_2_reg_332 : STD_LOGIC;
  signal Yaxis_overlap_en_2_reg_3320 : STD_LOGIC;
  signal Yaxis_overlap_en_2_reg_332_pp1_iter5_reg : STD_LOGIC;
  signal Yaxis_overlap_en_2_reg_332_pp1_iter6_reg : STD_LOGIC;
  signal Yaxis_overlap_en_fu_1391_p2 : STD_LOGIC;
  signal Yaxis_overlap_en_reg_2627 : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_11_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_13_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_14_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_15_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_16_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_17_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_18_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_19_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_20_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_21_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_22_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_23_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_24_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_25_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_26_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_27_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_28_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_29_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_30_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_31_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_32_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_33_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_34_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_4_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_6_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_7_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_8_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627[0]_i_9_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal accum_reg_V_0_0_1_reg_4980 : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_V_0_0_1_reg_498_reg_n_2_[9]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_V_0_1_1_reg_487_reg_n_2_[9]\ : STD_LOGIC;
  signal accum_reg_V_1_0_1_reg_476 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_1_1_1_reg_465 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_2_0_1_reg_454 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_V_2_1_1_reg_443 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_overlap_V_0_0_1_reg_432 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_overlap_V_0_1_1_reg_421 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_overlap_V_1_0_1_reg_410 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_overlap_V_1_1_1_reg_399 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accum_reg_overlap_V_2_0_1_reg_388 : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9]\ : STD_LOGIC;
  signal accum_reg_overlap_V_2_1_1_reg_377 : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8]\ : STD_LOGIC;
  signal \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9]\ : STD_LOGIC;
  signal add_ln1351_fu_704_p2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal add_ln211_5_fu_2106_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln211_8_fu_2157_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln211_fu_2055_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln216_4_fu_2113_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln216_5_fu_2164_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln695_1_fu_1156_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln695_2_fu_1425_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln695_fu_1006_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_CS_fsm[4]_i_1__1_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_reg_n_2 : STD_LOGIC;
  signal ce01 : STD_LOGIC;
  signal cmp117_fu_571_p2 : STD_LOGIC;
  signal cmp117_reg_2422 : STD_LOGIC;
  signal cmp117_reg_24220 : STD_LOGIC;
  signal \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2\ : STD_LOGIC;
  signal \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal cmp117_reg_2422_pp1_iter6_reg : STD_LOGIC;
  signal \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\ : STD_LOGIC;
  signal col_index_1_reg_299 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_index_1_reg_2990 : STD_LOGIC;
  signal \col_index_1_reg_299[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_index_1_reg_299[3]_i_1_n_2\ : STD_LOGIC;
  signal \col_index_1_reg_299[9]_i_2_n_2\ : STD_LOGIC;
  signal col_index_fu_559_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dim3_V_fu_515_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal empty_32_reg_2438 : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_10_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_11_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_12_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_13_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_3_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_4_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_5_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_6_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_7_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_8_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438[0]_i_9_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal empty_32_reg_2438_pp1_iter6_reg : STD_LOGIC;
  signal \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_32_reg_2438_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal grp_fu_2212_p1 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read : STD_LOGIC;
  signal icmp_ln204_fu_1109_p2 : STD_LOGIC;
  signal icmp_ln204_reg_2516 : STD_LOGIC;
  signal \icmp_ln204_reg_2516[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln204_reg_2516[0]_i_3_n_2\ : STD_LOGIC;
  signal icmp_ln204_reg_2516_pp1_iter5_reg : STD_LOGIC;
  signal icmp_ln686_fu_533_p2 : STD_LOGIC;
  signal \icmp_ln686_reg_2396[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396[0]_i_6_n_2\ : STD_LOGIC;
  signal icmp_ln686_reg_2396_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln686_reg_2396_pp1_iter2_reg : STD_LOGIC;
  signal \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln686_reg_2396_pp1_iter5_reg : STD_LOGIC;
  signal \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln686_reg_2396_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln692_fu_545_p2 : STD_LOGIC;
  signal icmp_ln692_reg_2405 : STD_LOGIC;
  signal icmp_ln692_reg_24050 : STD_LOGIC;
  signal \icmp_ln692_reg_2405[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln692_reg_2405[0]_i_3_n_2\ : STD_LOGIC;
  signal icmp_ln692_reg_2405_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln692_reg_2405_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln692_reg_2405_pp1_iter3_reg : STD_LOGIC;
  signal \^icmp_ln809_reg_2613\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal icmp_ln809_reg_2613_pp1_iter7_reg : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \icmp_ln809_reg_2613_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal icmp_ln874_2_fu_846_p2 : STD_LOGIC;
  signal icmp_ln894_1_fu_1098_p2 : STD_LOGIC;
  signal \indvar_flatten_reg_288[0]_i_2_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_288_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_288_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43 : STD_LOGIC;
  signal mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46 : STD_LOGIC;
  signal mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_48 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_49 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_50 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_51 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_52 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_53 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_54 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U39_n_55 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_48 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_49 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_50 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_51 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_52 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_53 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_54 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U40_n_55 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_62 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_63 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_64 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_65 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_66 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_67 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_68 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U41_n_69 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_17 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_18 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_19 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_20 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_21 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_22 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_23 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_24 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_41 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_42 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_43 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_44 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_45 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_46 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_47 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U33_n_48 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_17 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_18 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_19 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_20 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_21 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_22 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_23 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_24 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_41 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_42 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_43 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_44 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_45 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_46 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_47 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U34_n_48 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_24 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_25 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_26 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_29 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_30 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_31 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_32 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_33 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_34 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_35 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_36 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_37 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_38 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_39 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_40 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_57 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_58 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_59 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_60 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_61 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_62 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_63 : STD_LOGIC;
  signal mul_mul_17ns_16ns_32_4_1_U35_n_64 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_18 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_19 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_20 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_21 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_22 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U27_n_23 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_10 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_11 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_12 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_13 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_14 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_15 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_16 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_17 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_2 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_3 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_4 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_5 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_6 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_7 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_8 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U28_n_9 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_10 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_11 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_12 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_13 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_14 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_15 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_16 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_17 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_2 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_27 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_28 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_29 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_3 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_4 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_5 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_6 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_7 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_8 : STD_LOGIC;
  signal mul_mul_8ns_16ns_24_4_1_U29_n_9 : STD_LOGIC;
  signal ouput_buffer_0_0_V_U_n_12 : STD_LOGIC;
  signal ouput_buffer_0_0_V_U_n_2 : STD_LOGIC;
  signal ouput_buffer_0_0_V_U_n_3 : STD_LOGIC;
  signal ouput_buffer_0_0_V_addr_1_reg_26440 : STD_LOGIC;
  signal ouput_buffer_0_0_V_ce0 : STD_LOGIC;
  signal ouput_buffer_0_0_V_d0 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ouput_buffer_0_0_V_we0 : STD_LOGIC;
  signal ouput_buffer_1_0_V_d0 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ouput_buffer_2_0_V_U_n_13 : STD_LOGIC;
  signal ouput_buffer_2_0_V_U_n_15 : STD_LOGIC;
  signal ouput_buffer_2_0_V_addr_1_reg_2656 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ouput_buffer_2_0_V_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ouput_buffer_2_0_V_d0 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ouput_index_write_counter679_load_08652496_reg_3551 : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\ : STD_LOGIC;
  signal ouput_index_write_counter679_load_08652496_reg_355_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_9\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal out_buffer_wr_en_reg_2522 : STD_LOGIC;
  signal \out_buffer_wr_en_reg_2522[0]_i_1_n_2\ : STD_LOGIC;
  signal out_buffer_wr_en_reg_2522_pp1_iter5_reg : STD_LOGIC;
  signal out_buffer_wr_en_reg_2522_pp1_iter6_reg : STD_LOGIC;
  signal out_col_index_fu_1800 : STD_LOGIC;
  signal \out_col_index_fu_180[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180[0]_i_4_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180[0]_i_5_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180[0]_i_6_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180[0]_i_7_n_2\ : STD_LOGIC;
  signal out_col_index_fu_180_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \out_col_index_fu_180_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[0]\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[1]\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[2]\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[3]\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[4]\ : STD_LOGIC;
  signal \out_col_index_fu_180_reg_n_2_[5]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal \^p_13_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal p_4_in : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal p_Result_6_reg_2632 : STD_LOGIC;
  signal p_Result_s_34_fu_1076_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_10_reg_344[1]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[1]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[9]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[9]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344[9]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_10\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_11\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_12\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_13\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_14\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_15\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_16\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_17\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[10]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[11]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[12]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[13]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[14]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[15]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[1]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[2]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[3]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[4]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[5]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[6]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[7]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[8]\ : STD_LOGIC;
  signal \p_Val2_10_reg_344_reg_n_2_[9]\ : STD_LOGIC;
  signal p_Val2_5_reg_366 : STD_LOGIC;
  signal \p_Val2_5_reg_366[8]_i_1_n_2\ : STD_LOGIC;
  signal p_Val2_5_reg_366_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \p_Val2_5_reg_366_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal p_Val2_8_fu_1349_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_8_reg_2617[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[0]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[16]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[24]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617[8]_i_9_n_2\ : STD_LOGIC;
  signal p_Val2_8_reg_2617_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \p_Val2_8_reg_2617_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_Val2_9_reg_321 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_reg_reg_i_100_n_2 : STD_LOGIC;
  signal p_reg_reg_i_101_n_2 : STD_LOGIC;
  signal p_reg_reg_i_102_n_2 : STD_LOGIC;
  signal p_reg_reg_i_103_n_2 : STD_LOGIC;
  signal p_reg_reg_i_105_n_2 : STD_LOGIC;
  signal p_reg_reg_i_106_n_2 : STD_LOGIC;
  signal p_reg_reg_i_107_n_2 : STD_LOGIC;
  signal p_reg_reg_i_108_n_2 : STD_LOGIC;
  signal p_reg_reg_i_109_n_2 : STD_LOGIC;
  signal p_reg_reg_i_110_n_2 : STD_LOGIC;
  signal p_reg_reg_i_111_n_2 : STD_LOGIC;
  signal p_reg_reg_i_114_n_2 : STD_LOGIC;
  signal p_reg_reg_i_115_n_2 : STD_LOGIC;
  signal p_reg_reg_i_116_n_2 : STD_LOGIC;
  signal p_reg_reg_i_117_n_2 : STD_LOGIC;
  signal p_reg_reg_i_118_n_2 : STD_LOGIC;
  signal p_reg_reg_i_119_n_2 : STD_LOGIC;
  signal p_reg_reg_i_120_n_2 : STD_LOGIC;
  signal p_reg_reg_i_121_n_2 : STD_LOGIC;
  signal p_reg_reg_i_128_n_2 : STD_LOGIC;
  signal p_reg_reg_i_128_n_3 : STD_LOGIC;
  signal p_reg_reg_i_128_n_4 : STD_LOGIC;
  signal p_reg_reg_i_128_n_5 : STD_LOGIC;
  signal p_reg_reg_i_128_n_6 : STD_LOGIC;
  signal p_reg_reg_i_128_n_7 : STD_LOGIC;
  signal p_reg_reg_i_128_n_8 : STD_LOGIC;
  signal p_reg_reg_i_128_n_9 : STD_LOGIC;
  signal p_reg_reg_i_129_n_2 : STD_LOGIC;
  signal p_reg_reg_i_130_n_2 : STD_LOGIC;
  signal p_reg_reg_i_131_n_2 : STD_LOGIC;
  signal p_reg_reg_i_132_n_2 : STD_LOGIC;
  signal p_reg_reg_i_133_n_2 : STD_LOGIC;
  signal p_reg_reg_i_134_n_2 : STD_LOGIC;
  signal p_reg_reg_i_135_n_2 : STD_LOGIC;
  signal p_reg_reg_i_136_n_2 : STD_LOGIC;
  signal p_reg_reg_i_137_n_2 : STD_LOGIC;
  signal p_reg_reg_i_138_n_2 : STD_LOGIC;
  signal p_reg_reg_i_139_n_2 : STD_LOGIC;
  signal p_reg_reg_i_140_n_2 : STD_LOGIC;
  signal p_reg_reg_i_141_n_2 : STD_LOGIC;
  signal p_reg_reg_i_142_n_2 : STD_LOGIC;
  signal p_reg_reg_i_142_n_3 : STD_LOGIC;
  signal p_reg_reg_i_142_n_4 : STD_LOGIC;
  signal p_reg_reg_i_142_n_5 : STD_LOGIC;
  signal p_reg_reg_i_142_n_6 : STD_LOGIC;
  signal p_reg_reg_i_142_n_7 : STD_LOGIC;
  signal p_reg_reg_i_142_n_8 : STD_LOGIC;
  signal p_reg_reg_i_142_n_9 : STD_LOGIC;
  signal p_reg_reg_i_143_n_2 : STD_LOGIC;
  signal p_reg_reg_i_143_n_3 : STD_LOGIC;
  signal p_reg_reg_i_143_n_4 : STD_LOGIC;
  signal p_reg_reg_i_143_n_5 : STD_LOGIC;
  signal p_reg_reg_i_143_n_6 : STD_LOGIC;
  signal p_reg_reg_i_143_n_7 : STD_LOGIC;
  signal p_reg_reg_i_143_n_8 : STD_LOGIC;
  signal p_reg_reg_i_143_n_9 : STD_LOGIC;
  signal p_reg_reg_i_144_n_4 : STD_LOGIC;
  signal p_reg_reg_i_144_n_5 : STD_LOGIC;
  signal p_reg_reg_i_144_n_6 : STD_LOGIC;
  signal p_reg_reg_i_144_n_7 : STD_LOGIC;
  signal p_reg_reg_i_144_n_8 : STD_LOGIC;
  signal p_reg_reg_i_144_n_9 : STD_LOGIC;
  signal p_reg_reg_i_154_n_2 : STD_LOGIC;
  signal p_reg_reg_i_155_n_2 : STD_LOGIC;
  signal p_reg_reg_i_156_n_2 : STD_LOGIC;
  signal p_reg_reg_i_157_n_2 : STD_LOGIC;
  signal p_reg_reg_i_158_n_2 : STD_LOGIC;
  signal p_reg_reg_i_159_n_2 : STD_LOGIC;
  signal p_reg_reg_i_160_n_2 : STD_LOGIC;
  signal p_reg_reg_i_161_n_2 : STD_LOGIC;
  signal p_reg_reg_i_162_n_2 : STD_LOGIC;
  signal p_reg_reg_i_163_n_2 : STD_LOGIC;
  signal p_reg_reg_i_164_n_2 : STD_LOGIC;
  signal p_reg_reg_i_165_n_2 : STD_LOGIC;
  signal p_reg_reg_i_166_n_2 : STD_LOGIC;
  signal p_reg_reg_i_167_n_2 : STD_LOGIC;
  signal p_reg_reg_i_168_n_2 : STD_LOGIC;
  signal p_reg_reg_i_169_n_2 : STD_LOGIC;
  signal p_reg_reg_i_170_n_2 : STD_LOGIC;
  signal p_reg_reg_i_171_n_2 : STD_LOGIC;
  signal p_reg_reg_i_172_n_2 : STD_LOGIC;
  signal p_reg_reg_i_173_n_2 : STD_LOGIC;
  signal p_reg_reg_i_174_n_2 : STD_LOGIC;
  signal p_reg_reg_i_175_n_2 : STD_LOGIC;
  signal p_reg_reg_i_176_n_2 : STD_LOGIC;
  signal p_reg_reg_i_177_n_2 : STD_LOGIC;
  signal p_reg_reg_i_177_n_3 : STD_LOGIC;
  signal p_reg_reg_i_177_n_4 : STD_LOGIC;
  signal p_reg_reg_i_177_n_5 : STD_LOGIC;
  signal p_reg_reg_i_177_n_6 : STD_LOGIC;
  signal p_reg_reg_i_177_n_7 : STD_LOGIC;
  signal p_reg_reg_i_177_n_8 : STD_LOGIC;
  signal p_reg_reg_i_177_n_9 : STD_LOGIC;
  signal p_reg_reg_i_178_n_2 : STD_LOGIC;
  signal p_reg_reg_i_179_n_2 : STD_LOGIC;
  signal p_reg_reg_i_180_n_2 : STD_LOGIC;
  signal p_reg_reg_i_181_n_2 : STD_LOGIC;
  signal p_reg_reg_i_182_n_2 : STD_LOGIC;
  signal p_reg_reg_i_183_n_2 : STD_LOGIC;
  signal p_reg_reg_i_184_n_2 : STD_LOGIC;
  signal p_reg_reg_i_185_n_2 : STD_LOGIC;
  signal p_reg_reg_i_186_n_2 : STD_LOGIC;
  signal p_reg_reg_i_187_n_2 : STD_LOGIC;
  signal p_reg_reg_i_188_n_2 : STD_LOGIC;
  signal p_reg_reg_i_189_n_2 : STD_LOGIC;
  signal p_reg_reg_i_190_n_2 : STD_LOGIC;
  signal p_reg_reg_i_191_n_2 : STD_LOGIC;
  signal p_reg_reg_i_192_n_2 : STD_LOGIC;
  signal p_reg_reg_i_193_n_2 : STD_LOGIC;
  signal p_reg_reg_i_194_n_2 : STD_LOGIC;
  signal p_reg_reg_i_196_n_2 : STD_LOGIC;
  signal p_reg_reg_i_197_n_2 : STD_LOGIC;
  signal p_reg_reg_i_198_n_2 : STD_LOGIC;
  signal p_reg_reg_i_199_n_2 : STD_LOGIC;
  signal p_reg_reg_i_200_n_2 : STD_LOGIC;
  signal p_reg_reg_i_201_n_2 : STD_LOGIC;
  signal p_reg_reg_i_202_n_2 : STD_LOGIC;
  signal p_reg_reg_i_203_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_28_n_4 : STD_LOGIC;
  signal p_reg_reg_i_28_n_5 : STD_LOGIC;
  signal p_reg_reg_i_28_n_6 : STD_LOGIC;
  signal p_reg_reg_i_28_n_7 : STD_LOGIC;
  signal p_reg_reg_i_28_n_8 : STD_LOGIC;
  signal p_reg_reg_i_28_n_9 : STD_LOGIC;
  signal p_reg_reg_i_31_n_2 : STD_LOGIC;
  signal p_reg_reg_i_31_n_3 : STD_LOGIC;
  signal p_reg_reg_i_31_n_4 : STD_LOGIC;
  signal p_reg_reg_i_31_n_5 : STD_LOGIC;
  signal p_reg_reg_i_31_n_6 : STD_LOGIC;
  signal p_reg_reg_i_31_n_7 : STD_LOGIC;
  signal p_reg_reg_i_31_n_8 : STD_LOGIC;
  signal p_reg_reg_i_31_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_42__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_43_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_44__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_45__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_46__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_47__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_48__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_49__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_50__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_50_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_51__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_51_n_2 : STD_LOGIC;
  signal p_reg_reg_i_51_n_3 : STD_LOGIC;
  signal p_reg_reg_i_51_n_4 : STD_LOGIC;
  signal p_reg_reg_i_51_n_5 : STD_LOGIC;
  signal p_reg_reg_i_51_n_6 : STD_LOGIC;
  signal p_reg_reg_i_51_n_7 : STD_LOGIC;
  signal p_reg_reg_i_51_n_8 : STD_LOGIC;
  signal p_reg_reg_i_51_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_52__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_53__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_54__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_55__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_56__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_56_n_2 : STD_LOGIC;
  signal p_reg_reg_i_56_n_3 : STD_LOGIC;
  signal p_reg_reg_i_56_n_4 : STD_LOGIC;
  signal p_reg_reg_i_56_n_5 : STD_LOGIC;
  signal p_reg_reg_i_56_n_6 : STD_LOGIC;
  signal p_reg_reg_i_56_n_7 : STD_LOGIC;
  signal p_reg_reg_i_56_n_8 : STD_LOGIC;
  signal p_reg_reg_i_56_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_57__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_58__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_59__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_59_n_4 : STD_LOGIC;
  signal p_reg_reg_i_59_n_5 : STD_LOGIC;
  signal p_reg_reg_i_59_n_6 : STD_LOGIC;
  signal p_reg_reg_i_59_n_7 : STD_LOGIC;
  signal p_reg_reg_i_59_n_8 : STD_LOGIC;
  signal p_reg_reg_i_59_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_60__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_61__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_62__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_63__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_64__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_65__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_67__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_68__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_68_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_69__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_69_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_70__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_70_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_71__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_71_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_72__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_72_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_73__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_73_n_2 : STD_LOGIC;
  signal \p_reg_reg_i_74__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_i_74_n_2 : STD_LOGIC;
  signal p_reg_reg_i_75_n_2 : STD_LOGIC;
  signal p_reg_reg_i_83_n_2 : STD_LOGIC;
  signal p_reg_reg_i_83_n_3 : STD_LOGIC;
  signal p_reg_reg_i_83_n_4 : STD_LOGIC;
  signal p_reg_reg_i_83_n_5 : STD_LOGIC;
  signal p_reg_reg_i_83_n_6 : STD_LOGIC;
  signal p_reg_reg_i_83_n_7 : STD_LOGIC;
  signal p_reg_reg_i_83_n_8 : STD_LOGIC;
  signal p_reg_reg_i_83_n_9 : STD_LOGIC;
  signal p_reg_reg_i_86_n_2 : STD_LOGIC;
  signal p_reg_reg_i_86_n_3 : STD_LOGIC;
  signal p_reg_reg_i_86_n_4 : STD_LOGIC;
  signal p_reg_reg_i_86_n_5 : STD_LOGIC;
  signal p_reg_reg_i_86_n_6 : STD_LOGIC;
  signal p_reg_reg_i_86_n_7 : STD_LOGIC;
  signal p_reg_reg_i_86_n_8 : STD_LOGIC;
  signal p_reg_reg_i_86_n_9 : STD_LOGIC;
  signal p_reg_reg_i_87_n_2 : STD_LOGIC;
  signal p_reg_reg_i_88_n_2 : STD_LOGIC;
  signal p_reg_reg_i_89_n_2 : STD_LOGIC;
  signal p_reg_reg_i_90_n_2 : STD_LOGIC;
  signal p_reg_reg_i_91_n_2 : STD_LOGIC;
  signal p_reg_reg_i_92_n_2 : STD_LOGIC;
  signal p_reg_reg_i_93_n_2 : STD_LOGIC;
  signal p_reg_reg_i_94_n_2 : STD_LOGIC;
  signal p_reg_reg_i_96_n_2 : STD_LOGIC;
  signal p_reg_reg_i_97_n_2 : STD_LOGIC;
  signal p_reg_reg_i_98_n_2 : STD_LOGIC;
  signal p_reg_reg_i_99_n_2 : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_2_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_3_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_4_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_5_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_6_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_7_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_8_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[17]_i_9_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_2_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_3_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_4_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_5_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_6_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_7_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_8_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[1]_i_9_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_2_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_3_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_4_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_5_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_6_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_7_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[25]_i_8_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_2_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_3_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_4_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_5_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_6_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_7_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_8_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176[9]_i_9_n_2\ : STD_LOGIC;
  signal phi_ln695_fu_176_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^phi_ln695_fu_176_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \phi_ln695_fu_176_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_13\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_14\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_15\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_16\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_17\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_13\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_14\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_15\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_16\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_17\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \^phi_ln695_fu_176_reg[24]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \phi_ln695_fu_176_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_13\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_16\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_17\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \^phi_ln695_fu_176_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^phi_ln695_fu_176_reg[31]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \phi_ln695_fu_176_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_16\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_17\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln695_fu_176_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal row_index666_load_016323374_reg_310 : STD_LOGIC;
  signal \row_index666_load_016323374_reg_310[10]_i_3_n_2\ : STD_LOGIC;
  signal \row_index666_load_016323374_reg_310[7]_i_2_n_2\ : STD_LOGIC;
  signal row_index666_load_016323374_reg_310_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln166_fu_864_p3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal select_ln675_fu_551_p3 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal select_ln675_reg_2411 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln675_reg_2411_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln675_reg_2411_pp1_iter2_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln675_reg_2411_pp1_iter3_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln878_10_fu_2016_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_11_fu_2024_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_1_fu_1642_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_2_fu_1724_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_3_fu_1732_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_4_fu_1800_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_5_fu_1808_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_6_fu_1872_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_7_fu_1880_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_8_fu_1944_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_9_fu_1952_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln878_fu_1634_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln89_reg_2457 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln89_reg_2457[15]_i_10_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_11_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_6_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[15]_i_9_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_10_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_11_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_12_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_13_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_14_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_15_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_16_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_17_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_18_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_19_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_6_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457[7]_i_9_n_2\ : STD_LOGIC;
  signal select_ln89_reg_2457_pp1_iter2_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln89_reg_2457_pp1_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln89_reg_2457_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln89_reg_2457_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal shl_ln_fu_822_p3 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal sub_ln216_2_fu_830_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal t_V_reg_277 : STD_LOGIC;
  signal \t_V_reg_277[8]_i_4_n_2\ : STD_LOGIC;
  signal t_V_reg_277_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln211_2_reg_27270 : STD_LOGIC;
  signal xor_ln894_reg_2511 : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_10_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_11_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_12_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_13_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_14_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_15_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_16_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_17_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_18_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_4_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_6_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_7_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_8_n_2\ : STD_LOGIC;
  signal \xor_ln894_reg_2511[0]_i_9_n_2\ : STD_LOGIC;
  signal xor_ln894_reg_2511_pp1_iter5_reg : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \xor_ln894_reg_2511_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal zext_ln211_15_fu_1461_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal zext_ln211_16_fu_1474_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal zext_ln211_17_fu_1514_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal zext_ln211_18_fu_1527_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal zext_ln211_19_fu_1540_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal zext_ln211_4_fu_1448_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \NLW_Xindex_output_next_fu_172_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_Xindex_output_next_fu_172_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_Yaxis_overlap_en_reg_2627_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_icmp_ln809_reg_2613_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_icmp_ln809_reg_2613_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln809_reg_2613_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_indvar_flatten_reg_288_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_288_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_out_col_index_fu_180_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_Val2_10_reg_344_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_Val2_10_reg_344_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_Val2_5_reg_366_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_Val2_8_reg_2617_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_i_128_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_i_143_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_reg_reg_i_144_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_i_144_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_i_177_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_i_28_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_reg_reg_i_39__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_i_50_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_reg_reg_i_50_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_i_59_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_i_59_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_i_86_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_phi_ln695_fu_176_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_phi_ln695_fu_176_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_select_ln89_reg_2457_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_xor_ln894_reg_2511_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR_wr_en_tmp_reg_2528[0]_i_20\ : label is "soft_lutpair267";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Xindex_output_next_fu_172_reg[17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \Xindex_output_next_fu_172_reg[1]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \Xindex_output_next_fu_172_reg[25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \Xindex_output_next_fu_172_reg[9]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair268";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/cmp117_reg_2422_pp1_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\ : label is "cmp117_reg_2422_pp1_iter6_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\ : label is "cmp117_reg_2422_pp1_iter6_reg_reg[0]__0";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[10]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[1]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[4]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \col_index_1_reg_299[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \empty_32_reg_2438[0]_i_11\ : label is "soft_lutpair274";
  attribute srl_bus_name of \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/empty_32_reg_2438_pp1_iter5_reg_reg ";
  attribute srl_name of \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4 ";
  attribute ORIG_CELL_NAME of \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\ : label is "empty_32_reg_2438_pp1_iter6_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\ : label is "empty_32_reg_2438_pp1_iter6_reg_reg[0]__0";
  attribute ADDER_THRESHOLD of \empty_32_reg_2438_reg[0]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln692_reg_2405[0]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \icmp_ln692_reg_2405[0]_i_3\ : label is "soft_lutpair277";
  attribute srl_bus_name of \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln809_reg_2613_pp1_iter6_reg_reg ";
  attribute srl_name of \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2\ : label is "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln809_reg_2613_reg[0]_i_2\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln809_reg_2613_reg[0]_i_3\ : label is 14;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_288_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_288_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_288_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair275";
  attribute ADDER_THRESHOLD of \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \out_buffer_wr_en_reg_2522[0]_i_1\ : label is "soft_lutpair282";
  attribute ADDER_THRESHOLD of \out_col_index_fu_180_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_fu_180_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_fu_180_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \out_col_index_fu_180_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_10_reg_344_reg[17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_10_reg_344_reg[1]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_10_reg_344_reg[25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_10_reg_344_reg[9]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_8_reg_2617_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_8_reg_2617_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_8_reg_2617_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \p_Val2_8_reg_2617_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of p_reg_reg_i_128 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_142 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_143 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_144 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_177 : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_26__0\ : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_28 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_31 : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_39__0\ : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_56 : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_57__0\ : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_59 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_86 : label is 35;
  attribute ADDER_THRESHOLD of \phi_ln695_fu_176_reg[17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \phi_ln695_fu_176_reg[1]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \phi_ln695_fu_176_reg[25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \phi_ln695_fu_176_reg[9]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[7]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[8]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \row_index666_load_016323374_reg_310[9]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \select_ln675_reg_2411[10]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \select_ln675_reg_2411[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \select_ln675_reg_2411[9]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \select_ln89_reg_2457[7]_i_13\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \select_ln89_reg_2457[7]_i_18\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \select_ln89_reg_2457[7]_i_19\ : label is "soft_lutpair266";
  attribute ADDER_THRESHOLD of \select_ln89_reg_2457_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln89_reg_2457_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \t_V_reg_277[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \t_V_reg_277[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \t_V_reg_277[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \t_V_reg_277[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \t_V_reg_277[7]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \t_V_reg_277[8]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \xor_ln894_reg_2511[0]_i_1\ : label is "soft_lutpair282";
  attribute COMPARATOR_THRESHOLD of \xor_ln894_reg_2511_reg[0]_i_2\ : label is 11;
begin
  O(7 downto 0) <= \^o\(7 downto 0);
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
  \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\ <= \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\;
  icmp_ln809_reg_2613 <= \^icmp_ln809_reg_2613\;
  p_13_in <= \^p_13_in\;
  \phi_ln695_fu_176_reg[13]_0\(0) <= \^phi_ln695_fu_176_reg[13]_0\(0);
  \phi_ln695_fu_176_reg[24]_0\(7 downto 0) <= \^phi_ln695_fu_176_reg[24]_0\(7 downto 0);
  \phi_ln695_fu_176_reg[31]_0\(7 downto 0) <= \^phi_ln695_fu_176_reg[31]_0\(7 downto 0);
  \phi_ln695_fu_176_reg[31]_1\(6 downto 0) <= \^phi_ln695_fu_176_reg[31]_1\(6 downto 0);
  push <= \^push\;
\DDR_wr_en_tmp_reg_2528[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      O => DDR_wr_en_tmp_reg_25280
    );
\DDR_wr_en_tmp_reg_2528[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04F7FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(22),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(22),
      I4 => p_Result_s_34_fu_1076_p4(6),
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_25_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_10_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_26_n_2\,
      I1 => p_Result_s_34_fu_1076_p4(11),
      I2 => p_Result_s_34_fu_1076_p4(2),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_27_n_2\,
      I4 => mul_mul_17ns_16ns_32_4_1_U35_n_25,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_11_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFFF4FFF444"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_28_n_2\,
      I1 => \row_index666_load_016323374_reg_310[7]_i_2_n_2\,
      I2 => p_Val2_8_reg_2617_reg(28),
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I4 => p_Val2_9_reg_321(28),
      I5 => p_Result_s_34_fu_1076_p4(12),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_12_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_29_n_2\,
      I1 => p_Result_s_34_fu_1076_p4(4),
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_30_n_2\,
      I3 => p_Result_s_34_fu_1076_p4(1),
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_31_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_13_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04F7FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(29),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(29),
      I4 => p_Result_s_34_fu_1076_p4(13),
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_32_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_14_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555515555"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_33_n_2\,
      I1 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29,
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_34_n_2\,
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_35_n_2\,
      I5 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_15_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(8),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(8),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2\,
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_34_n_2\,
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_36_n_2\,
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_37_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_18_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(11),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(11),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220202022"
    )
        port map (
      I0 => \out_buffer_wr_en_reg_2522[0]_i_1_n_2\,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_3_n_2\,
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_4_n_2\,
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_5_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_6_n_2\,
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_7_n_2\,
      O => \^p_13_in\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(6),
      I1 => \row_index666_load_016323374_reg_310[7]_i_2_n_2\,
      I2 => row_index666_load_016323374_reg_310_reg(3),
      I3 => row_index666_load_016323374_reg_310_reg(4),
      I4 => row_index666_load_016323374_reg_310_reg(5),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_20_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F77F7F7F"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(5),
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_38_n_2\,
      I2 => row_index666_load_016323374_reg_310_reg(4),
      I3 => \row_index666_load_016323374_reg_310[7]_i_2_n_2\,
      I4 => row_index666_load_016323374_reg_310_reg(3),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_21_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(25),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(25),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_22_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(26),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(26),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_23_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(21),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(21),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_24_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_26_n_2\,
      I1 => p_Result_s_34_fu_1076_p4(11),
      I2 => p_Result_s_34_fu_1076_p4(7),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_39_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_40_n_2\,
      I5 => p_Result_s_34_fu_1076_p4(8),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_25_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(27),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(27),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_26_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(18),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(18),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_27_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(7),
      I1 => row_index666_load_016323374_reg_310_reg(6),
      I2 => row_index666_load_016323374_reg_310_reg(5),
      I3 => icmp_ln692_reg_2405_pp1_iter3_reg,
      I4 => row_index666_load_016323374_reg_310_reg(4),
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_41_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_28_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(20),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(20),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_29_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[6]\,
      I1 => \p_Val2_10_reg_344_reg_n_2_[11]\,
      I2 => \p_Val2_10_reg_344_reg_n_2_[8]\,
      I3 => \p_Val2_10_reg_344_reg_n_2_[12]\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_8_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_3_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_27_n_2\,
      I1 => p_Result_s_34_fu_1076_p4(2),
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_42_n_2\,
      I3 => p_Result_s_34_fu_1076_p4(3),
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_39_n_2\,
      I5 => p_Result_s_34_fu_1076_p4(7),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_30_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(17),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(17),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_31_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_Result_s_34_fu_1076_p4(15),
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_43_n_2\,
      I2 => p_Result_s_34_fu_1076_p4(0),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_44_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_45_n_2\,
      I5 => p_Result_s_34_fu_1076_p4(14),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_32_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(6),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(6),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_33_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(5),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(5),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_34_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(2),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(2),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_35_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(1),
      I1 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I2 => p_Val2_9_reg_321(1),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_46_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_33_n_2\,
      I5 => mul_mul_17ns_16ns_32_4_1_U35_n_32,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_36_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2\,
      I2 => p_Val2_8_reg_2617_reg(2),
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I4 => p_Val2_9_reg_321(2),
      I5 => mul_mul_17ns_16ns_32_4_1_U35_n_31,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_37_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(3),
      I1 => icmp_ln692_reg_2405_pp1_iter3_reg,
      I2 => row_index666_load_016323374_reg_310_reg(6),
      I3 => row_index666_load_016323374_reg_310_reg(2),
      I4 => row_index666_load_016323374_reg_310_reg(0),
      I5 => row_index666_load_016323374_reg_310_reg(1),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_38_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(23),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(23),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_39_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_9_n_2\,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_10_n_2\,
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_11_n_2\,
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_12_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_13_n_2\,
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_14_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_4_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(24),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(24),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_40_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(10),
      I1 => row_index666_load_016323374_reg_310_reg(9),
      I2 => row_index666_load_016323374_reg_310_reg(8),
      I3 => row_index666_load_016323374_reg_310_reg(3),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_41_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(19),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(19),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_42_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(31),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(31),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_43_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(16),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(16),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_44_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(30),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(30),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_45_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(0),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(0),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_46_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_15_n_2\,
      I1 => \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\,
      I2 => mul_mul_17ns_16ns_32_4_1_U35_n_32,
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2\,
      I4 => mul_mul_17ns_16ns_32_4_1_U35_n_31,
      I5 => \DDR_wr_en_tmp_reg_2528[0]_i_18_n_2\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_5_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mul_mul_17ns_16ns_32_4_1_U35_n_26,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2\,
      I2 => mul_mul_17ns_16ns_32_4_1_U35_n_30,
      I3 => mul_mul_17ns_16ns_32_4_1_U35_n_29,
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_6_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000002"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(10),
      I1 => row_index666_load_016323374_reg_310_reg(8),
      I2 => row_index666_load_016323374_reg_310_reg(7),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_20_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_21_n_2\,
      I5 => row_index666_load_016323374_reg_310_reg(9),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_7_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[14]\,
      I1 => \p_Val2_10_reg_344_reg_n_2_[7]\,
      I2 => \p_Val2_10_reg_344_reg_n_2_[9]\,
      I3 => \p_Val2_10_reg_344_reg_n_2_[15]\,
      I4 => \p_Val2_10_reg_344_reg_n_2_[10]\,
      I5 => \p_Val2_10_reg_344_reg_n_2_[13]\,
      O => \DDR_wr_en_tmp_reg_2528[0]_i_8_n_2\
    );
\DDR_wr_en_tmp_reg_2528[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_Result_s_34_fu_1076_p4(9),
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_22_n_2\,
      I2 => p_Result_s_34_fu_1076_p4(10),
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_23_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_24_n_2\,
      I5 => p_Result_s_34_fu_1076_p4(5),
      O => \DDR_wr_en_tmp_reg_2528[0]_i_9_n_2\
    );
\DDR_wr_en_tmp_reg_2528_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => DDR_wr_en_tmp_reg_2528,
      Q => DDR_wr_en_tmp_reg_2528_pp1_iter5_reg,
      R => '0'
    );
\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => DDR_wr_en_tmp_reg_2528_pp1_iter5_reg,
      Q => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      R => '0'
    );
\DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      Q => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      R => '0'
    );
\DDR_wr_en_tmp_reg_2528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DDR_wr_en_tmp_reg_25280,
      D => \^p_13_in\,
      Q => DDR_wr_en_tmp_reg_2528,
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      O => ce01
    );
\DDR_write_data_V_0_0_1_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(0),
      Q => if_din(0),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(1),
      Q => if_din(1),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(2),
      Q => if_din(2),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(3),
      Q => if_din(3),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(4),
      Q => if_din(4),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(5),
      Q => if_din(5),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(6),
      Q => if_din(6),
      R => '0'
    );
\DDR_write_data_V_0_0_1_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => p_0_in(7),
      Q => if_din(7),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(8),
      Q => if_din(8),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(9),
      Q => if_din(9),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(10),
      Q => if_din(10),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(11),
      Q => if_din(11),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(12),
      Q => if_din(12),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(13),
      Q => if_din(13),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(14),
      Q => if_din(14),
      R => '0'
    );
\DDR_write_data_V_1_0_1_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => add_ln216_4_fu_2113_p2(15),
      Q => if_din(15),
      R => '0'
    );
\Xindex_output_next_fu_172[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(24),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_2_n_2\
    );
\Xindex_output_next_fu_172[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(23),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_3_n_2\
    );
\Xindex_output_next_fu_172[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(22),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_4_n_2\
    );
\Xindex_output_next_fu_172[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(21),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_5_n_2\
    );
\Xindex_output_next_fu_172[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(20),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_6_n_2\
    );
\Xindex_output_next_fu_172[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(19),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_7_n_2\
    );
\Xindex_output_next_fu_172[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(18),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_8_n_2\
    );
\Xindex_output_next_fu_172[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(17),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[17]_i_9_n_2\
    );
\Xindex_output_next_fu_172[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      O => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read
    );
\Xindex_output_next_fu_172[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(1),
      O => \Xindex_output_next_fu_172[1]_i_10_n_2\
    );
\Xindex_output_next_fu_172[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(8),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[1]_i_3_n_2\
    );
\Xindex_output_next_fu_172[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(7),
      O => \Xindex_output_next_fu_172[1]_i_4_n_2\
    );
\Xindex_output_next_fu_172[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(6),
      O => \Xindex_output_next_fu_172[1]_i_5_n_2\
    );
\Xindex_output_next_fu_172[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(5),
      O => \Xindex_output_next_fu_172[1]_i_6_n_2\
    );
\Xindex_output_next_fu_172[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(4),
      O => \Xindex_output_next_fu_172[1]_i_7_n_2\
    );
\Xindex_output_next_fu_172[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(3),
      O => \Xindex_output_next_fu_172[1]_i_8_n_2\
    );
\Xindex_output_next_fu_172[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(2),
      O => \Xindex_output_next_fu_172[1]_i_9_n_2\
    );
\Xindex_output_next_fu_172[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(31),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_2_n_2\
    );
\Xindex_output_next_fu_172[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(30),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_3_n_2\
    );
\Xindex_output_next_fu_172[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(29),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_4_n_2\
    );
\Xindex_output_next_fu_172[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(28),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_5_n_2\
    );
\Xindex_output_next_fu_172[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(27),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_6_n_2\
    );
\Xindex_output_next_fu_172[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(26),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_7_n_2\
    );
\Xindex_output_next_fu_172[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(25),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[25]_i_8_n_2\
    );
\Xindex_output_next_fu_172[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(16),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[9]_i_2_n_2\
    );
\Xindex_output_next_fu_172[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(15),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[9]_i_3_n_2\
    );
\Xindex_output_next_fu_172[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(14),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[9]_i_4_n_2\
    );
\Xindex_output_next_fu_172[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(13),
      O => \Xindex_output_next_fu_172[9]_i_5_n_2\
    );
\Xindex_output_next_fu_172[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(12),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[9]_i_6_n_2\
    );
\Xindex_output_next_fu_172[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(11),
      O => \Xindex_output_next_fu_172[9]_i_7_n_2\
    );
\Xindex_output_next_fu_172[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(10),
      I1 => cmp117_fu_571_p2,
      O => \Xindex_output_next_fu_172[9]_i_8_n_2\
    );
\Xindex_output_next_fu_172[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(9),
      O => \Xindex_output_next_fu_172[9]_i_9_n_2\
    );
\Xindex_output_next_fu_172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_16\,
      Q => Xindex_output_next_fu_172_reg(10),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_15\,
      Q => Xindex_output_next_fu_172_reg(11),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_14\,
      Q => Xindex_output_next_fu_172_reg(12),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_13\,
      Q => Xindex_output_next_fu_172_reg(13),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_12\,
      Q => Xindex_output_next_fu_172_reg(14),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_11\,
      Q => Xindex_output_next_fu_172_reg(15),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_10\,
      Q => Xindex_output_next_fu_172_reg(16),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_17\,
      Q => Xindex_output_next_fu_172_reg(17),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Xindex_output_next_fu_172_reg[9]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \Xindex_output_next_fu_172_reg[17]_i_1_n_2\,
      CO(6) => \Xindex_output_next_fu_172_reg[17]_i_1_n_3\,
      CO(5) => \Xindex_output_next_fu_172_reg[17]_i_1_n_4\,
      CO(4) => \Xindex_output_next_fu_172_reg[17]_i_1_n_5\,
      CO(3) => \Xindex_output_next_fu_172_reg[17]_i_1_n_6\,
      CO(2) => \Xindex_output_next_fu_172_reg[17]_i_1_n_7\,
      CO(1) => \Xindex_output_next_fu_172_reg[17]_i_1_n_8\,
      CO(0) => \Xindex_output_next_fu_172_reg[17]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \Xindex_output_next_fu_172_reg[17]_i_1_n_10\,
      O(6) => \Xindex_output_next_fu_172_reg[17]_i_1_n_11\,
      O(5) => \Xindex_output_next_fu_172_reg[17]_i_1_n_12\,
      O(4) => \Xindex_output_next_fu_172_reg[17]_i_1_n_13\,
      O(3) => \Xindex_output_next_fu_172_reg[17]_i_1_n_14\,
      O(2) => \Xindex_output_next_fu_172_reg[17]_i_1_n_15\,
      O(1) => \Xindex_output_next_fu_172_reg[17]_i_1_n_16\,
      O(0) => \Xindex_output_next_fu_172_reg[17]_i_1_n_17\,
      S(7) => \Xindex_output_next_fu_172[17]_i_2_n_2\,
      S(6) => \Xindex_output_next_fu_172[17]_i_3_n_2\,
      S(5) => \Xindex_output_next_fu_172[17]_i_4_n_2\,
      S(4) => \Xindex_output_next_fu_172[17]_i_5_n_2\,
      S(3) => \Xindex_output_next_fu_172[17]_i_6_n_2\,
      S(2) => \Xindex_output_next_fu_172[17]_i_7_n_2\,
      S(1) => \Xindex_output_next_fu_172[17]_i_8_n_2\,
      S(0) => \Xindex_output_next_fu_172[17]_i_9_n_2\
    );
\Xindex_output_next_fu_172_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_16\,
      Q => Xindex_output_next_fu_172_reg(18),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_15\,
      Q => Xindex_output_next_fu_172_reg(19),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_17\,
      Q => Xindex_output_next_fu_172_reg(1),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \Xindex_output_next_fu_172_reg[1]_i_2_n_2\,
      CO(6) => \Xindex_output_next_fu_172_reg[1]_i_2_n_3\,
      CO(5) => \Xindex_output_next_fu_172_reg[1]_i_2_n_4\,
      CO(4) => \Xindex_output_next_fu_172_reg[1]_i_2_n_5\,
      CO(3) => \Xindex_output_next_fu_172_reg[1]_i_2_n_6\,
      CO(2) => \Xindex_output_next_fu_172_reg[1]_i_2_n_7\,
      CO(1) => \Xindex_output_next_fu_172_reg[1]_i_2_n_8\,
      CO(0) => \Xindex_output_next_fu_172_reg[1]_i_2_n_9\,
      DI(7 downto 0) => B"01010101",
      O(7) => \Xindex_output_next_fu_172_reg[1]_i_2_n_10\,
      O(6) => \Xindex_output_next_fu_172_reg[1]_i_2_n_11\,
      O(5) => \Xindex_output_next_fu_172_reg[1]_i_2_n_12\,
      O(4) => \Xindex_output_next_fu_172_reg[1]_i_2_n_13\,
      O(3) => \Xindex_output_next_fu_172_reg[1]_i_2_n_14\,
      O(2) => \Xindex_output_next_fu_172_reg[1]_i_2_n_15\,
      O(1) => \Xindex_output_next_fu_172_reg[1]_i_2_n_16\,
      O(0) => \Xindex_output_next_fu_172_reg[1]_i_2_n_17\,
      S(7) => \Xindex_output_next_fu_172[1]_i_3_n_2\,
      S(6) => \Xindex_output_next_fu_172[1]_i_4_n_2\,
      S(5) => \Xindex_output_next_fu_172[1]_i_5_n_2\,
      S(4) => \Xindex_output_next_fu_172[1]_i_6_n_2\,
      S(3) => \Xindex_output_next_fu_172[1]_i_7_n_2\,
      S(2) => \Xindex_output_next_fu_172[1]_i_8_n_2\,
      S(1) => \Xindex_output_next_fu_172[1]_i_9_n_2\,
      S(0) => \Xindex_output_next_fu_172[1]_i_10_n_2\
    );
\Xindex_output_next_fu_172_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_14\,
      Q => Xindex_output_next_fu_172_reg(20),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_13\,
      Q => Xindex_output_next_fu_172_reg(21),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_12\,
      Q => Xindex_output_next_fu_172_reg(22),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_11\,
      Q => Xindex_output_next_fu_172_reg(23),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[17]_i_1_n_10\,
      Q => Xindex_output_next_fu_172_reg(24),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_17\,
      Q => Xindex_output_next_fu_172_reg(25),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Xindex_output_next_fu_172_reg[17]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_Xindex_output_next_fu_172_reg[25]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \Xindex_output_next_fu_172_reg[25]_i_1_n_4\,
      CO(4) => \Xindex_output_next_fu_172_reg[25]_i_1_n_5\,
      CO(3) => \Xindex_output_next_fu_172_reg[25]_i_1_n_6\,
      CO(2) => \Xindex_output_next_fu_172_reg[25]_i_1_n_7\,
      CO(1) => \Xindex_output_next_fu_172_reg[25]_i_1_n_8\,
      CO(0) => \Xindex_output_next_fu_172_reg[25]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_Xindex_output_next_fu_172_reg[25]_i_1_O_UNCONNECTED\(7),
      O(6) => \Xindex_output_next_fu_172_reg[25]_i_1_n_11\,
      O(5) => \Xindex_output_next_fu_172_reg[25]_i_1_n_12\,
      O(4) => \Xindex_output_next_fu_172_reg[25]_i_1_n_13\,
      O(3) => \Xindex_output_next_fu_172_reg[25]_i_1_n_14\,
      O(2) => \Xindex_output_next_fu_172_reg[25]_i_1_n_15\,
      O(1) => \Xindex_output_next_fu_172_reg[25]_i_1_n_16\,
      O(0) => \Xindex_output_next_fu_172_reg[25]_i_1_n_17\,
      S(7) => '0',
      S(6) => \Xindex_output_next_fu_172[25]_i_2_n_2\,
      S(5) => \Xindex_output_next_fu_172[25]_i_3_n_2\,
      S(4) => \Xindex_output_next_fu_172[25]_i_4_n_2\,
      S(3) => \Xindex_output_next_fu_172[25]_i_5_n_2\,
      S(2) => \Xindex_output_next_fu_172[25]_i_6_n_2\,
      S(1) => \Xindex_output_next_fu_172[25]_i_7_n_2\,
      S(0) => \Xindex_output_next_fu_172[25]_i_8_n_2\
    );
\Xindex_output_next_fu_172_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_16\,
      Q => Xindex_output_next_fu_172_reg(26),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_15\,
      Q => Xindex_output_next_fu_172_reg(27),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_14\,
      Q => Xindex_output_next_fu_172_reg(28),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_13\,
      Q => Xindex_output_next_fu_172_reg(29),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_16\,
      Q => Xindex_output_next_fu_172_reg(2),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_12\,
      Q => Xindex_output_next_fu_172_reg(30),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[25]_i_1_n_11\,
      Q => Xindex_output_next_fu_172_reg(31),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_15\,
      Q => Xindex_output_next_fu_172_reg(3),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_14\,
      Q => Xindex_output_next_fu_172_reg(4),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_13\,
      Q => Xindex_output_next_fu_172_reg(5),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_12\,
      Q => Xindex_output_next_fu_172_reg(6),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_11\,
      Q => Xindex_output_next_fu_172_reg(7),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[1]_i_2_n_10\,
      Q => Xindex_output_next_fu_172_reg(8),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \Xindex_output_next_fu_172_reg[9]_i_1_n_17\,
      Q => Xindex_output_next_fu_172_reg(9),
      R => '0'
    );
\Xindex_output_next_fu_172_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Xindex_output_next_fu_172_reg[1]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \Xindex_output_next_fu_172_reg[9]_i_1_n_2\,
      CO(6) => \Xindex_output_next_fu_172_reg[9]_i_1_n_3\,
      CO(5) => \Xindex_output_next_fu_172_reg[9]_i_1_n_4\,
      CO(4) => \Xindex_output_next_fu_172_reg[9]_i_1_n_5\,
      CO(3) => \Xindex_output_next_fu_172_reg[9]_i_1_n_6\,
      CO(2) => \Xindex_output_next_fu_172_reg[9]_i_1_n_7\,
      CO(1) => \Xindex_output_next_fu_172_reg[9]_i_1_n_8\,
      CO(0) => \Xindex_output_next_fu_172_reg[9]_i_1_n_9\,
      DI(7 downto 0) => B"00010101",
      O(7) => \Xindex_output_next_fu_172_reg[9]_i_1_n_10\,
      O(6) => \Xindex_output_next_fu_172_reg[9]_i_1_n_11\,
      O(5) => \Xindex_output_next_fu_172_reg[9]_i_1_n_12\,
      O(4) => \Xindex_output_next_fu_172_reg[9]_i_1_n_13\,
      O(3) => \Xindex_output_next_fu_172_reg[9]_i_1_n_14\,
      O(2) => \Xindex_output_next_fu_172_reg[9]_i_1_n_15\,
      O(1) => \Xindex_output_next_fu_172_reg[9]_i_1_n_16\,
      O(0) => \Xindex_output_next_fu_172_reg[9]_i_1_n_17\,
      S(7) => \Xindex_output_next_fu_172[9]_i_2_n_2\,
      S(6) => \Xindex_output_next_fu_172[9]_i_3_n_2\,
      S(5) => \Xindex_output_next_fu_172[9]_i_4_n_2\,
      S(4) => \Xindex_output_next_fu_172[9]_i_5_n_2\,
      S(3) => \Xindex_output_next_fu_172[9]_i_6_n_2\,
      S(2) => \Xindex_output_next_fu_172[9]_i_7_n_2\,
      S(1) => \Xindex_output_next_fu_172[9]_i_8_n_2\,
      S(0) => \Xindex_output_next_fu_172[9]_i_9_n_2\
    );
\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => Yaxis_overlap_en_2_reg_332,
      Q => Yaxis_overlap_en_2_reg_332_pp1_iter5_reg,
      R => '0'
    );
\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => Yaxis_overlap_en_2_reg_332_pp1_iter5_reg,
      Q => Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
      R => '0'
    );
\Yaxis_overlap_en_2_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => Yaxis_overlap_en_reg_2627,
      Q => Yaxis_overlap_en_2_reg_332,
      R => ap_CS_fsm_state3
    );
\Yaxis_overlap_en_reg_2627[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4,
      I1 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      I2 => \^ap_block_pp1_stage0_subdone\,
      O => ouput_index_write_counter679_load_08652496_reg_3551
    );
\Yaxis_overlap_en_reg_2627[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_9_reg_321(9),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(9),
      O => \Yaxis_overlap_en_reg_2627[0]_i_11_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(7),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(7),
      O => \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAAC3AAC355"
    )
        port map (
      I0 => p_Val2_9_reg_321(15),
      I1 => p_Val2_8_reg_2617_reg(15),
      I2 => p_Val2_8_reg_2617_reg(14),
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I4 => p_Val2_9_reg_321(14),
      I5 => icmp_ln204_fu_1109_p2,
      O => \Yaxis_overlap_en_reg_2627[0]_i_13_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(14),
      I1 => p_Val2_9_reg_321(14),
      I2 => icmp_ln204_fu_1109_p2,
      I3 => p_Val2_9_reg_321(13),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(13),
      O => \Yaxis_overlap_en_reg_2627[0]_i_14_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(12),
      I1 => p_Val2_9_reg_321(12),
      I2 => icmp_ln204_fu_1109_p2,
      I3 => p_Val2_9_reg_321(13),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(13),
      O => \Yaxis_overlap_en_reg_2627[0]_i_15_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(12),
      I1 => p_Val2_9_reg_321(12),
      I2 => icmp_ln204_fu_1109_p2,
      I3 => p_Val2_9_reg_321(11),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(11),
      O => \Yaxis_overlap_en_reg_2627[0]_i_16_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444450AFBBBB50AF"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_8_reg_2617_reg(10),
      I2 => p_Val2_9_reg_321(10),
      I3 => p_Val2_9_reg_321(11),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(11),
      O => \Yaxis_overlap_en_reg_2627[0]_i_17_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAAC3AAC355"
    )
        port map (
      I0 => p_Val2_9_reg_321(9),
      I1 => p_Val2_8_reg_2617_reg(9),
      I2 => p_Val2_8_reg_2617_reg(10),
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I4 => p_Val2_9_reg_321(10),
      I5 => icmp_ln204_fu_1109_p2,
      O => \Yaxis_overlap_en_reg_2627[0]_i_18_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => p_Val2_9_reg_321(8),
      I1 => p_Val2_8_reg_2617_reg(8),
      I2 => p_Val2_9_reg_321(9),
      I3 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(9),
      O => \Yaxis_overlap_en_reg_2627[0]_i_19_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => p_Val2_8_fu_1349_p3(14),
      I1 => p_Val2_8_fu_1349_p3(12),
      I2 => p_Val2_8_fu_1349_p3(13),
      I3 => \Yaxis_overlap_en_reg_2627[0]_i_4_n_2\,
      I4 => p_Val2_8_fu_1349_p3(15),
      O => Yaxis_overlap_en_fu_1391_p2
    );
\Yaxis_overlap_en_reg_2627[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => p_Val2_9_reg_321(7),
      I1 => p_Val2_8_reg_2617_reg(7),
      I2 => p_Val2_9_reg_321(8),
      I3 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(8),
      O => \Yaxis_overlap_en_reg_2627[0]_i_20_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_Val2_8_fu_1349_p3(9),
      I1 => p_Val2_8_fu_1349_p3(7),
      I2 => p_Val2_8_fu_1349_p3(8),
      O => \Yaxis_overlap_en_reg_2627[0]_i_21_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => p_Val2_8_fu_1349_p3(3),
      I1 => p_Val2_8_fu_1349_p3(4),
      I2 => p_Val2_8_fu_1349_p3(1),
      I3 => p_Val2_8_fu_1349_p3(2),
      I4 => p_Val2_8_fu_1349_p3(0),
      O => \Yaxis_overlap_en_reg_2627[0]_i_22_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_9_reg_321(7),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(7),
      O => \Yaxis_overlap_en_reg_2627[0]_i_23_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_9_reg_321(6),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(6),
      O => \Yaxis_overlap_en_reg_2627[0]_i_24_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_Val2_9_reg_321(4),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(4),
      O => \Yaxis_overlap_en_reg_2627[0]_i_25_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_9_reg_321(3),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(3),
      O => \Yaxis_overlap_en_reg_2627[0]_i_26_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => p_Val2_9_reg_321(6),
      I1 => p_Val2_8_reg_2617_reg(6),
      I2 => p_Val2_9_reg_321(7),
      I3 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(7),
      O => \Yaxis_overlap_en_reg_2627[0]_i_27_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0CF3F5F50CF3"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(5),
      I1 => p_Val2_9_reg_321(5),
      I2 => icmp_ln204_fu_1109_p2,
      I3 => p_Val2_9_reg_321(6),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(6),
      O => \Yaxis_overlap_en_reg_2627[0]_i_28_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAAC3AAC355"
    )
        port map (
      I0 => p_Val2_9_reg_321(4),
      I1 => p_Val2_8_reg_2617_reg(4),
      I2 => p_Val2_8_reg_2617_reg(5),
      I3 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I4 => p_Val2_9_reg_321(5),
      I5 => icmp_ln204_fu_1109_p2,
      O => \Yaxis_overlap_en_reg_2627[0]_i_29_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => p_Val2_9_reg_321(3),
      I1 => p_Val2_8_reg_2617_reg(3),
      I2 => p_Val2_9_reg_321(4),
      I3 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter5,
      I5 => p_Val2_8_reg_2617_reg(4),
      O => \Yaxis_overlap_en_reg_2627[0]_i_30_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => p_Val2_9_reg_321(3),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(3),
      I4 => icmp_ln204_fu_1109_p2,
      O => \Yaxis_overlap_en_reg_2627[0]_i_31_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(2),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(2),
      O => \Yaxis_overlap_en_reg_2627[0]_i_32_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(1),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(1),
      O => \Yaxis_overlap_en_reg_2627[0]_i_33_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(0),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(0),
      O => \Yaxis_overlap_en_reg_2627[0]_i_34_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A8A8A88"
    )
        port map (
      I0 => p_Val2_8_fu_1349_p3(11),
      I1 => p_Val2_8_fu_1349_p3(10),
      I2 => \Yaxis_overlap_en_reg_2627[0]_i_21_n_2\,
      I3 => p_Val2_8_fu_1349_p3(6),
      I4 => p_Val2_8_fu_1349_p3(5),
      I5 => \Yaxis_overlap_en_reg_2627[0]_i_22_n_2\,
      O => \Yaxis_overlap_en_reg_2627[0]_i_4_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(14),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(14),
      O => \Yaxis_overlap_en_reg_2627[0]_i_6_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_9_reg_321(13),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(13),
      O => \Yaxis_overlap_en_reg_2627[0]_i_7_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(12),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(12),
      O => \Yaxis_overlap_en_reg_2627[0]_i_8_n_2\
    );
\Yaxis_overlap_en_reg_2627[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => p_Val2_9_reg_321(10),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(10),
      I4 => icmp_ln204_fu_1109_p2,
      O => \Yaxis_overlap_en_reg_2627[0]_i_9_n_2\
    );
\Yaxis_overlap_en_reg_2627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => Yaxis_overlap_en_fu_1391_p2,
      Q => Yaxis_overlap_en_reg_2627,
      R => '0'
    );
\Yaxis_overlap_en_reg_2627_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_Yaxis_overlap_en_reg_2627_reg[0]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_3\,
      CO(5) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_4\,
      CO(4) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_5\,
      CO(3) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_6\,
      CO(2) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_7\,
      CO(1) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_8\,
      CO(0) => \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_9\,
      DI(7) => '0',
      DI(6) => \Yaxis_overlap_en_reg_2627[0]_i_6_n_2\,
      DI(5) => \Yaxis_overlap_en_reg_2627[0]_i_7_n_2\,
      DI(4) => \Yaxis_overlap_en_reg_2627[0]_i_8_n_2\,
      DI(3) => \Yaxis_overlap_en_reg_2627[0]_i_9_n_2\,
      DI(2) => mul_mul_17ns_16ns_32_4_1_U35_n_31,
      DI(1) => \Yaxis_overlap_en_reg_2627[0]_i_11_n_2\,
      DI(0) => \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\,
      O(7 downto 0) => p_Val2_8_fu_1349_p3(15 downto 8),
      S(7) => \Yaxis_overlap_en_reg_2627[0]_i_13_n_2\,
      S(6) => \Yaxis_overlap_en_reg_2627[0]_i_14_n_2\,
      S(5) => \Yaxis_overlap_en_reg_2627[0]_i_15_n_2\,
      S(4) => \Yaxis_overlap_en_reg_2627[0]_i_16_n_2\,
      S(3) => \Yaxis_overlap_en_reg_2627[0]_i_17_n_2\,
      S(2) => \Yaxis_overlap_en_reg_2627[0]_i_18_n_2\,
      S(1) => \Yaxis_overlap_en_reg_2627[0]_i_19_n_2\,
      S(0) => \Yaxis_overlap_en_reg_2627[0]_i_20_n_2\
    );
\Yaxis_overlap_en_reg_2627_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2\,
      CO(6) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_3\,
      CO(5) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_4\,
      CO(4) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_5\,
      CO(3) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_6\,
      CO(2) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_7\,
      CO(1) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_8\,
      CO(0) => \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_9\,
      DI(7) => \Yaxis_overlap_en_reg_2627[0]_i_23_n_2\,
      DI(6) => \Yaxis_overlap_en_reg_2627[0]_i_24_n_2\,
      DI(5) => \Yaxis_overlap_en_reg_2627[0]_i_25_n_2\,
      DI(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28,
      DI(3) => \Yaxis_overlap_en_reg_2627[0]_i_26_n_2\,
      DI(2) => '0',
      DI(1) => icmp_ln204_fu_1109_p2,
      DI(0) => '0',
      O(7 downto 0) => p_Val2_8_fu_1349_p3(7 downto 0),
      S(7) => \Yaxis_overlap_en_reg_2627[0]_i_27_n_2\,
      S(6) => \Yaxis_overlap_en_reg_2627[0]_i_28_n_2\,
      S(5) => \Yaxis_overlap_en_reg_2627[0]_i_29_n_2\,
      S(4) => \Yaxis_overlap_en_reg_2627[0]_i_30_n_2\,
      S(3) => \Yaxis_overlap_en_reg_2627[0]_i_31_n_2\,
      S(2) => \Yaxis_overlap_en_reg_2627[0]_i_32_n_2\,
      S(1) => \Yaxis_overlap_en_reg_2627[0]_i_33_n_2\,
      S(0) => \Yaxis_overlap_en_reg_2627[0]_i_34_n_2\
    );
\accum_reg_V_0_0_1_reg_498[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => p_Result_6_reg_2632,
      I2 => \^ap_block_pp1_stage0_subdone\,
      I3 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I4 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => ap_enable_reg_pp1_iter7_reg_n_2,
      O => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      O => accum_reg_V_0_0_1_reg_4980
    );
\accum_reg_V_0_0_1_reg_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(0),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[0]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(10),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[10]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(11),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[11]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(12),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[12]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(13),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[13]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(14),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[14]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(15),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[15]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(1),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[1]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(2),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[2]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(3),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[3]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(4),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[4]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(5),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[5]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(6),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[6]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(7),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[7]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(8),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[8]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_0_1_reg_498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_1_fu_1642_p3(9),
      Q => \accum_reg_V_0_0_1_reg_498_reg_n_2_[9]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_0_1_1_reg_487[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      I3 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7_reg_n_2,
      I5 => p_Result_6_reg_2632,
      O => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(0),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[0]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(10),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[10]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(11),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[11]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(12),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[12]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(13),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[13]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(14),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[14]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(15),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[15]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(1),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[1]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(2),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[2]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(3),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[3]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(4),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[4]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(5),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[5]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(6),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[6]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(7),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[7]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(8),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[8]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_0_1_1_reg_487_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_3_fu_1732_p3(9),
      Q => \accum_reg_V_0_1_1_reg_487_reg_n_2_[9]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_0_1_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(0),
      Q => accum_reg_V_1_0_1_reg_476(0),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(10),
      Q => accum_reg_V_1_0_1_reg_476(10),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(11),
      Q => accum_reg_V_1_0_1_reg_476(11),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(12),
      Q => accum_reg_V_1_0_1_reg_476(12),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(13),
      Q => accum_reg_V_1_0_1_reg_476(13),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(14),
      Q => accum_reg_V_1_0_1_reg_476(14),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(15),
      Q => accum_reg_V_1_0_1_reg_476(15),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(1),
      Q => accum_reg_V_1_0_1_reg_476(1),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(2),
      Q => accum_reg_V_1_0_1_reg_476(2),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(3),
      Q => accum_reg_V_1_0_1_reg_476(3),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(4),
      Q => accum_reg_V_1_0_1_reg_476(4),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(5),
      Q => accum_reg_V_1_0_1_reg_476(5),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(6),
      Q => accum_reg_V_1_0_1_reg_476(6),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(7),
      Q => accum_reg_V_1_0_1_reg_476(7),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(8),
      Q => accum_reg_V_1_0_1_reg_476(8),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_0_1_reg_476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_5_fu_1808_p3(9),
      Q => accum_reg_V_1_0_1_reg_476(9),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_1_1_1_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(0),
      Q => accum_reg_V_1_1_1_reg_465(0),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(10),
      Q => accum_reg_V_1_1_1_reg_465(10),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(11),
      Q => accum_reg_V_1_1_1_reg_465(11),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(12),
      Q => accum_reg_V_1_1_1_reg_465(12),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(13),
      Q => accum_reg_V_1_1_1_reg_465(13),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(14),
      Q => accum_reg_V_1_1_1_reg_465(14),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(15),
      Q => accum_reg_V_1_1_1_reg_465(15),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(1),
      Q => accum_reg_V_1_1_1_reg_465(1),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(2),
      Q => accum_reg_V_1_1_1_reg_465(2),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(3),
      Q => accum_reg_V_1_1_1_reg_465(3),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(4),
      Q => accum_reg_V_1_1_1_reg_465(4),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(5),
      Q => accum_reg_V_1_1_1_reg_465(5),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(6),
      Q => accum_reg_V_1_1_1_reg_465(6),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(7),
      Q => accum_reg_V_1_1_1_reg_465(7),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(8),
      Q => accum_reg_V_1_1_1_reg_465(8),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_1_1_1_reg_465_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_7_fu_1880_p3(9),
      Q => accum_reg_V_1_1_1_reg_465(9),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_0_1_reg_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(0),
      Q => accum_reg_V_2_0_1_reg_454(0),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(10),
      Q => accum_reg_V_2_0_1_reg_454(10),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(11),
      Q => accum_reg_V_2_0_1_reg_454(11),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(12),
      Q => accum_reg_V_2_0_1_reg_454(12),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(13),
      Q => accum_reg_V_2_0_1_reg_454(13),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(14),
      Q => accum_reg_V_2_0_1_reg_454(14),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(15),
      Q => accum_reg_V_2_0_1_reg_454(15),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(1),
      Q => accum_reg_V_2_0_1_reg_454(1),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(2),
      Q => accum_reg_V_2_0_1_reg_454(2),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(3),
      Q => accum_reg_V_2_0_1_reg_454(3),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(4),
      Q => accum_reg_V_2_0_1_reg_454(4),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(5),
      Q => accum_reg_V_2_0_1_reg_454(5),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(6),
      Q => accum_reg_V_2_0_1_reg_454(6),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(7),
      Q => accum_reg_V_2_0_1_reg_454(7),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(8),
      Q => accum_reg_V_2_0_1_reg_454(8),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_0_1_reg_454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_9_fu_1952_p3(9),
      Q => accum_reg_V_2_0_1_reg_454(9),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_V_2_1_1_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(0),
      Q => accum_reg_V_2_1_1_reg_443(0),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(10),
      Q => accum_reg_V_2_1_1_reg_443(10),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(11),
      Q => accum_reg_V_2_1_1_reg_443(11),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(12),
      Q => accum_reg_V_2_1_1_reg_443(12),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(13),
      Q => accum_reg_V_2_1_1_reg_443(13),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(14),
      Q => accum_reg_V_2_1_1_reg_443(14),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(15),
      Q => accum_reg_V_2_1_1_reg_443(15),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(1),
      Q => accum_reg_V_2_1_1_reg_443(1),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(2),
      Q => accum_reg_V_2_1_1_reg_443(2),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(3),
      Q => accum_reg_V_2_1_1_reg_443(3),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(4),
      Q => accum_reg_V_2_1_1_reg_443(4),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(5),
      Q => accum_reg_V_2_1_1_reg_443(5),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(6),
      Q => accum_reg_V_2_1_1_reg_443(6),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(7),
      Q => accum_reg_V_2_1_1_reg_443(7),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(8),
      Q => accum_reg_V_2_1_1_reg_443(8),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_V_2_1_1_reg_443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_11_fu_2024_p3(9),
      Q => accum_reg_V_2_1_1_reg_443(9),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(0),
      Q => accum_reg_overlap_V_0_0_1_reg_432(0),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(10),
      Q => accum_reg_overlap_V_0_0_1_reg_432(10),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(11),
      Q => accum_reg_overlap_V_0_0_1_reg_432(11),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(12),
      Q => accum_reg_overlap_V_0_0_1_reg_432(12),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(13),
      Q => accum_reg_overlap_V_0_0_1_reg_432(13),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(14),
      Q => accum_reg_overlap_V_0_0_1_reg_432(14),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(15),
      Q => accum_reg_overlap_V_0_0_1_reg_432(15),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(1),
      Q => accum_reg_overlap_V_0_0_1_reg_432(1),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(2),
      Q => accum_reg_overlap_V_0_0_1_reg_432(2),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(3),
      Q => accum_reg_overlap_V_0_0_1_reg_432(3),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(4),
      Q => accum_reg_overlap_V_0_0_1_reg_432(4),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(5),
      Q => accum_reg_overlap_V_0_0_1_reg_432(5),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(6),
      Q => accum_reg_overlap_V_0_0_1_reg_432(6),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(7),
      Q => accum_reg_overlap_V_0_0_1_reg_432(7),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(8),
      Q => accum_reg_overlap_V_0_0_1_reg_432(8),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_0_1_reg_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_fu_1634_p3(9),
      Q => accum_reg_overlap_V_0_0_1_reg_432(9),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(0),
      Q => accum_reg_overlap_V_0_1_1_reg_421(0),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(10),
      Q => accum_reg_overlap_V_0_1_1_reg_421(10),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(11),
      Q => accum_reg_overlap_V_0_1_1_reg_421(11),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(12),
      Q => accum_reg_overlap_V_0_1_1_reg_421(12),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(13),
      Q => accum_reg_overlap_V_0_1_1_reg_421(13),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(14),
      Q => accum_reg_overlap_V_0_1_1_reg_421(14),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(15),
      Q => accum_reg_overlap_V_0_1_1_reg_421(15),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(1),
      Q => accum_reg_overlap_V_0_1_1_reg_421(1),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(2),
      Q => accum_reg_overlap_V_0_1_1_reg_421(2),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(3),
      Q => accum_reg_overlap_V_0_1_1_reg_421(3),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(4),
      Q => accum_reg_overlap_V_0_1_1_reg_421(4),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(5),
      Q => accum_reg_overlap_V_0_1_1_reg_421(5),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(6),
      Q => accum_reg_overlap_V_0_1_1_reg_421(6),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(7),
      Q => accum_reg_overlap_V_0_1_1_reg_421(7),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(8),
      Q => accum_reg_overlap_V_0_1_1_reg_421(8),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_0_1_1_reg_421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_2_fu_1724_p3(9),
      Q => accum_reg_overlap_V_0_1_1_reg_421(9),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(0),
      Q => accum_reg_overlap_V_1_0_1_reg_410(0),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(10),
      Q => accum_reg_overlap_V_1_0_1_reg_410(10),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(11),
      Q => accum_reg_overlap_V_1_0_1_reg_410(11),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(12),
      Q => accum_reg_overlap_V_1_0_1_reg_410(12),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(13),
      Q => accum_reg_overlap_V_1_0_1_reg_410(13),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(14),
      Q => accum_reg_overlap_V_1_0_1_reg_410(14),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(15),
      Q => accum_reg_overlap_V_1_0_1_reg_410(15),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(1),
      Q => accum_reg_overlap_V_1_0_1_reg_410(1),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(2),
      Q => accum_reg_overlap_V_1_0_1_reg_410(2),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(3),
      Q => accum_reg_overlap_V_1_0_1_reg_410(3),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(4),
      Q => accum_reg_overlap_V_1_0_1_reg_410(4),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(5),
      Q => accum_reg_overlap_V_1_0_1_reg_410(5),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(6),
      Q => accum_reg_overlap_V_1_0_1_reg_410(6),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(7),
      Q => accum_reg_overlap_V_1_0_1_reg_410(7),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(8),
      Q => accum_reg_overlap_V_1_0_1_reg_410(8),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_0_1_reg_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_4_fu_1800_p3(9),
      Q => accum_reg_overlap_V_1_0_1_reg_410(9),
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(0),
      Q => accum_reg_overlap_V_1_1_1_reg_399(0),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(10),
      Q => accum_reg_overlap_V_1_1_1_reg_399(10),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(11),
      Q => accum_reg_overlap_V_1_1_1_reg_399(11),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(12),
      Q => accum_reg_overlap_V_1_1_1_reg_399(12),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(13),
      Q => accum_reg_overlap_V_1_1_1_reg_399(13),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(14),
      Q => accum_reg_overlap_V_1_1_1_reg_399(14),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(15),
      Q => accum_reg_overlap_V_1_1_1_reg_399(15),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(1),
      Q => accum_reg_overlap_V_1_1_1_reg_399(1),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(2),
      Q => accum_reg_overlap_V_1_1_1_reg_399(2),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(3),
      Q => accum_reg_overlap_V_1_1_1_reg_399(3),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(4),
      Q => accum_reg_overlap_V_1_1_1_reg_399(4),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(5),
      Q => accum_reg_overlap_V_1_1_1_reg_399(5),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(6),
      Q => accum_reg_overlap_V_1_1_1_reg_399(6),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(7),
      Q => accum_reg_overlap_V_1_1_1_reg_399(7),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(8),
      Q => accum_reg_overlap_V_1_1_1_reg_399(8),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_1_1_1_reg_399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_6_fu_1872_p3(9),
      Q => accum_reg_overlap_V_1_1_1_reg_399(9),
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(0),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(10),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(11),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(12),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(13),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(14),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(15),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(1),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(2),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(3),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(4),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(5),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(6),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(7),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(8),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_0_1_reg_388_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_8_fu_1944_p3(9),
      Q => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9]\,
      R => accum_reg_overlap_V_2_0_1_reg_388
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(0),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(10),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(11),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(12),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(13),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(14),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(15),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(1),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(2),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(3),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(4),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(5),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(6),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(7),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(8),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\accum_reg_overlap_V_2_1_1_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accum_reg_V_0_0_1_reg_4980,
      D => select_ln878_10_fu_2016_p3(9),
      Q => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9]\,
      R => accum_reg_overlap_V_2_1_1_reg_377
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF200F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      I3 => dout_valid_reg_0(1),
      I4 => resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
      I5 => dout_valid_reg_0(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ouput_buffer_2_0_V_U_n_13,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFF00000DFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      I3 => dout_valid_reg_0(1),
      I4 => dout_valid_reg_0(0),
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ouput_buffer_2_0_V_U_n_15,
      I2 => t_V_reg_277_reg(3),
      I3 => t_V_reg_277_reg(4),
      I4 => t_V_reg_277_reg(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \^ap_block_pp1_stage0_subdone\,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[4]_i_1__1_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done,
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__1_n_2\,
      Q => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln686_fu_533_p2,
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I2 => ap_CS_fsm_state3,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => ap_enable_reg_pp1_iter5,
      Q => ap_enable_reg_pp1_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter7_reg_n_2,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state3,
      I4 => \^ap_block_pp1_stage0_subdone\,
      O => ap_enable_reg_pp1_iter7_i_1_n_2
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter7_i_1_n_2,
      Q => ap_enable_reg_pp1_iter7_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp1_iter8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter8_reg_n_2,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_state3,
      I5 => \^ap_block_pp1_stage0_subdone\,
      O => ap_enable_reg_pp1_iter8_i_1_n_2
    );
ap_enable_reg_pp1_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter8_i_1_n_2,
      Q => ap_enable_reg_pp1_iter8_reg_n_2,
      R => '0'
    );
\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp1_stage0_subdone\,
      CLK => ap_clk,
      D => cmp117_reg_2422,
      Q => \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2\
    );
\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2\,
      Q => \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      R => '0'
    );
\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      Q => cmp117_reg_2422_pp1_iter6_reg,
      R => '0'
    );
\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      Q => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      R => '0'
    );
\cmp117_reg_2422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => cmp117_fu_571_p2,
      Q => cmp117_reg_2422,
      R => '0'
    );
\col_index_1_reg_299[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_index_1_reg_299(0),
      O => col_index_fu_559_p2(0)
    );
\col_index_1_reg_299[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I1 => icmp_ln686_fu_533_p2,
      I2 => ap_enable_reg_pp1_iter0,
      O => col_index_1_reg_2990
    );
\col_index_1_reg_299[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => col_index_1_reg_299(10),
      I1 => icmp_ln692_fu_545_p2,
      I2 => col_index_1_reg_299(8),
      I3 => \col_index_1_reg_299[10]_i_3_n_2\,
      I4 => col_index_1_reg_299(9),
      O => col_index_fu_559_p2(10)
    );
\col_index_1_reg_299[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => col_index_1_reg_299(7),
      I1 => \col_index_1_reg_299[9]_i_2_n_2\,
      I2 => col_index_1_reg_299(6),
      O => \col_index_1_reg_299[10]_i_3_n_2\
    );
\col_index_1_reg_299[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_index_1_reg_299(1),
      I1 => col_index_1_reg_299(0),
      O => col_index_fu_559_p2(1)
    );
\col_index_1_reg_299[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => col_index_1_reg_299(2),
      I1 => col_index_1_reg_299(1),
      I2 => col_index_1_reg_299(0),
      O => col_index_fu_559_p2(2)
    );
\col_index_1_reg_299[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => col_index_1_reg_299(3),
      I1 => col_index_1_reg_299(2),
      I2 => col_index_1_reg_299(1),
      I3 => col_index_1_reg_299(0),
      O => \col_index_1_reg_299[3]_i_1_n_2\
    );
\col_index_1_reg_299[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => col_index_1_reg_299(4),
      I1 => col_index_1_reg_299(2),
      I2 => col_index_1_reg_299(1),
      I3 => col_index_1_reg_299(0),
      I4 => col_index_1_reg_299(3),
      O => col_index_fu_559_p2(4)
    );
\col_index_1_reg_299[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => col_index_1_reg_299(3),
      I1 => col_index_1_reg_299(0),
      I2 => col_index_1_reg_299(1),
      I3 => col_index_1_reg_299(2),
      I4 => col_index_1_reg_299(4),
      I5 => col_index_1_reg_299(5),
      O => col_index_fu_559_p2(5)
    );
\col_index_1_reg_299[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_index_1_reg_299(6),
      I1 => \col_index_1_reg_299[9]_i_2_n_2\,
      O => col_index_fu_559_p2(6)
    );
\col_index_1_reg_299[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => icmp_ln692_fu_545_p2,
      I1 => col_index_1_reg_299(7),
      I2 => \col_index_1_reg_299[9]_i_2_n_2\,
      I3 => col_index_1_reg_299(6),
      O => col_index_fu_559_p2(7)
    );
\col_index_1_reg_299[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2222222"
    )
        port map (
      I0 => col_index_1_reg_299(8),
      I1 => icmp_ln692_fu_545_p2,
      I2 => col_index_1_reg_299(6),
      I3 => \col_index_1_reg_299[9]_i_2_n_2\,
      I4 => col_index_1_reg_299(7),
      O => col_index_fu_559_p2(8)
    );
\col_index_1_reg_299[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => col_index_1_reg_299(9),
      I1 => col_index_1_reg_299(7),
      I2 => \col_index_1_reg_299[9]_i_2_n_2\,
      I3 => col_index_1_reg_299(6),
      I4 => col_index_1_reg_299(8),
      I5 => icmp_ln692_fu_545_p2,
      O => col_index_fu_559_p2(9)
    );
\col_index_1_reg_299[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => col_index_1_reg_299(5),
      I1 => col_index_1_reg_299(4),
      I2 => col_index_1_reg_299(2),
      I3 => col_index_1_reg_299(1),
      I4 => col_index_1_reg_299(0),
      I5 => col_index_1_reg_299(3),
      O => \col_index_1_reg_299[9]_i_2_n_2\
    );
\col_index_1_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(0),
      Q => col_index_1_reg_299(0),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(10),
      Q => col_index_1_reg_299(10),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(1),
      Q => col_index_1_reg_299(1),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(2),
      Q => col_index_1_reg_299(2),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \col_index_1_reg_299[3]_i_1_n_2\,
      Q => col_index_1_reg_299(3),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(4),
      Q => col_index_1_reg_299(4),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(5),
      Q => col_index_1_reg_299(5),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(6),
      Q => col_index_1_reg_299(6),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(7),
      Q => col_index_1_reg_299(7),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(8),
      Q => col_index_1_reg_299(8),
      R => ap_CS_fsm_state3
    );
\col_index_1_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => col_index_fu_559_p2(9),
      Q => col_index_1_reg_299(9),
      R => ap_CS_fsm_state3
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECEEEEEEEEEEEEE"
    )
        port map (
      I0 => img_src2_data_empty_n,
      I1 => empty_n,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      I4 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I5 => dout_valid_reg_0(1),
      O => dout_valid_reg
    );
\empty_32_reg_2438[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAA69"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32,
      I1 => \empty_32_reg_2438[0]_i_11_n_2\,
      I2 => \empty_32_reg_2438[0]_i_12_n_2\,
      I3 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17,
      I4 => \empty_32_reg_2438[0]_i_13_n_2\,
      I5 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19,
      O => \empty_32_reg_2438[0]_i_10_n_2\
    );
\empty_32_reg_2438[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(15),
      I1 => cmp117_fu_571_p2,
      O => \empty_32_reg_2438[0]_i_11_n_2\
    );
\empty_32_reg_2438[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22EE00EC"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(13),
      I1 => cmp117_fu_571_p2,
      I2 => phi_ln695_fu_176_reg(11),
      I3 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31,
      I4 => phi_ln695_fu_176_reg(12),
      O => \empty_32_reg_2438[0]_i_12_n_2\
    );
\empty_32_reg_2438[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(14),
      I1 => cmp117_fu_571_p2,
      O => \empty_32_reg_2438[0]_i_13_n_2\
    );
\empty_32_reg_2438[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(23),
      O => \empty_32_reg_2438[0]_i_3_n_2\
    );
\empty_32_reg_2438[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(22),
      O => \empty_32_reg_2438[0]_i_4_n_2\
    );
\empty_32_reg_2438[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(21),
      O => \empty_32_reg_2438[0]_i_5_n_2\
    );
\empty_32_reg_2438[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(20),
      O => \empty_32_reg_2438[0]_i_6_n_2\
    );
\empty_32_reg_2438[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(19),
      O => \empty_32_reg_2438[0]_i_7_n_2\
    );
\empty_32_reg_2438[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(18),
      O => \empty_32_reg_2438[0]_i_8_n_2\
    );
\empty_32_reg_2438[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(17),
      O => \empty_32_reg_2438[0]_i_9_n_2\
    );
\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp1_stage0_subdone\,
      CLK => ap_clk,
      D => empty_32_reg_2438,
      Q => \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2\
    );
\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2\,
      Q => \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      R => '0'
    );
\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      Q => empty_32_reg_2438_pp1_iter6_reg,
      R => '0'
    );
\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2\,
      Q => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      R => '0'
    );
\empty_32_reg_2438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => \^o\(0),
      Q => empty_32_reg_2438,
      R => '0'
    );
\empty_32_reg_2438_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_32_reg_2438_reg[0]_i_1_n_2\,
      CO(6) => \empty_32_reg_2438_reg[0]_i_1_n_3\,
      CO(5) => \empty_32_reg_2438_reg[0]_i_1_n_4\,
      CO(4) => \empty_32_reg_2438_reg[0]_i_1_n_5\,
      CO(3) => \empty_32_reg_2438_reg[0]_i_1_n_6\,
      CO(2) => \empty_32_reg_2438_reg[0]_i_1_n_7\,
      CO(1) => \empty_32_reg_2438_reg[0]_i_1_n_8\,
      CO(0) => \empty_32_reg_2438_reg[0]_i_1_n_9\,
      DI(7 downto 1) => B"1111111",
      DI(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32,
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => \empty_32_reg_2438[0]_i_3_n_2\,
      S(6) => \empty_32_reg_2438[0]_i_4_n_2\,
      S(5) => \empty_32_reg_2438[0]_i_5_n_2\,
      S(4) => \empty_32_reg_2438[0]_i_6_n_2\,
      S(3) => \empty_32_reg_2438[0]_i_7_n_2\,
      S(2) => \empty_32_reg_2438[0]_i_8_n_2\,
      S(1) => \empty_32_reg_2438[0]_i_9_n_2\,
      S(0) => \empty_32_reg_2438[0]_i_10_n_2\
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => dout_valid_reg_0(0),
      I1 => resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      I3 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
\icmp_ln204_reg_2516[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => select_ln675_reg_2411_pp1_iter3_reg(1),
      I1 => select_ln675_reg_2411_pp1_iter3_reg(8),
      I2 => select_ln675_reg_2411_pp1_iter3_reg(7),
      I3 => \icmp_ln204_reg_2516[0]_i_2_n_2\,
      I4 => \icmp_ln204_reg_2516[0]_i_3_n_2\,
      O => icmp_ln204_fu_1109_p2
    );
\icmp_ln204_reg_2516[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => select_ln675_reg_2411_pp1_iter3_reg(5),
      I1 => select_ln675_reg_2411_pp1_iter3_reg(2),
      I2 => select_ln675_reg_2411_pp1_iter3_reg(4),
      I3 => select_ln675_reg_2411_pp1_iter3_reg(0),
      O => \icmp_ln204_reg_2516[0]_i_2_n_2\
    );
\icmp_ln204_reg_2516[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => select_ln675_reg_2411_pp1_iter3_reg(10),
      I1 => select_ln675_reg_2411_pp1_iter3_reg(3),
      I2 => select_ln675_reg_2411_pp1_iter3_reg(9),
      I3 => select_ln675_reg_2411_pp1_iter3_reg(6),
      O => \icmp_ln204_reg_2516[0]_i_3_n_2\
    );
\icmp_ln204_reg_2516_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln204_reg_2516,
      Q => icmp_ln204_reg_2516_pp1_iter5_reg,
      R => '0'
    );
\icmp_ln204_reg_2516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DDR_wr_en_tmp_reg_25280,
      D => icmp_ln204_fu_1109_p2,
      Q => icmp_ln204_reg_2516,
      R => '0'
    );
\icmp_ln686_reg_2396[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln686_reg_2396[0]_i_3_n_2\,
      I1 => indvar_flatten_reg_288_reg(8),
      I2 => indvar_flatten_reg_288_reg(12),
      I3 => indvar_flatten_reg_288_reg(5),
      I4 => \icmp_ln686_reg_2396[0]_i_4_n_2\,
      I5 => \icmp_ln686_reg_2396[0]_i_5_n_2\,
      O => icmp_ln686_fu_533_p2
    );
\icmp_ln686_reg_2396[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => indvar_flatten_reg_288_reg(9),
      I1 => indvar_flatten_reg_288_reg(16),
      I2 => indvar_flatten_reg_288_reg(7),
      I3 => indvar_flatten_reg_288_reg(17),
      I4 => indvar_flatten_reg_288_reg(0),
      I5 => indvar_flatten_reg_288_reg(13),
      O => \icmp_ln686_reg_2396[0]_i_3_n_2\
    );
\icmp_ln686_reg_2396[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_288_reg(19),
      I1 => indvar_flatten_reg_288_reg(10),
      I2 => indvar_flatten_reg_288_reg(15),
      I3 => indvar_flatten_reg_288_reg(4),
      O => \icmp_ln686_reg_2396[0]_i_4_n_2\
    );
\icmp_ln686_reg_2396[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_288_reg(14),
      I1 => indvar_flatten_reg_288_reg(18),
      I2 => indvar_flatten_reg_288_reg(3),
      I3 => indvar_flatten_reg_288_reg(20),
      I4 => \icmp_ln686_reg_2396[0]_i_6_n_2\,
      O => \icmp_ln686_reg_2396[0]_i_5_n_2\
    );
\icmp_ln686_reg_2396[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_288_reg(6),
      I1 => indvar_flatten_reg_288_reg(2),
      I2 => indvar_flatten_reg_288_reg(11),
      I3 => indvar_flatten_reg_288_reg(1),
      O => \icmp_ln686_reg_2396[0]_i_6_n_2\
    );
\icmp_ln686_reg_2396_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      Q => icmp_ln686_reg_2396_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln686_reg_2396_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln686_reg_2396_pp1_iter1_reg,
      Q => icmp_ln686_reg_2396_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln686_reg_2396_pp1_iter2_reg,
      Q => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln686_reg_2396_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      Q => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln686_reg_2396_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      Q => icmp_ln686_reg_2396_pp1_iter5_reg,
      R => '0'
    );
\icmp_ln686_reg_2396_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln686_reg_2396_pp1_iter5_reg,
      Q => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln686_reg_2396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => icmp_ln686_fu_533_p2,
      Q => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln692_reg_2405[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => col_index_1_reg_299(6),
      I1 => col_index_1_reg_299(9),
      I2 => col_index_1_reg_299(3),
      I3 => \icmp_ln692_reg_2405[0]_i_2_n_2\,
      I4 => \icmp_ln692_reg_2405[0]_i_3_n_2\,
      O => icmp_ln692_fu_545_p2
    );
\icmp_ln692_reg_2405[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => col_index_1_reg_299(7),
      I1 => col_index_1_reg_299(8),
      I2 => col_index_1_reg_299(0),
      I3 => col_index_1_reg_299(1),
      O => \icmp_ln692_reg_2405[0]_i_2_n_2\
    );
\icmp_ln692_reg_2405[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => col_index_1_reg_299(4),
      I1 => col_index_1_reg_299(5),
      I2 => col_index_1_reg_299(10),
      I3 => col_index_1_reg_299(2),
      O => \icmp_ln692_reg_2405[0]_i_3_n_2\
    );
\icmp_ln692_reg_2405_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => icmp_ln692_reg_2405,
      Q => icmp_ln692_reg_2405_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln692_reg_2405_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln692_reg_2405_pp1_iter1_reg,
      Q => icmp_ln692_reg_2405_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln692_reg_2405_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => icmp_ln692_reg_2405_pp1_iter2_reg,
      Q => icmp_ln692_reg_2405_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln692_reg_2405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => icmp_ln692_fu_545_p2,
      Q => icmp_ln692_reg_2405,
      R => '0'
    );
\icmp_ln809_reg_2613[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(6),
      I1 => out_col_index_fu_180_reg(7),
      O => \icmp_ln809_reg_2613[0]_i_10_n_2\
    );
\icmp_ln809_reg_2613[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(21),
      I1 => out_col_index_fu_180_reg(20),
      O => \icmp_ln809_reg_2613[0]_i_11_n_2\
    );
\icmp_ln809_reg_2613[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(19),
      I1 => out_col_index_fu_180_reg(18),
      O => \icmp_ln809_reg_2613[0]_i_12_n_2\
    );
\icmp_ln809_reg_2613[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(17),
      I1 => out_col_index_fu_180_reg(16),
      O => \icmp_ln809_reg_2613[0]_i_13_n_2\
    );
\icmp_ln809_reg_2613[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(15),
      I1 => out_col_index_fu_180_reg(14),
      O => \icmp_ln809_reg_2613[0]_i_14_n_2\
    );
\icmp_ln809_reg_2613[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(13),
      I1 => out_col_index_fu_180_reg(12),
      O => \icmp_ln809_reg_2613[0]_i_15_n_2\
    );
\icmp_ln809_reg_2613[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(11),
      I1 => out_col_index_fu_180_reg(10),
      O => \icmp_ln809_reg_2613[0]_i_16_n_2\
    );
\icmp_ln809_reg_2613[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_index_fu_180_reg(8),
      I1 => out_col_index_fu_180_reg(9),
      O => \icmp_ln809_reg_2613[0]_i_17_n_2\
    );
\icmp_ln809_reg_2613[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_index_fu_180_reg(6),
      I1 => out_col_index_fu_180_reg(7),
      O => \icmp_ln809_reg_2613[0]_i_18_n_2\
    );
\icmp_ln809_reg_2613[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(31),
      I1 => out_col_index_fu_180_reg(30),
      O => \icmp_ln809_reg_2613[0]_i_4_n_2\
    );
\icmp_ln809_reg_2613[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(29),
      I1 => out_col_index_fu_180_reg(28),
      O => \icmp_ln809_reg_2613[0]_i_5_n_2\
    );
\icmp_ln809_reg_2613[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(27),
      I1 => out_col_index_fu_180_reg(26),
      O => \icmp_ln809_reg_2613[0]_i_6_n_2\
    );
\icmp_ln809_reg_2613[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(25),
      I1 => out_col_index_fu_180_reg(24),
      O => \icmp_ln809_reg_2613[0]_i_7_n_2\
    );
\icmp_ln809_reg_2613[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(23),
      I1 => out_col_index_fu_180_reg(22),
      O => \icmp_ln809_reg_2613[0]_i_8_n_2\
    );
\icmp_ln809_reg_2613[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_col_index_fu_180_reg(8),
      I1 => out_col_index_fu_180_reg(9),
      O => \icmp_ln809_reg_2613[0]_i_9_n_2\
    );
\icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp1_stage0_subdone\,
      CLK => ap_clk,
      D => \^icmp_ln809_reg_2613\,
      Q => \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2\
    );
\icmp_ln809_reg_2613_pp1_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2\,
      Q => icmp_ln809_reg_2613_pp1_iter7_reg,
      R => '0'
    );
\icmp_ln809_reg_2613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln809_reg_2613_reg[0]_0\,
      Q => \^icmp_ln809_reg_2613\,
      R => '0'
    );
\icmp_ln809_reg_2613_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln809_reg_2613_reg[0]_i_3_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_icmp_ln809_reg_2613_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \out_col_index_fu_180_reg[31]_0\(0),
      CO(3) => \icmp_ln809_reg_2613_reg[0]_i_2_n_6\,
      CO(2) => \icmp_ln809_reg_2613_reg[0]_i_2_n_7\,
      CO(1) => \icmp_ln809_reg_2613_reg[0]_i_2_n_8\,
      CO(0) => \icmp_ln809_reg_2613_reg[0]_i_2_n_9\,
      DI(7 downto 5) => B"000",
      DI(4) => out_col_index_fu_180_reg(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_icmp_ln809_reg_2613_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \icmp_ln809_reg_2613[0]_i_4_n_2\,
      S(3) => \icmp_ln809_reg_2613[0]_i_5_n_2\,
      S(2) => \icmp_ln809_reg_2613[0]_i_6_n_2\,
      S(1) => \icmp_ln809_reg_2613[0]_i_7_n_2\,
      S(0) => \icmp_ln809_reg_2613[0]_i_8_n_2\
    );
\icmp_ln809_reg_2613_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \icmp_ln809_reg_2613_reg[0]_i_3_n_2\,
      CO(6) => \icmp_ln809_reg_2613_reg[0]_i_3_n_3\,
      CO(5) => \icmp_ln809_reg_2613_reg[0]_i_3_n_4\,
      CO(4) => \icmp_ln809_reg_2613_reg[0]_i_3_n_5\,
      CO(3) => \icmp_ln809_reg_2613_reg[0]_i_3_n_6\,
      CO(2) => \icmp_ln809_reg_2613_reg[0]_i_3_n_7\,
      CO(1) => \icmp_ln809_reg_2613_reg[0]_i_3_n_8\,
      CO(0) => \icmp_ln809_reg_2613_reg[0]_i_3_n_9\,
      DI(7 downto 2) => B"000000",
      DI(1) => \icmp_ln809_reg_2613[0]_i_9_n_2\,
      DI(0) => \icmp_ln809_reg_2613[0]_i_10_n_2\,
      O(7 downto 0) => \NLW_icmp_ln809_reg_2613_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln809_reg_2613[0]_i_11_n_2\,
      S(6) => \icmp_ln809_reg_2613[0]_i_12_n_2\,
      S(5) => \icmp_ln809_reg_2613[0]_i_13_n_2\,
      S(4) => \icmp_ln809_reg_2613[0]_i_14_n_2\,
      S(3) => \icmp_ln809_reg_2613[0]_i_15_n_2\,
      S(2) => \icmp_ln809_reg_2613[0]_i_16_n_2\,
      S(1) => \icmp_ln809_reg_2613[0]_i_17_n_2\,
      S(0) => \icmp_ln809_reg_2613[0]_i_18_n_2\
    );
\indvar_flatten_reg_288[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_288_reg(0),
      O => \indvar_flatten_reg_288[0]_i_2_n_2\
    );
\indvar_flatten_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_17\,
      Q => indvar_flatten_reg_288_reg(0),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_288_reg[0]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_288_reg[0]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_288_reg[0]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_288_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_288_reg[0]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_288_reg[0]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_288_reg[0]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_288_reg[0]_i_1_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_288_reg[0]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_288_reg[0]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_288_reg[0]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_288_reg[0]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_288_reg[0]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_288_reg[0]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_288_reg[0]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_288_reg[0]_i_1_n_17\,
      S(7 downto 1) => indvar_flatten_reg_288_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_288[0]_i_2_n_2\
    );
\indvar_flatten_reg_288_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_288_reg(10),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_288_reg(11),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_288_reg(12),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_288_reg(13),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_288_reg(14),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_288_reg(15),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_288_reg(16),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_288_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_288_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_288_reg[16]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_288_reg[16]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_288_reg[16]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_288_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_288_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_288_reg[16]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_288_reg[16]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_288_reg[16]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_288_reg[16]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_288_reg[16]_i_1_n_17\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_288_reg(20 downto 16)
    );
\indvar_flatten_reg_288_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_288_reg(17),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_288_reg(18),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_288_reg(19),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_16\,
      Q => indvar_flatten_reg_288_reg(1),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[16]_i_1_n_13\,
      Q => indvar_flatten_reg_288_reg(20),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_15\,
      Q => indvar_flatten_reg_288_reg(2),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_14\,
      Q => indvar_flatten_reg_288_reg(3),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_13\,
      Q => indvar_flatten_reg_288_reg(4),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_12\,
      Q => indvar_flatten_reg_288_reg(5),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_11\,
      Q => indvar_flatten_reg_288_reg(6),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[0]_i_1_n_10\,
      Q => indvar_flatten_reg_288_reg(7),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_288_reg(8),
      R => ap_CS_fsm_state3
    );
\indvar_flatten_reg_288_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_288_reg[0]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_288_reg[8]_i_1_n_2\,
      CO(6) => \indvar_flatten_reg_288_reg[8]_i_1_n_3\,
      CO(5) => \indvar_flatten_reg_288_reg[8]_i_1_n_4\,
      CO(4) => \indvar_flatten_reg_288_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_reg_288_reg[8]_i_1_n_6\,
      CO(2) => \indvar_flatten_reg_288_reg[8]_i_1_n_7\,
      CO(1) => \indvar_flatten_reg_288_reg[8]_i_1_n_8\,
      CO(0) => \indvar_flatten_reg_288_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_288_reg[8]_i_1_n_10\,
      O(6) => \indvar_flatten_reg_288_reg[8]_i_1_n_11\,
      O(5) => \indvar_flatten_reg_288_reg[8]_i_1_n_12\,
      O(4) => \indvar_flatten_reg_288_reg[8]_i_1_n_13\,
      O(3) => \indvar_flatten_reg_288_reg[8]_i_1_n_14\,
      O(2) => \indvar_flatten_reg_288_reg[8]_i_1_n_15\,
      O(1) => \indvar_flatten_reg_288_reg[8]_i_1_n_16\,
      O(0) => \indvar_flatten_reg_288_reg[8]_i_1_n_17\,
      S(7 downto 0) => indvar_flatten_reg_288_reg(15 downto 8)
    );
\indvar_flatten_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_index_1_reg_2990,
      D => \indvar_flatten_reg_288_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_288_reg(9),
      R => ap_CS_fsm_state3
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I2 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready,
      I3 => dout_valid_reg_0(1),
      O => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready
    );
mac_muladd_16ns_14ns_17ns_30_4_1_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1
     port map (
      A(15 downto 1) => Wy_V_1_fu_1184_p3(15 downto 1),
      A(0) => A(0),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22,
      D(7 downto 0) => select_ln878_2_fu_1724_p3(7 downto 0),
      DI(5 downto 0) => p_4_in(13 downto 8),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15,
      P(13 downto 0) => zext_ln211_17_fu_1514_p1(13 downto 0),
      Q(13 downto 0) => accum_reg_overlap_V_0_0_1_reg_432(13 downto 0),
      S(7) => mul_mul_16ns_16ns_32_4_1_U39_n_48,
      S(6) => mul_mul_16ns_16ns_32_4_1_U39_n_49,
      S(5) => mul_mul_16ns_16ns_32_4_1_U39_n_50,
      S(4) => mul_mul_16ns_16ns_32_4_1_U39_n_51,
      S(3) => mul_mul_16ns_16ns_32_4_1_U39_n_52,
      S(2) => mul_mul_16ns_16ns_32_4_1_U39_n_53,
      S(1) => mul_mul_16ns_16ns_32_4_1_U39_n_54,
      S(0) => mul_mul_16ns_16ns_32_4_1_U39_n_55,
      \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(13 downto 0) => PB_out_overlap_V_0_1_fu_1544_p4(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44
    );
mac_muladd_16ns_14ns_17ns_30_4_1_U37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5
     port map (
      A(15 downto 1) => Wy_V_1_fu_1184_p3(15 downto 1),
      A(0) => A(0),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22,
      D(7 downto 0) => select_ln878_6_fu_1872_p3(7 downto 0),
      DI(5 downto 0) => p_2_in(13 downto 8),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15,
      P(13 downto 0) => zext_ln211_18_fu_1527_p1(13 downto 0),
      Q(13 downto 0) => accum_reg_overlap_V_1_0_1_reg_410(13 downto 0),
      S(7) => mul_mul_16ns_16ns_32_4_1_U40_n_48,
      S(6) => mul_mul_16ns_16ns_32_4_1_U40_n_49,
      S(5) => mul_mul_16ns_16ns_32_4_1_U40_n_50,
      S(4) => mul_mul_16ns_16ns_32_4_1_U40_n_51,
      S(3) => mul_mul_16ns_16ns_32_4_1_U40_n_52,
      S(2) => mul_mul_16ns_16ns_32_4_1_U40_n_53,
      S(1) => mul_mul_16ns_16ns_32_4_1_U40_n_54,
      S(0) => mul_mul_16ns_16ns_32_4_1_U40_n_55,
      \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(13 downto 0) => PB_out_overlap_V_1_1_fu_1553_p4(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44
    );
mac_muladd_16ns_14ns_17ns_30_4_1_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_6
     port map (
      A(15 downto 1) => Wy_V_1_fu_1184_p3(15 downto 1),
      A(0) => A(0),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22,
      D(7 downto 0) => select_ln878_10_fu_2016_p3(7 downto 0),
      DI(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16,
      DI(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17,
      DI(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18,
      DI(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19,
      DI(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20,
      DI(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21,
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15,
      P(13 downto 0) => zext_ln211_19_fu_1540_p1(13 downto 0),
      Q(13) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13]\,
      Q(12) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12]\,
      Q(11) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11]\,
      Q(10) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10]\,
      Q(9) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9]\,
      Q(8) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8]\,
      Q(7) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7]\,
      Q(6) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6]\,
      Q(5) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5]\,
      Q(4) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4]\,
      Q(3) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3]\,
      Q(2) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2]\,
      Q(1) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1]\,
      Q(0) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0]\,
      S(7) => mul_mul_16ns_16ns_32_4_1_U41_n_62,
      S(6) => mul_mul_16ns_16ns_32_4_1_U41_n_63,
      S(5) => mul_mul_16ns_16ns_32_4_1_U41_n_64,
      S(4) => mul_mul_16ns_16ns_32_4_1_U41_n_65,
      S(3) => mul_mul_16ns_16ns_32_4_1_U41_n_66,
      S(2) => mul_mul_16ns_16ns_32_4_1_U41_n_67,
      S(1) => mul_mul_16ns_16ns_32_4_1_U41_n_68,
      S(0) => mul_mul_16ns_16ns_32_4_1_U41_n_69,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13 downto 0) => PB_out_overlap_V_2_1_fu_1562_p4(13 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44
    );
mac_muladd_17ns_14ns_17ns_31_4_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1
     port map (
      A(7 downto 6) => A(16 downto 15),
      A(5 downto 4) => A(13 downto 12),
      A(3) => A(5),
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => select_ln878_3_fu_1732_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15,
      DSP_A_B_DATA_INST => mul_mul_17ns_16ns_32_4_1_U35_n_26,
      DSP_A_B_DATA_INST_0 => mul_mul_17ns_16ns_32_4_1_U35_n_24,
      DSP_A_B_DATA_INST_1 => mul_mul_17ns_16ns_32_4_1_U35_n_29,
      DSP_A_B_DATA_INST_2 => mul_mul_17ns_16ns_32_4_1_U35_n_25,
      P(14 downto 0) => zext_ln211_4_fu_1448_p1(14 downto 0),
      Q(12) => p_Val2_9_reg_321(14),
      Q(11 downto 0) => p_Val2_9_reg_321(11 downto 0),
      S(7) => mul_mul_17ns_16ns_32_4_1_U33_n_41,
      S(6) => mul_mul_17ns_16ns_32_4_1_U33_n_42,
      S(5) => mul_mul_17ns_16ns_32_4_1_U33_n_43,
      S(4) => mul_mul_17ns_16ns_32_4_1_U33_n_44,
      S(3) => mul_mul_17ns_16ns_32_4_1_U33_n_45,
      S(2) => mul_mul_17ns_16ns_32_4_1_U33_n_46,
      S(1) => mul_mul_17ns_16ns_32_4_1_U33_n_47,
      S(0) => mul_mul_17ns_16ns_32_4_1_U33_n_48,
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \accum_reg_V_0_0_1_reg_498_reg[15]\ => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(14) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[14]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(13) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[13]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(12) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[12]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(11) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[11]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(10) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[10]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(9) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[9]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(8) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[8]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(7) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[7]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[6]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(5) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[5]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(4) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[4]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(3) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[3]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(2) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[2]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(1) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[1]\,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(0) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[0]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_0\(14 downto 0) => PB_out_V_0_1_fu_1478_p4(14 downto 0),
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7) => mul_mul_17ns_16ns_32_4_1_U33_n_17,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(6) => mul_mul_17ns_16ns_32_4_1_U33_n_18,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(5) => mul_mul_17ns_16ns_32_4_1_U33_n_19,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(4) => mul_mul_17ns_16ns_32_4_1_U33_n_20,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(3) => mul_mul_17ns_16ns_32_4_1_U33_n_21,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(2) => mul_mul_17ns_16ns_32_4_1_U33_n_22,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(1) => mul_mul_17ns_16ns_32_4_1_U33_n_23,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(0) => mul_mul_17ns_16ns_32_4_1_U33_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      ap_enable_reg_pp1_iter5_reg => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62,
      p_Val2_8_reg_2617_reg(12) => p_Val2_8_reg_2617_reg(14),
      p_Val2_8_reg_2617_reg(11 downto 0) => p_Val2_8_reg_2617_reg(11 downto 0),
      \p_Val2_8_reg_2617_reg[13]\(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      \p_Val2_8_reg_2617_reg[13]\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      \p_Val2_8_reg_2617_reg[13]\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      \p_Val2_8_reg_2617_reg[13]\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      \p_Val2_8_reg_2617_reg[13]\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      \p_Val2_8_reg_2617_reg[13]\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      \p_Val2_8_reg_2617_reg[13]\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      \p_Val2_8_reg_2617_reg[13]\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      \p_Val2_8_reg_2617_reg[13]\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      \p_Val2_8_reg_2617_reg[14]\ => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31,
      p_Val2_8_reg_2617_reg_3_sp_1 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29,
      p_Val2_8_reg_2617_reg_4_sp_1 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28,
      \p_Val2_9_reg_321_reg[0]\ => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30,
      \p_Val2_9_reg_321_reg[2]\ => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63,
      \p_Val2_9_reg_321_reg[8]\ => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26,
      \p_reg_reg_i_7__3\ => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\
    );
mac_muladd_17ns_14ns_17ns_31_4_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7
     port map (
      A(16 downto 15) => A(16 downto 15),
      A(14) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      A(13 downto 12) => A(13 downto 12),
      A(11) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      A(10) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      A(9) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      A(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      A(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      A(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      A(5) => A(5),
      A(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      A(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => select_ln878_7_fu_1880_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15,
      P(14 downto 0) => zext_ln211_15_fu_1461_p1(14 downto 0),
      Q(14 downto 0) => accum_reg_V_1_0_1_reg_476(14 downto 0),
      S(7) => mul_mul_17ns_16ns_32_4_1_U34_n_41,
      S(6) => mul_mul_17ns_16ns_32_4_1_U34_n_42,
      S(5) => mul_mul_17ns_16ns_32_4_1_U34_n_43,
      S(4) => mul_mul_17ns_16ns_32_4_1_U34_n_44,
      S(3) => mul_mul_17ns_16ns_32_4_1_U34_n_45,
      S(2) => mul_mul_17ns_16ns_32_4_1_U34_n_46,
      S(1) => mul_mul_17ns_16ns_32_4_1_U34_n_47,
      S(0) => mul_mul_17ns_16ns_32_4_1_U34_n_48,
      \accum_reg_V_1_0_1_reg_476_reg[15]\ => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_1_1_1_reg_465_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_0\(14 downto 0) => PB_out_V_1_1_fu_1487_p4(14 downto 0),
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(7) => mul_mul_17ns_16ns_32_4_1_U34_n_17,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(6) => mul_mul_17ns_16ns_32_4_1_U34_n_18,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(5) => mul_mul_17ns_16ns_32_4_1_U34_n_19,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(4) => mul_mul_17ns_16ns_32_4_1_U34_n_20,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(3) => mul_mul_17ns_16ns_32_4_1_U34_n_21,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(2) => mul_mul_17ns_16ns_32_4_1_U34_n_22,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(1) => mul_mul_17ns_16ns_32_4_1_U34_n_23,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(0) => mul_mul_17ns_16ns_32_4_1_U34_n_24,
      ap_clk => ap_clk,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47
    );
mac_muladd_17ns_14ns_17ns_31_4_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_8
     port map (
      A(16 downto 15) => A(16 downto 15),
      A(14) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      A(13 downto 12) => A(13 downto 12),
      A(11) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      A(10) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      A(9) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      A(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      A(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      A(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      A(5) => A(5),
      A(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      A(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => select_ln878_11_fu_2024_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15,
      P(14 downto 0) => zext_ln211_16_fu_1474_p1(14 downto 0),
      Q(14 downto 0) => accum_reg_V_2_0_1_reg_454(14 downto 0),
      S(7) => mul_mul_17ns_16ns_32_4_1_U35_n_57,
      S(6) => mul_mul_17ns_16ns_32_4_1_U35_n_58,
      S(5) => mul_mul_17ns_16ns_32_4_1_U35_n_59,
      S(4) => mul_mul_17ns_16ns_32_4_1_U35_n_60,
      S(3) => mul_mul_17ns_16ns_32_4_1_U35_n_61,
      S(2) => mul_mul_17ns_16ns_32_4_1_U35_n_62,
      S(1) => mul_mul_17ns_16ns_32_4_1_U35_n_63,
      S(0) => mul_mul_17ns_16ns_32_4_1_U35_n_64,
      \accum_reg_V_2_1_1_reg_443_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_2_1_1_reg_443_reg[15]_0\(14 downto 0) => PB_out_V_2_1_fu_1496_p4(14 downto 0),
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(7) => mul_mul_17ns_16ns_32_4_1_U35_n_33,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(6) => mul_mul_17ns_16ns_32_4_1_U35_n_34,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(5) => mul_mul_17ns_16ns_32_4_1_U35_n_35,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(4) => mul_mul_17ns_16ns_32_4_1_U35_n_36,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(3) => mul_mul_17ns_16ns_32_4_1_U35_n_37,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(2) => mul_mul_17ns_16ns_32_4_1_U35_n_38,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(1) => mul_mul_17ns_16ns_32_4_1_U35_n_39,
      \accum_reg_V_2_1_1_reg_443_reg[15]_1\(0) => mul_mul_17ns_16ns_32_4_1_U35_n_40,
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47
    );
mac_muladd_8ns_14ns_9ns_22_4_1_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1
     port map (
      B(12 downto 0) => grp_fu_2212_p1(13 downto 1),
      CO(0) => p_reg_reg_i_50_n_9,
      O(7 downto 0) => \^phi_ln695_fu_176_reg[24]_0\(7 downto 0),
      P(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,
      P(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,
      P(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,
      P(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,
      P(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,
      P(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,
      P(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,
      P(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,
      P(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,
      P(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,
      P(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,
      P(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,
      P(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,
      P(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15,
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[3]\ => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      ap_clk => ap_clk,
      \icmp_ln686_reg_2396_reg[0]\ => \^ap_block_pp1_stage0_subdone\,
      \icmp_ln686_reg_2396_reg[0]_0\(0) => ap_CS_fsm_pp1_stage0,
      p_reg_reg_i_32(2 downto 1) => select_ln675_reg_2411(8 downto 7),
      p_reg_reg_i_32(0) => select_ln675_reg_2411(1),
      \p_reg_reg_i_33__0\(0) => CO(0),
      \p_reg_reg_i_35__0\(0) => \^phi_ln695_fu_176_reg[13]_0\(0),
      p_reg_reg_i_36(7 downto 0) => \^o\(7 downto 0),
      \p_reg_reg_i_41__0\ => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      \p_reg_reg_i_41__0_0\ => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      p_reg_reg_i_45 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      p_reg_reg_i_51 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18,
      p_reg_reg_i_57 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20,
      p_reg_reg_i_60 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21,
      \p_reg_reg_i_8__1\(7 downto 0) => \^phi_ln695_fu_176_reg[31]_0\(7 downto 0),
      \p_reg_reg_i_8__1_0\(6 downto 0) => \^phi_ln695_fu_176_reg[31]_1\(6 downto 0),
      phi_ln695_fu_176_reg(14 downto 0) => phi_ln695_fu_176_reg(15 downto 1),
      \phi_ln695_fu_176_reg[15]\ => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23,
      phi_ln695_fu_176_reg_10_sp_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17,
      phi_ln695_fu_176_reg_12_sp_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19,
      phi_ln695_fu_176_reg_8_sp_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22,
      sel0(15 downto 0) => sel0(15 downto 0)
    );
mac_muladd_8ns_14ns_9ns_22_4_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9
     port map (
      B(12 downto 0) => grp_fu_2212_p1(13 downto 1),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_A_B_DATA_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17,
      DSP_A_B_DATA_INST_0 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18,
      DSP_A_B_DATA_INST_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19,
      DSP_A_B_DATA_INST_2 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20,
      DSP_A_B_DATA_INST_3 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21,
      P(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,
      P(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,
      P(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,
      P(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,
      P(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,
      P(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,
      P(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,
      P(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,
      P(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,
      P(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,
      P(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,
      P(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,
      P(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,
      P(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15,
      Q(7 downto 0) => Q(15 downto 8),
      ap_clk => ap_clk
    );
mac_muladd_8ns_14ns_9ns_22_4_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_10
     port map (
      B(12 downto 0) => grp_fu_2212_p1(13 downto 1),
      DI(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32,
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_A_B_DATA_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17,
      DSP_A_B_DATA_INST_0 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18,
      DSP_A_B_DATA_INST_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19,
      DSP_A_B_DATA_INST_2 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20,
      DSP_A_B_DATA_INST_3 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21,
      P(13) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,
      P(12) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,
      P(11) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,
      P(10) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,
      P(9) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,
      P(8) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,
      P(7) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,
      P(6) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,
      P(5) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,
      P(4) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,
      P(3) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,
      P(2) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,
      P(1) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,
      P(0) => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15,
      Q(7 downto 0) => Q(23 downto 16),
      ap_clk => ap_clk,
      cmp117_fu_571_p2 => cmp117_fu_571_p2,
      \cmp117_reg_2422_reg[0]\(10 downto 0) => select_ln675_reg_2411(10 downto 0),
      \p_reg_reg_i_12__1\ => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23,
      \p_reg_reg_i_1__3\ => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22,
      p_reg_reg_i_37(7 downto 0) => \^o\(7 downto 0),
      \p_reg_reg_i_8__2\(7 downto 0) => \^phi_ln695_fu_176_reg[31]_0\(7 downto 0),
      phi_ln695_fu_176_reg(30 downto 0) => phi_ln695_fu_176_reg(31 downto 1),
      phi_ln695_fu_176_reg_10_sp_1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31,
      \select_ln675_reg_2411_reg[10]\ => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      \select_ln675_reg_2411_reg[5]\ => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      \select_ln675_reg_2411_reg[8]\ => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30
    );
\mem_reg_bram_0_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dout_valid_reg_0(1),
      I1 => icmp_ln809_reg_2613_pp1_iter7_reg,
      I2 => ap_enable_reg_pp1_iter8_reg_n_2,
      I3 => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      I4 => \^ap_block_pp1_stage0_subdone\,
      O => WEA(0)
    );
mul_mul_16ns_16ns_32_4_1_U39: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1
     port map (
      A(15 downto 1) => Wy_V_1_fu_1184_p3(15 downto 1),
      A(0) => A(0),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22,
      D(7 downto 0) => select_ln878_2_fu_1724_p3(15 downto 8),
      DI(5 downto 0) => p_4_in(13 downto 8),
      DINADIN(7 downto 0) => ouput_buffer_0_0_V_d0(15 downto 8),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15 downto 0) => B(15 downto 0),
      O(7 downto 0) => add_ln211_fu_2055_p2(15 downto 8),
      P(13 downto 0) => PB_out_overlap_V_0_1_fu_1544_p4(13 downto 0),
      Q(1 downto 0) => accum_reg_overlap_V_0_0_1_reg_432(15 downto 14),
      S(7) => mul_mul_16ns_16ns_32_4_1_U39_n_48,
      S(6) => mul_mul_16ns_16ns_32_4_1_U39_n_49,
      S(5) => mul_mul_16ns_16ns_32_4_1_U39_n_50,
      S(4) => mul_mul_16ns_16ns_32_4_1_U39_n_51,
      S(3) => mul_mul_16ns_16ns_32_4_1_U39_n_52,
      S(2) => mul_mul_16ns_16ns_32_4_1_U39_n_53,
      S(1) => mul_mul_16ns_16ns_32_4_1_U39_n_54,
      S(0) => mul_mul_16ns_16ns_32_4_1_U39_n_55,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]\(13 downto 0) => zext_ln211_17_fu_1514_p1(13 downto 0),
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37,
      \accum_reg_overlap_V_0_0_1_reg_432_reg[7]\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38,
      \accum_reg_overlap_V_0_1_1_reg_421_reg[15]\(15 downto 0) => accum_reg_overlap_V_0_1_1_reg_421(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => select_ln878_fu_1634_p3(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0 => ouput_buffer_0_0_V_U_n_3,
      ram_reg_bram_0_0 => ouput_buffer_0_0_V_U_n_12
    );
mul_mul_16ns_16ns_32_4_1_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11
     port map (
      A(15 downto 1) => Wy_V_1_fu_1184_p3(15 downto 1),
      A(0) => A(0),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22,
      D(7 downto 0) => select_ln878_6_fu_1872_p3(15 downto 8),
      DI(5 downto 0) => p_2_in(13 downto 8),
      DINADIN(7 downto 0) => ouput_buffer_1_0_V_d0(15 downto 8),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15) => mul_mul_8ns_16ns_24_4_1_U28_n_2,
      DSP_ALU_INST_0(14) => mul_mul_8ns_16ns_24_4_1_U28_n_3,
      DSP_ALU_INST_0(13) => mul_mul_8ns_16ns_24_4_1_U28_n_4,
      DSP_ALU_INST_0(12) => mul_mul_8ns_16ns_24_4_1_U28_n_5,
      DSP_ALU_INST_0(11) => mul_mul_8ns_16ns_24_4_1_U28_n_6,
      DSP_ALU_INST_0(10) => mul_mul_8ns_16ns_24_4_1_U28_n_7,
      DSP_ALU_INST_0(9) => mul_mul_8ns_16ns_24_4_1_U28_n_8,
      DSP_ALU_INST_0(8) => mul_mul_8ns_16ns_24_4_1_U28_n_9,
      DSP_ALU_INST_0(7) => mul_mul_8ns_16ns_24_4_1_U28_n_10,
      DSP_ALU_INST_0(6) => mul_mul_8ns_16ns_24_4_1_U28_n_11,
      DSP_ALU_INST_0(5) => mul_mul_8ns_16ns_24_4_1_U28_n_12,
      DSP_ALU_INST_0(4) => mul_mul_8ns_16ns_24_4_1_U28_n_13,
      DSP_ALU_INST_0(3) => mul_mul_8ns_16ns_24_4_1_U28_n_14,
      DSP_ALU_INST_0(2) => mul_mul_8ns_16ns_24_4_1_U28_n_15,
      DSP_ALU_INST_0(1) => mul_mul_8ns_16ns_24_4_1_U28_n_16,
      DSP_ALU_INST_0(0) => mul_mul_8ns_16ns_24_4_1_U28_n_17,
      O(7 downto 0) => add_ln211_5_fu_2106_p2(15 downto 8),
      P(13 downto 0) => PB_out_overlap_V_1_1_fu_1553_p4(13 downto 0),
      Q(1 downto 0) => accum_reg_overlap_V_1_0_1_reg_410(15 downto 14),
      S(7) => mul_mul_16ns_16ns_32_4_1_U40_n_48,
      S(6) => mul_mul_16ns_16ns_32_4_1_U40_n_49,
      S(5) => mul_mul_16ns_16ns_32_4_1_U40_n_50,
      S(4) => mul_mul_16ns_16ns_32_4_1_U40_n_51,
      S(3) => mul_mul_16ns_16ns_32_4_1_U40_n_52,
      S(2) => mul_mul_16ns_16ns_32_4_1_U40_n_53,
      S(1) => mul_mul_16ns_16ns_32_4_1_U40_n_54,
      S(0) => mul_mul_16ns_16ns_32_4_1_U40_n_55,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]\(13 downto 0) => zext_ln211_18_fu_1527_p1(13 downto 0),
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37,
      \accum_reg_overlap_V_1_0_1_reg_410_reg[7]\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38,
      \accum_reg_overlap_V_1_1_1_reg_399_reg[15]\(15 downto 0) => accum_reg_overlap_V_1_1_1_reg_399(15 downto 0),
      ap_clk => ap_clk,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => select_ln878_4_fu_1800_p3(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0 => ouput_buffer_0_0_V_U_n_3,
      ram_reg_bram_0_0 => ouput_buffer_0_0_V_U_n_12
    );
mul_mul_16ns_16ns_32_4_1_U41: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_12
     port map (
      A(1 downto 0) => Wy_V_1_fu_1184_p3(15 downto 14),
      CO(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22,
      D(7 downto 0) => select_ln878_10_fu_2016_p3(15 downto 8),
      DI(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16,
      DI(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17,
      DI(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18,
      DI(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19,
      DI(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20,
      DI(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21,
      DINADIN(7 downto 0) => ouput_buffer_2_0_V_d0(15 downto 8),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15) => mul_mul_8ns_16ns_24_4_1_U29_n_2,
      DSP_ALU_INST_0(14) => mul_mul_8ns_16ns_24_4_1_U29_n_3,
      DSP_ALU_INST_0(13) => mul_mul_8ns_16ns_24_4_1_U29_n_4,
      DSP_ALU_INST_0(12) => mul_mul_8ns_16ns_24_4_1_U29_n_5,
      DSP_ALU_INST_0(11) => mul_mul_8ns_16ns_24_4_1_U29_n_6,
      DSP_ALU_INST_0(10) => mul_mul_8ns_16ns_24_4_1_U29_n_7,
      DSP_ALU_INST_0(9) => mul_mul_8ns_16ns_24_4_1_U29_n_8,
      DSP_ALU_INST_0(8) => mul_mul_8ns_16ns_24_4_1_U29_n_9,
      DSP_ALU_INST_0(7) => mul_mul_8ns_16ns_24_4_1_U29_n_10,
      DSP_ALU_INST_0(6) => mul_mul_8ns_16ns_24_4_1_U29_n_11,
      DSP_ALU_INST_0(5) => mul_mul_8ns_16ns_24_4_1_U29_n_12,
      DSP_ALU_INST_0(4) => mul_mul_8ns_16ns_24_4_1_U29_n_13,
      DSP_ALU_INST_0(3) => mul_mul_8ns_16ns_24_4_1_U29_n_14,
      DSP_ALU_INST_0(2) => mul_mul_8ns_16ns_24_4_1_U29_n_15,
      DSP_ALU_INST_0(1) => mul_mul_8ns_16ns_24_4_1_U29_n_16,
      DSP_ALU_INST_0(0) => mul_mul_8ns_16ns_24_4_1_U29_n_17,
      DSP_A_B_DATA_INST => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      O(7 downto 0) => add_ln211_8_fu_2157_p2(15 downto 8),
      P(13 downto 0) => PB_out_overlap_V_2_1_fu_1562_p4(13 downto 0),
      Q(13 downto 0) => p_Val2_9_reg_321(13 downto 0),
      S(7) => mul_mul_16ns_16ns_32_4_1_U41_n_62,
      S(6) => mul_mul_16ns_16ns_32_4_1_U41_n_63,
      S(5) => mul_mul_16ns_16ns_32_4_1_U41_n_64,
      S(4) => mul_mul_16ns_16ns_32_4_1_U41_n_65,
      S(3) => mul_mul_16ns_16ns_32_4_1_U41_n_66,
      S(2) => mul_mul_16ns_16ns_32_4_1_U41_n_67,
      S(1) => mul_mul_16ns_16ns_32_4_1_U41_n_68,
      S(0) => mul_mul_16ns_16ns_32_4_1_U41_n_69,
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]\(13 downto 0) => zext_ln211_19_fu_1540_p1(13 downto 0),
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(1) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15]\,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0\(0) => \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14]\,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(7) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(6) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(5) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(4) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(3) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(2) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(1) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37,
      \accum_reg_overlap_V_2_0_1_reg_388_reg[7]\(0) => mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(15) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(14) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(13) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(12) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(11) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(10) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(9) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(8) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(7) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(6) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(5) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(4) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(3) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(2) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(1) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1]\,
      \accum_reg_overlap_V_2_1_1_reg_377_reg[15]\(0) => \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      empty_32_reg_2438_pp1_iter6_reg => empty_32_reg_2438_pp1_iter6_reg,
      \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0\(15 downto 0) => select_ln878_8_fu_1944_p3(15 downto 0),
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      p_Val2_8_reg_2617_reg(13 downto 0) => p_Val2_8_reg_2617_reg(13 downto 0),
      \p_Val2_9_reg_321_reg[13]\(13 downto 1) => Wy_V_1_fu_1184_p3(13 downto 1),
      \p_Val2_9_reg_321_reg[13]\(0) => A(0),
      ram_reg_bram_0 => ouput_buffer_0_0_V_U_n_3,
      ram_reg_bram_0_0 => ouput_buffer_0_0_V_U_n_12
    );
mul_mul_17ns_16ns_32_4_1_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1
     port map (
      A(16 downto 15) => A(16 downto 15),
      A(14) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      A(13 downto 12) => A(13 downto 12),
      A(11) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      A(10) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      A(9) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      A(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      A(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      A(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      A(5) => A(5),
      A(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      A(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => select_ln878_1_fu_1642_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15 downto 0) => B(15 downto 0),
      P(14 downto 0) => PB_out_V_0_1_fu_1478_p4(14 downto 0),
      Q(0) => \accum_reg_V_0_0_1_reg_498_reg_n_2_[15]\,
      S(7) => mul_mul_17ns_16ns_32_4_1_U33_n_41,
      S(6) => mul_mul_17ns_16ns_32_4_1_U33_n_42,
      S(5) => mul_mul_17ns_16ns_32_4_1_U33_n_43,
      S(4) => mul_mul_17ns_16ns_32_4_1_U33_n_44,
      S(3) => mul_mul_17ns_16ns_32_4_1_U33_n_45,
      S(2) => mul_mul_17ns_16ns_32_4_1_U33_n_46,
      S(1) => mul_mul_17ns_16ns_32_4_1_U33_n_47,
      S(0) => mul_mul_17ns_16ns_32_4_1_U33_n_48,
      \accum_reg_V_0_0_1_reg_498_reg[15]\(14 downto 0) => zext_ln211_4_fu_1448_p1(14 downto 0),
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61,
      \accum_reg_V_0_0_1_reg_498_reg[15]_0\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54,
      \accum_reg_V_0_0_1_reg_498_reg[7]\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55,
      \accum_reg_V_0_1_1_reg_487_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_0\ => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(15) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[15]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(14) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[14]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(13) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[13]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(12) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[12]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(11) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[11]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(10) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[10]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(9) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[9]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(8) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[8]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(7) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[7]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(6) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[6]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(5) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[5]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(4) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[4]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(3) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[3]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(2) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[2]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(1) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[1]\,
      \accum_reg_V_0_1_1_reg_487_reg[15]_1\(0) => \accum_reg_V_0_1_1_reg_487_reg_n_2_[0]\,
      ap_clk => ap_clk,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7) => mul_mul_17ns_16ns_32_4_1_U33_n_17,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(6) => mul_mul_17ns_16ns_32_4_1_U33_n_18,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(5) => mul_mul_17ns_16ns_32_4_1_U33_n_19,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(4) => mul_mul_17ns_16ns_32_4_1_U33_n_20,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(3) => mul_mul_17ns_16ns_32_4_1_U33_n_21,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(2) => mul_mul_17ns_16ns_32_4_1_U33_n_22,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(1) => mul_mul_17ns_16ns_32_4_1_U33_n_23,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(0) => mul_mul_17ns_16ns_32_4_1_U33_n_24
    );
mul_mul_17ns_16ns_32_4_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13
     port map (
      A(16 downto 15) => A(16 downto 15),
      A(14) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      A(13 downto 12) => A(13 downto 12),
      A(11) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      A(10) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      A(9) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      A(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      A(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      A(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      A(5) => A(5),
      A(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      A(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => select_ln878_5_fu_1808_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15) => mul_mul_8ns_16ns_24_4_1_U28_n_2,
      DSP_ALU_INST_0(14) => mul_mul_8ns_16ns_24_4_1_U28_n_3,
      DSP_ALU_INST_0(13) => mul_mul_8ns_16ns_24_4_1_U28_n_4,
      DSP_ALU_INST_0(12) => mul_mul_8ns_16ns_24_4_1_U28_n_5,
      DSP_ALU_INST_0(11) => mul_mul_8ns_16ns_24_4_1_U28_n_6,
      DSP_ALU_INST_0(10) => mul_mul_8ns_16ns_24_4_1_U28_n_7,
      DSP_ALU_INST_0(9) => mul_mul_8ns_16ns_24_4_1_U28_n_8,
      DSP_ALU_INST_0(8) => mul_mul_8ns_16ns_24_4_1_U28_n_9,
      DSP_ALU_INST_0(7) => mul_mul_8ns_16ns_24_4_1_U28_n_10,
      DSP_ALU_INST_0(6) => mul_mul_8ns_16ns_24_4_1_U28_n_11,
      DSP_ALU_INST_0(5) => mul_mul_8ns_16ns_24_4_1_U28_n_12,
      DSP_ALU_INST_0(4) => mul_mul_8ns_16ns_24_4_1_U28_n_13,
      DSP_ALU_INST_0(3) => mul_mul_8ns_16ns_24_4_1_U28_n_14,
      DSP_ALU_INST_0(2) => mul_mul_8ns_16ns_24_4_1_U28_n_15,
      DSP_ALU_INST_0(1) => mul_mul_8ns_16ns_24_4_1_U28_n_16,
      DSP_ALU_INST_0(0) => mul_mul_8ns_16ns_24_4_1_U28_n_17,
      P(14 downto 0) => PB_out_V_1_1_fu_1487_p4(14 downto 0),
      Q(0) => accum_reg_V_1_0_1_reg_476(15),
      S(7) => mul_mul_17ns_16ns_32_4_1_U34_n_41,
      S(6) => mul_mul_17ns_16ns_32_4_1_U34_n_42,
      S(5) => mul_mul_17ns_16ns_32_4_1_U34_n_43,
      S(4) => mul_mul_17ns_16ns_32_4_1_U34_n_44,
      S(3) => mul_mul_17ns_16ns_32_4_1_U34_n_45,
      S(2) => mul_mul_17ns_16ns_32_4_1_U34_n_46,
      S(1) => mul_mul_17ns_16ns_32_4_1_U34_n_47,
      S(0) => mul_mul_17ns_16ns_32_4_1_U34_n_48,
      \accum_reg_V_1_0_1_reg_476_reg[15]\(14 downto 0) => zext_ln211_15_fu_1461_p1(14 downto 0),
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46,
      \accum_reg_V_1_0_1_reg_476_reg[15]_0\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39,
      \accum_reg_V_1_0_1_reg_476_reg[7]\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40,
      \accum_reg_V_1_1_1_reg_465_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_0\ => \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_1_1_1_reg_465_reg[15]_1\(15 downto 0) => accum_reg_V_1_1_1_reg_465(15 downto 0),
      ap_clk => ap_clk,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(7) => mul_mul_17ns_16ns_32_4_1_U34_n_17,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(6) => mul_mul_17ns_16ns_32_4_1_U34_n_18,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(5) => mul_mul_17ns_16ns_32_4_1_U34_n_19,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(4) => mul_mul_17ns_16ns_32_4_1_U34_n_20,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(3) => mul_mul_17ns_16ns_32_4_1_U34_n_21,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(2) => mul_mul_17ns_16ns_32_4_1_U34_n_22,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(1) => mul_mul_17ns_16ns_32_4_1_U34_n_23,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep\(0) => mul_mul_17ns_16ns_32_4_1_U34_n_24
    );
mul_mul_17ns_16ns_32_4_1_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_14
     port map (
      A(6 downto 5) => A(16 downto 15),
      A(4 downto 3) => A(13 downto 12),
      A(2) => A(5),
      A(1 downto 0) => A(2 downto 1),
      D(15 downto 0) => select_ln878_9_fu_1952_p3(15 downto 0),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(15) => mul_mul_8ns_16ns_24_4_1_U29_n_2,
      DSP_ALU_INST_0(14) => mul_mul_8ns_16ns_24_4_1_U29_n_3,
      DSP_ALU_INST_0(13) => mul_mul_8ns_16ns_24_4_1_U29_n_4,
      DSP_ALU_INST_0(12) => mul_mul_8ns_16ns_24_4_1_U29_n_5,
      DSP_ALU_INST_0(11) => mul_mul_8ns_16ns_24_4_1_U29_n_6,
      DSP_ALU_INST_0(10) => mul_mul_8ns_16ns_24_4_1_U29_n_7,
      DSP_ALU_INST_0(9) => mul_mul_8ns_16ns_24_4_1_U29_n_8,
      DSP_ALU_INST_0(8) => mul_mul_8ns_16ns_24_4_1_U29_n_9,
      DSP_ALU_INST_0(7) => mul_mul_8ns_16ns_24_4_1_U29_n_10,
      DSP_ALU_INST_0(6) => mul_mul_8ns_16ns_24_4_1_U29_n_11,
      DSP_ALU_INST_0(5) => mul_mul_8ns_16ns_24_4_1_U29_n_12,
      DSP_ALU_INST_0(4) => mul_mul_8ns_16ns_24_4_1_U29_n_13,
      DSP_ALU_INST_0(3) => mul_mul_8ns_16ns_24_4_1_U29_n_14,
      DSP_ALU_INST_0(2) => mul_mul_8ns_16ns_24_4_1_U29_n_15,
      DSP_ALU_INST_0(1) => mul_mul_8ns_16ns_24_4_1_U29_n_16,
      DSP_ALU_INST_0(0) => mul_mul_8ns_16ns_24_4_1_U29_n_17,
      DSP_ALU_INST_1(9) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,
      DSP_ALU_INST_1(8) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,
      DSP_ALU_INST_1(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,
      DSP_ALU_INST_1(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,
      DSP_ALU_INST_1(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,
      DSP_ALU_INST_1(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,
      DSP_ALU_INST_1(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,
      DSP_ALU_INST_1(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,
      DSP_ALU_INST_1(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,
      DSP_ALU_INST_1(0) => A(0),
      DSP_A_B_DATA_INST => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63,
      DSP_A_B_DATA_INST_0 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      DSP_A_B_DATA_INST_1 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31,
      DSP_A_B_DATA_INST_2 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30,
      P(14 downto 0) => PB_out_V_2_1_fu_1496_p4(14 downto 0),
      Q(10 downto 4) => p_Val2_9_reg_321(15 downto 9),
      Q(3) => p_Val2_9_reg_321(5),
      Q(2 downto 0) => p_Val2_9_reg_321(2 downto 0),
      S(7) => mul_mul_17ns_16ns_32_4_1_U35_n_57,
      S(6) => mul_mul_17ns_16ns_32_4_1_U35_n_58,
      S(5) => mul_mul_17ns_16ns_32_4_1_U35_n_59,
      S(4) => mul_mul_17ns_16ns_32_4_1_U35_n_60,
      S(3) => mul_mul_17ns_16ns_32_4_1_U35_n_61,
      S(2) => mul_mul_17ns_16ns_32_4_1_U35_n_62,
      S(1) => mul_mul_17ns_16ns_32_4_1_U35_n_63,
      S(0) => mul_mul_17ns_16ns_32_4_1_U35_n_64,
      Yaxis_overlap_en_2_reg_332 => Yaxis_overlap_en_2_reg_332,
      Yaxis_overlap_en_reg_2627 => Yaxis_overlap_en_reg_2627,
      \Yaxis_overlap_en_reg_2627_reg[0]\ => mul_mul_17ns_16ns_32_4_1_U35_n_25,
      \Yaxis_overlap_en_reg_2627_reg[0]_i_3\ => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      \accum_reg_V_2_0_1_reg_454_reg[15]\(14 downto 0) => zext_ln211_16_fu_1474_p1(14 downto 0),
      \accum_reg_V_2_0_1_reg_454_reg[15]_0\(0) => accum_reg_V_2_0_1_reg_454(15),
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46,
      \accum_reg_V_2_0_1_reg_454_reg[15]_1\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(7) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(6) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(5) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(4) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(3) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(2) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(1) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39,
      \accum_reg_V_2_0_1_reg_454_reg[7]\(0) => mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40,
      \accum_reg_V_2_1_1_reg_443_reg[15]\ => \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2\,
      \accum_reg_V_2_1_1_reg_443_reg[15]_0\(15 downto 0) => accum_reg_V_2_1_1_reg_443(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      cmp117_reg_2422_pp1_iter6_reg => cmp117_reg_2422_pp1_iter6_reg,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(7) => mul_mul_17ns_16ns_32_4_1_U35_n_33,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(6) => mul_mul_17ns_16ns_32_4_1_U35_n_34,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(5) => mul_mul_17ns_16ns_32_4_1_U35_n_35,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(4) => mul_mul_17ns_16ns_32_4_1_U35_n_36,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(3) => mul_mul_17ns_16ns_32_4_1_U35_n_37,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(2) => mul_mul_17ns_16ns_32_4_1_U35_n_38,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(1) => mul_mul_17ns_16ns_32_4_1_U35_n_39,
      \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0\(0) => mul_mul_17ns_16ns_32_4_1_U35_n_40,
      p_Val2_8_reg_2617_reg(10 downto 4) => p_Val2_8_reg_2617_reg(15 downto 9),
      p_Val2_8_reg_2617_reg(3) => p_Val2_8_reg_2617_reg(5),
      p_Val2_8_reg_2617_reg(2 downto 0) => p_Val2_8_reg_2617_reg(2 downto 0),
      \p_Val2_8_reg_2617_reg[12]\ => mul_mul_17ns_16ns_32_4_1_U35_n_29,
      \p_Val2_8_reg_2617_reg[13]\ => mul_mul_17ns_16ns_32_4_1_U35_n_26,
      \p_Val2_8_reg_2617_reg[15]\ => mul_mul_17ns_16ns_32_4_1_U35_n_30,
      p_Val2_8_reg_2617_reg_10_sp_1 => mul_mul_17ns_16ns_32_4_1_U35_n_32,
      p_Val2_8_reg_2617_reg_9_sp_1 => mul_mul_17ns_16ns_32_4_1_U35_n_31,
      \p_Val2_9_reg_321_reg[11]\ => mul_mul_17ns_16ns_32_4_1_U35_n_24,
      \p_Val2_9_reg_321_reg[15]\(1 downto 0) => Wy_V_1_fu_1184_p3(15 downto 14),
      \p_reg_reg_i_3__3\ => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26
    );
mul_mul_8ns_16ns_24_4_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1
     port map (
      A(8 downto 7) => select_ln166_fu_864_p3(15 downto 14),
      A(6) => select_ln166_fu_864_p3(12),
      A(5) => select_ln166_fu_864_p3(10),
      A(4) => select_ln166_fu_864_p3(8),
      A(3 downto 1) => select_ln166_fu_864_p3(5 downto 3),
      A(0) => select_ln166_fu_864_p3(1),
      CO(0) => icmp_ln874_2_fu_846_p2,
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_A_B_DATA_INST => mul_mul_8ns_16ns_24_4_1_U29_n_27,
      DSP_A_B_DATA_INST_0 => mul_mul_8ns_16ns_24_4_1_U29_n_29,
      DSP_A_B_DATA_INST_1 => mul_mul_8ns_16ns_24_4_1_U29_n_28,
      DSP_A_B_DATA_INST_2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      P(15 downto 0) => B(15 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      phi_ln695_fu_176_reg(5) => phi_ln695_fu_176_reg(13),
      phi_ln695_fu_176_reg(4) => phi_ln695_fu_176_reg(11),
      phi_ln695_fu_176_reg(3) => phi_ln695_fu_176_reg(9),
      phi_ln695_fu_176_reg(2 downto 1) => phi_ln695_fu_176_reg(7 downto 6),
      phi_ln695_fu_176_reg(0) => phi_ln695_fu_176_reg(2),
      \phi_ln695_fu_176_reg[13]\(5) => mul_mul_8ns_16ns_24_4_1_U27_n_18,
      \phi_ln695_fu_176_reg[13]\(4) => mul_mul_8ns_16ns_24_4_1_U27_n_19,
      \phi_ln695_fu_176_reg[13]\(3) => mul_mul_8ns_16ns_24_4_1_U27_n_20,
      \phi_ln695_fu_176_reg[13]\(2) => mul_mul_8ns_16ns_24_4_1_U27_n_21,
      \phi_ln695_fu_176_reg[13]\(1) => mul_mul_8ns_16ns_24_4_1_U27_n_22,
      \phi_ln695_fu_176_reg[13]\(0) => mul_mul_8ns_16ns_24_4_1_U27_n_23
    );
mul_mul_8ns_16ns_24_4_1_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15
     port map (
      A(14 downto 13) => select_ln166_fu_864_p3(15 downto 14),
      A(12) => mul_mul_8ns_16ns_24_4_1_U27_n_18,
      A(11) => select_ln166_fu_864_p3(12),
      A(10) => mul_mul_8ns_16ns_24_4_1_U27_n_19,
      A(9) => select_ln166_fu_864_p3(10),
      A(8) => mul_mul_8ns_16ns_24_4_1_U27_n_20,
      A(7) => select_ln166_fu_864_p3(8),
      A(6) => mul_mul_8ns_16ns_24_4_1_U27_n_21,
      A(5) => mul_mul_8ns_16ns_24_4_1_U27_n_22,
      A(4 downto 2) => select_ln166_fu_864_p3(5 downto 3),
      A(1) => mul_mul_8ns_16ns_24_4_1_U27_n_23,
      A(0) => select_ln166_fu_864_p3(1),
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      P(15) => mul_mul_8ns_16ns_24_4_1_U28_n_2,
      P(14) => mul_mul_8ns_16ns_24_4_1_U28_n_3,
      P(13) => mul_mul_8ns_16ns_24_4_1_U28_n_4,
      P(12) => mul_mul_8ns_16ns_24_4_1_U28_n_5,
      P(11) => mul_mul_8ns_16ns_24_4_1_U28_n_6,
      P(10) => mul_mul_8ns_16ns_24_4_1_U28_n_7,
      P(9) => mul_mul_8ns_16ns_24_4_1_U28_n_8,
      P(8) => mul_mul_8ns_16ns_24_4_1_U28_n_9,
      P(7) => mul_mul_8ns_16ns_24_4_1_U28_n_10,
      P(6) => mul_mul_8ns_16ns_24_4_1_U28_n_11,
      P(5) => mul_mul_8ns_16ns_24_4_1_U28_n_12,
      P(4) => mul_mul_8ns_16ns_24_4_1_U28_n_13,
      P(3) => mul_mul_8ns_16ns_24_4_1_U28_n_14,
      P(2) => mul_mul_8ns_16ns_24_4_1_U28_n_15,
      P(1) => mul_mul_8ns_16ns_24_4_1_U28_n_16,
      P(0) => mul_mul_8ns_16ns_24_4_1_U28_n_17,
      Q(7 downto 0) => Q(15 downto 8),
      ap_clk => ap_clk
    );
mul_mul_8ns_16ns_24_4_1_U29: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_16
     port map (
      A(8 downto 7) => select_ln166_fu_864_p3(15 downto 14),
      A(6) => select_ln166_fu_864_p3(12),
      A(5) => select_ln166_fu_864_p3(10),
      A(4) => select_ln166_fu_864_p3(8),
      A(3 downto 1) => select_ln166_fu_864_p3(5 downto 3),
      A(0) => select_ln166_fu_864_p3(1),
      CO(0) => icmp_ln874_2_fu_846_p2,
      DSP_ALU_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      DSP_ALU_INST_0(5) => mul_mul_8ns_16ns_24_4_1_U27_n_18,
      DSP_ALU_INST_0(4) => mul_mul_8ns_16ns_24_4_1_U27_n_19,
      DSP_ALU_INST_0(3) => mul_mul_8ns_16ns_24_4_1_U27_n_20,
      DSP_ALU_INST_0(2) => mul_mul_8ns_16ns_24_4_1_U27_n_21,
      DSP_ALU_INST_0(1) => mul_mul_8ns_16ns_24_4_1_U27_n_22,
      DSP_ALU_INST_0(0) => mul_mul_8ns_16ns_24_4_1_U27_n_23,
      DSP_A_B_DATA_INST => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      P(15) => mul_mul_8ns_16ns_24_4_1_U29_n_2,
      P(14) => mul_mul_8ns_16ns_24_4_1_U29_n_3,
      P(13) => mul_mul_8ns_16ns_24_4_1_U29_n_4,
      P(12) => mul_mul_8ns_16ns_24_4_1_U29_n_5,
      P(11) => mul_mul_8ns_16ns_24_4_1_U29_n_6,
      P(10) => mul_mul_8ns_16ns_24_4_1_U29_n_7,
      P(9) => mul_mul_8ns_16ns_24_4_1_U29_n_8,
      P(8) => mul_mul_8ns_16ns_24_4_1_U29_n_9,
      P(7) => mul_mul_8ns_16ns_24_4_1_U29_n_10,
      P(6) => mul_mul_8ns_16ns_24_4_1_U29_n_11,
      P(5) => mul_mul_8ns_16ns_24_4_1_U29_n_12,
      P(4) => mul_mul_8ns_16ns_24_4_1_U29_n_13,
      P(3) => mul_mul_8ns_16ns_24_4_1_U29_n_14,
      P(2) => mul_mul_8ns_16ns_24_4_1_U29_n_15,
      P(1) => mul_mul_8ns_16ns_24_4_1_U29_n_16,
      P(0) => mul_mul_8ns_16ns_24_4_1_U29_n_17,
      Q(7 downto 0) => Q(23 downto 16),
      ap_clk => ap_clk,
      \p_reg_reg_i_16__1\(7 downto 0) => \^o\(7 downto 0),
      \p_reg_reg_i_16__1_0\(7 downto 0) => \^phi_ln695_fu_176_reg[31]_0\(7 downto 0),
      \p_reg_reg_i_26__0\ => mul_mul_8ns_16ns_24_4_1_U29_n_27,
      \p_reg_reg_i_30__0\ => mul_mul_8ns_16ns_24_4_1_U29_n_29,
      \p_reg_reg_i_32__0\ => mul_mul_8ns_16ns_24_4_1_U29_n_28,
      phi_ln695_fu_176_reg(8 downto 7) => phi_ln695_fu_176_reg(15 downto 14),
      phi_ln695_fu_176_reg(6) => phi_ln695_fu_176_reg(12),
      phi_ln695_fu_176_reg(5) => phi_ln695_fu_176_reg(10),
      phi_ln695_fu_176_reg(4) => phi_ln695_fu_176_reg(8),
      phi_ln695_fu_176_reg(3 downto 1) => phi_ln695_fu_176_reg(5 downto 3),
      phi_ln695_fu_176_reg(0) => phi_ln695_fu_176_reg(1),
      shl_ln_fu_822_p3(15 downto 0) => shl_ln_fu_822_p3(31 downto 16),
      sub_ln216_2_fu_830_p2(30 downto 0) => sub_ln216_2_fu_830_p2(31 downto 1)
    );
ouput_buffer_0_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V
     port map (
      ADDRARDADDR(8 downto 0) => ouput_buffer_2_0_V_address0(8 downto 0),
      D(7 downto 0) => select_ln878_2_fu_1724_p3(7 downto 0),
      DDR_wr_en_tmp_reg_2528_pp1_iter6_reg => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0]\ => ouput_buffer_0_0_V_U_n_3,
      DINADIN(7 downto 0) => ouput_buffer_0_0_V_d0(15 downto 8),
      O(7 downto 0) => add_ln211_fu_2055_p2(15 downto 8),
      Q(8 downto 0) => p_Val2_5_reg_366_reg(8 downto 0),
      WEA(0) => ouput_buffer_0_0_V_ce0,
      Yaxis_overlap_en_2_reg_332_pp1_iter6_reg => Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
      \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0]\ => ouput_buffer_0_0_V_U_n_12,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      ap_enable_reg_pp1_iter6_reg => ouput_buffer_0_0_V_U_n_2,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      out_buffer_wr_en_reg_2522_pp1_iter6_reg => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0(7 downto 0) => p_0_in(7 downto 0),
      ram_reg_bram_0_0(7 downto 0) => select_ln878_fu_1634_p3(7 downto 0),
      ram_reg_bram_0_1 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      ram_reg_bram_0_2 => ap_enable_reg_pp1_iter7_reg_n_2,
      ram_reg_bram_0_3 => \^ap_block_pp1_stage0_subdone\,
      ram_reg_bram_0_i_30(15 downto 0) => select_ln878_1_fu_1642_p3(15 downto 0),
      ram_reg_bram_0_i_30_0(15 downto 0) => select_ln878_3_fu_1732_p3(15 downto 0)
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(1),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(1),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(2),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(2),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(3),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(3),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(4),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(4),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(5),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(5),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(6),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(6),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(7),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(7),
      R => '0'
    );
\ouput_buffer_0_0_V_addr_1_reg_2644_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(8),
      Q => ouput_buffer_2_0_V_addr_1_reg_2656(8),
      R => '0'
    );
ouput_buffer_1_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17
     port map (
      ADDRARDADDR(8 downto 0) => ouput_buffer_2_0_V_address0(8 downto 0),
      D(7 downto 0) => select_ln878_6_fu_1872_p3(7 downto 0),
      DINADIN(7 downto 0) => ouput_buffer_1_0_V_d0(15 downto 8),
      O(7 downto 0) => add_ln211_5_fu_2106_p2(15 downto 8),
      Q(8 downto 0) => p_Val2_5_reg_366_reg(8 downto 0),
      WEA(0) => ouput_buffer_0_0_V_ce0,
      ap_clk => ap_clk,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0(7 downto 0) => add_ln216_4_fu_2113_p2(15 downto 8),
      ram_reg_bram_0_0 => ouput_buffer_0_0_V_U_n_2,
      ram_reg_bram_0_1 => ouput_buffer_0_0_V_U_n_3,
      ram_reg_bram_0_2 => ouput_buffer_0_0_V_U_n_12,
      ram_reg_bram_0_3(7 downto 0) => select_ln878_4_fu_1800_p3(7 downto 0),
      \ram_reg_bram_0_i_17__0\(15 downto 0) => select_ln878_5_fu_1808_p3(15 downto 0),
      \ram_reg_bram_0_i_17__0_0\(15 downto 0) => select_ln878_7_fu_1880_p3(15 downto 0)
    );
ouput_buffer_2_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_18
     port map (
      ADDRARDADDR(8 downto 0) => ouput_buffer_2_0_V_address0(8 downto 0),
      D(7 downto 0) => select_ln878_10_fu_2016_p3(7 downto 0),
      DDR_wr_en_tmp_reg_2528_pp1_iter6_reg => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      DDR_wr_en_tmp_reg_2528_pp1_iter7_reg => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      DINADIN(7 downto 0) => ouput_buffer_2_0_V_d0(15 downto 8),
      O(7 downto 0) => add_ln211_8_fu_2157_p2(15 downto 8),
      Q(8 downto 0) => p_Val2_5_reg_366_reg(8 downto 0),
      WEA(0) => ouput_buffer_0_0_V_ce0,
      \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]\ => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0\ => ap_enable_reg_pp1_iter8_reg_n_2,
      \ap_CS_fsm_reg[1]\ => ouput_buffer_2_0_V_U_n_13,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      full_n_reg => \^ap_block_pp1_stage0_subdone\,
      icmp_ln809_reg_2613_pp1_iter7_reg => icmp_ln809_reg_2613_pp1_iter7_reg,
      img_dst2_data_full_n => img_dst2_data_full_n,
      img_src2_data_empty_n => img_src2_data_empty_n,
      ouput_buffer_0_0_V_we0 => ouput_buffer_0_0_V_we0,
      out_buffer_wr_en_reg_2522_pp1_iter6_reg => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      p_Result_6_reg_2632 => p_Result_6_reg_2632,
      ram_reg_bram_0(7 downto 0) => add_ln216_5_fu_2164_p2(15 downto 8),
      ram_reg_bram_0_0 => ouput_buffer_0_0_V_U_n_2,
      ram_reg_bram_0_1 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      ram_reg_bram_0_2 => ap_enable_reg_pp1_iter7_reg_n_2,
      ram_reg_bram_0_3(0) => ap_CS_fsm_state2,
      ram_reg_bram_0_4(8 downto 0) => t_V_reg_277_reg(8 downto 0),
      ram_reg_bram_0_5 => ouput_buffer_0_0_V_U_n_3,
      ram_reg_bram_0_6 => ouput_buffer_0_0_V_U_n_12,
      ram_reg_bram_0_7(7 downto 0) => select_ln878_8_fu_1944_p3(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ouput_buffer_2_0_V_addr_1_reg_2656(8 downto 1),
      \ram_reg_bram_0_i_17__1\(15 downto 0) => select_ln878_9_fu_1952_p3(15 downto 0),
      \ram_reg_bram_0_i_17__1_0\(15 downto 0) => select_ln878_11_fu_2024_p3(15 downto 0),
      \t_V_reg_277_reg[1]\ => ouput_buffer_2_0_V_U_n_15
    );
\ouput_index_write_counter679_load_08652496_reg_355[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(0),
      O => add_ln695_1_fu_1156_p2(0)
    );
\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => icmp_ln204_fu_1109_p2,
      I4 => ap_CS_fsm_state3,
      O => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => icmp_ln894_1_fu_1098_p2,
      O => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(0),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(0),
      S => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(10),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(10),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(11),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(11),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(12),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(12),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(13),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(13),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(14),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(14),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(15),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(15),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_4\,
      CO(4) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_5\,
      CO(3) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_6\,
      CO(2) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_7\,
      CO(1) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_8\,
      CO(0) => \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln695_1_fu_1156_p2(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => ouput_index_write_counter679_load_08652496_reg_355_reg(15 downto 9)
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(1),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(1),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(2),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(2),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(3),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(3),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(4),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(4),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(5),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(5),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(6),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(6),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(7),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(7),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(8),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(8),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ouput_index_write_counter679_load_08652496_reg_355_reg(0),
      CI_TOP => '0',
      CO(7) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2\,
      CO(6) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_3\,
      CO(5) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_4\,
      CO(4) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_5\,
      CO(3) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_6\,
      CO(2) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_7\,
      CO(1) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_8\,
      CO(0) => \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln695_1_fu_1156_p2(8 downto 1),
      S(7 downto 0) => ouput_index_write_counter679_load_08652496_reg_355_reg(8 downto 1)
    );
\ouput_index_write_counter679_load_08652496_reg_355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2\,
      D => add_ln695_1_fu_1156_p2(9),
      Q => ouput_index_write_counter679_load_08652496_reg_355_reg(9),
      R => \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2\
    );
\out_buffer_wr_en_reg_2522[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => icmp_ln894_1_fu_1098_p2,
      O => \out_buffer_wr_en_reg_2522[0]_i_1_n_2\
    );
\out_buffer_wr_en_reg_2522_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => out_buffer_wr_en_reg_2522,
      Q => out_buffer_wr_en_reg_2522_pp1_iter5_reg,
      R => '0'
    );
\out_buffer_wr_en_reg_2522_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => out_buffer_wr_en_reg_2522_pp1_iter5_reg,
      Q => out_buffer_wr_en_reg_2522_pp1_iter6_reg,
      R => '0'
    );
\out_buffer_wr_en_reg_2522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DDR_wr_en_tmp_reg_25280,
      D => \out_buffer_wr_en_reg_2522[0]_i_1_n_2\,
      Q => out_buffer_wr_en_reg_2522,
      R => '0'
    );
\out_col_index_fu_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => out_col_index_fu_1800,
      I2 => ap_CS_fsm_state3,
      O => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_3551,
      I1 => \DDR_wr_en_tmp_reg_2528[0]_i_7_n_2\,
      I2 => \out_col_index_fu_180[0]_i_4_n_2\,
      I3 => \DDR_wr_en_tmp_reg_2528[0]_i_4_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_3_n_2\,
      I5 => \out_buffer_wr_en_reg_2522[0]_i_1_n_2\,
      O => out_col_index_fu_1800
    );
\out_col_index_fu_180[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFFFFFFFF"
    )
        port map (
      I0 => \DDR_wr_en_tmp_reg_2528[0]_i_18_n_2\,
      I1 => \out_col_index_fu_180[0]_i_6_n_2\,
      I2 => \DDR_wr_en_tmp_reg_2528[0]_i_15_n_2\,
      I3 => \out_col_index_fu_180[0]_i_7_n_2\,
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2\,
      I5 => mul_mul_17ns_16ns_32_4_1_U35_n_26,
      O => \out_col_index_fu_180[0]_i_4_n_2\
    );
\out_col_index_fu_180[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_col_index_fu_180_reg_n_2_[0]\,
      O => \out_col_index_fu_180[0]_i_5_n_2\
    );
\out_col_index_fu_180[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FFFFFFFFFFFFF"
    )
        port map (
      I0 => \Yaxis_overlap_en_reg_2627[0]_i_12_n_2\,
      I1 => p_Val2_8_reg_2617_reg(10),
      I2 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I3 => p_Val2_9_reg_321(10),
      I4 => \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2\,
      I5 => mul_mul_17ns_16ns_32_4_1_U35_n_31,
      O => \out_col_index_fu_180[0]_i_6_n_2\
    );
\out_col_index_fu_180[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(14),
      I1 => p_Val2_9_reg_321(14),
      I2 => mul_mul_17ns_16ns_32_4_1_U35_n_29,
      I3 => p_Val2_9_reg_321(15),
      I4 => mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27,
      I5 => p_Val2_8_reg_2617_reg(15),
      O => \out_col_index_fu_180[0]_i_7_n_2\
    );
\out_col_index_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_17\,
      Q => \out_col_index_fu_180_reg_n_2_[0]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \out_col_index_fu_180_reg[0]_i_3_n_2\,
      CO(6) => \out_col_index_fu_180_reg[0]_i_3_n_3\,
      CO(5) => \out_col_index_fu_180_reg[0]_i_3_n_4\,
      CO(4) => \out_col_index_fu_180_reg[0]_i_3_n_5\,
      CO(3) => \out_col_index_fu_180_reg[0]_i_3_n_6\,
      CO(2) => \out_col_index_fu_180_reg[0]_i_3_n_7\,
      CO(1) => \out_col_index_fu_180_reg[0]_i_3_n_8\,
      CO(0) => \out_col_index_fu_180_reg[0]_i_3_n_9\,
      DI(7 downto 0) => B"00000001",
      O(7) => \out_col_index_fu_180_reg[0]_i_3_n_10\,
      O(6) => \out_col_index_fu_180_reg[0]_i_3_n_11\,
      O(5) => \out_col_index_fu_180_reg[0]_i_3_n_12\,
      O(4) => \out_col_index_fu_180_reg[0]_i_3_n_13\,
      O(3) => \out_col_index_fu_180_reg[0]_i_3_n_14\,
      O(2) => \out_col_index_fu_180_reg[0]_i_3_n_15\,
      O(1) => \out_col_index_fu_180_reg[0]_i_3_n_16\,
      O(0) => \out_col_index_fu_180_reg[0]_i_3_n_17\,
      S(7 downto 6) => out_col_index_fu_180_reg(7 downto 6),
      S(5) => \out_col_index_fu_180_reg_n_2_[5]\,
      S(4) => \out_col_index_fu_180_reg_n_2_[4]\,
      S(3) => \out_col_index_fu_180_reg_n_2_[3]\,
      S(2) => \out_col_index_fu_180_reg_n_2_[2]\,
      S(1) => \out_col_index_fu_180_reg_n_2_[1]\,
      S(0) => \out_col_index_fu_180[0]_i_5_n_2\
    );
\out_col_index_fu_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_15\,
      Q => out_col_index_fu_180_reg(10),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_14\,
      Q => out_col_index_fu_180_reg(11),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_13\,
      Q => out_col_index_fu_180_reg(12),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_12\,
      Q => out_col_index_fu_180_reg(13),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_11\,
      Q => out_col_index_fu_180_reg(14),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_10\,
      Q => out_col_index_fu_180_reg(15),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_17\,
      Q => out_col_index_fu_180_reg(16),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_fu_180_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \out_col_index_fu_180_reg[16]_i_1_n_2\,
      CO(6) => \out_col_index_fu_180_reg[16]_i_1_n_3\,
      CO(5) => \out_col_index_fu_180_reg[16]_i_1_n_4\,
      CO(4) => \out_col_index_fu_180_reg[16]_i_1_n_5\,
      CO(3) => \out_col_index_fu_180_reg[16]_i_1_n_6\,
      CO(2) => \out_col_index_fu_180_reg[16]_i_1_n_7\,
      CO(1) => \out_col_index_fu_180_reg[16]_i_1_n_8\,
      CO(0) => \out_col_index_fu_180_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_fu_180_reg[16]_i_1_n_10\,
      O(6) => \out_col_index_fu_180_reg[16]_i_1_n_11\,
      O(5) => \out_col_index_fu_180_reg[16]_i_1_n_12\,
      O(4) => \out_col_index_fu_180_reg[16]_i_1_n_13\,
      O(3) => \out_col_index_fu_180_reg[16]_i_1_n_14\,
      O(2) => \out_col_index_fu_180_reg[16]_i_1_n_15\,
      O(1) => \out_col_index_fu_180_reg[16]_i_1_n_16\,
      O(0) => \out_col_index_fu_180_reg[16]_i_1_n_17\,
      S(7 downto 0) => out_col_index_fu_180_reg(23 downto 16)
    );
\out_col_index_fu_180_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_16\,
      Q => out_col_index_fu_180_reg(17),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_15\,
      Q => out_col_index_fu_180_reg(18),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_14\,
      Q => out_col_index_fu_180_reg(19),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_16\,
      Q => \out_col_index_fu_180_reg_n_2_[1]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_13\,
      Q => out_col_index_fu_180_reg(20),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_12\,
      Q => out_col_index_fu_180_reg(21),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_11\,
      Q => out_col_index_fu_180_reg(22),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[16]_i_1_n_10\,
      Q => out_col_index_fu_180_reg(23),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_17\,
      Q => out_col_index_fu_180_reg(24),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_fu_180_reg[16]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_out_col_index_fu_180_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \out_col_index_fu_180_reg[24]_i_1_n_3\,
      CO(5) => \out_col_index_fu_180_reg[24]_i_1_n_4\,
      CO(4) => \out_col_index_fu_180_reg[24]_i_1_n_5\,
      CO(3) => \out_col_index_fu_180_reg[24]_i_1_n_6\,
      CO(2) => \out_col_index_fu_180_reg[24]_i_1_n_7\,
      CO(1) => \out_col_index_fu_180_reg[24]_i_1_n_8\,
      CO(0) => \out_col_index_fu_180_reg[24]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_fu_180_reg[24]_i_1_n_10\,
      O(6) => \out_col_index_fu_180_reg[24]_i_1_n_11\,
      O(5) => \out_col_index_fu_180_reg[24]_i_1_n_12\,
      O(4) => \out_col_index_fu_180_reg[24]_i_1_n_13\,
      O(3) => \out_col_index_fu_180_reg[24]_i_1_n_14\,
      O(2) => \out_col_index_fu_180_reg[24]_i_1_n_15\,
      O(1) => \out_col_index_fu_180_reg[24]_i_1_n_16\,
      O(0) => \out_col_index_fu_180_reg[24]_i_1_n_17\,
      S(7 downto 0) => out_col_index_fu_180_reg(31 downto 24)
    );
\out_col_index_fu_180_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_16\,
      Q => out_col_index_fu_180_reg(25),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_15\,
      Q => out_col_index_fu_180_reg(26),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_14\,
      Q => out_col_index_fu_180_reg(27),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_13\,
      Q => out_col_index_fu_180_reg(28),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_12\,
      Q => out_col_index_fu_180_reg(29),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_15\,
      Q => \out_col_index_fu_180_reg_n_2_[2]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_11\,
      Q => out_col_index_fu_180_reg(30),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[24]_i_1_n_10\,
      Q => out_col_index_fu_180_reg(31),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_14\,
      Q => \out_col_index_fu_180_reg_n_2_[3]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_13\,
      Q => \out_col_index_fu_180_reg_n_2_[4]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_12\,
      Q => \out_col_index_fu_180_reg_n_2_[5]\,
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_11\,
      Q => out_col_index_fu_180_reg(6),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[0]_i_3_n_10\,
      Q => out_col_index_fu_180_reg(7),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_17\,
      Q => out_col_index_fu_180_reg(8),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\out_col_index_fu_180_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_col_index_fu_180_reg[0]_i_3_n_2\,
      CI_TOP => '0',
      CO(7) => \out_col_index_fu_180_reg[8]_i_1_n_2\,
      CO(6) => \out_col_index_fu_180_reg[8]_i_1_n_3\,
      CO(5) => \out_col_index_fu_180_reg[8]_i_1_n_4\,
      CO(4) => \out_col_index_fu_180_reg[8]_i_1_n_5\,
      CO(3) => \out_col_index_fu_180_reg[8]_i_1_n_6\,
      CO(2) => \out_col_index_fu_180_reg[8]_i_1_n_7\,
      CO(1) => \out_col_index_fu_180_reg[8]_i_1_n_8\,
      CO(0) => \out_col_index_fu_180_reg[8]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \out_col_index_fu_180_reg[8]_i_1_n_10\,
      O(6) => \out_col_index_fu_180_reg[8]_i_1_n_11\,
      O(5) => \out_col_index_fu_180_reg[8]_i_1_n_12\,
      O(4) => \out_col_index_fu_180_reg[8]_i_1_n_13\,
      O(3) => \out_col_index_fu_180_reg[8]_i_1_n_14\,
      O(2) => \out_col_index_fu_180_reg[8]_i_1_n_15\,
      O(1) => \out_col_index_fu_180_reg[8]_i_1_n_16\,
      O(0) => \out_col_index_fu_180_reg[8]_i_1_n_17\,
      S(7 downto 0) => out_col_index_fu_180_reg(15 downto 8)
    );
\out_col_index_fu_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_col_index_fu_1800,
      D => \out_col_index_fu_180_reg[8]_i_1_n_16\,
      Q => out_col_index_fu_180_reg(9),
      R => \out_col_index_fu_180[0]_i_1_n_2\
    );
\p_Result_6_reg_2632[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => icmp_ln686_reg_2396_pp1_iter5_reg,
      O => ouput_buffer_0_0_V_addr_1_reg_26440
    );
\p_Result_6_reg_2632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_0_0_V_addr_1_reg_26440,
      D => p_Val2_5_reg_366_reg(0),
      Q => p_Result_6_reg_2632,
      R => '0'
    );
\p_Val2_10_reg_344[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => icmp_ln204_fu_1109_p2,
      O => \p_Val2_10_reg_344[1]_i_1_n_2\
    );
\p_Val2_10_reg_344[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[8]\,
      O => \p_Val2_10_reg_344[1]_i_3_n_2\
    );
\p_Val2_10_reg_344[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[7]\,
      O => \p_Val2_10_reg_344[1]_i_4_n_2\
    );
\p_Val2_10_reg_344[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[6]\,
      O => \p_Val2_10_reg_344[1]_i_5_n_2\
    );
\p_Val2_10_reg_344[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[4]\,
      O => \p_Val2_10_reg_344[1]_i_6_n_2\
    );
\p_Val2_10_reg_344[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[3]\,
      O => \p_Val2_10_reg_344[1]_i_7_n_2\
    );
\p_Val2_10_reg_344[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[1]\,
      O => \p_Val2_10_reg_344[1]_i_8_n_2\
    );
\p_Val2_10_reg_344[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[14]\,
      O => \p_Val2_10_reg_344[9]_i_2_n_2\
    );
\p_Val2_10_reg_344[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[11]\,
      O => \p_Val2_10_reg_344[9]_i_3_n_2\
    );
\p_Val2_10_reg_344[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_10_reg_344_reg_n_2_[9]\,
      O => \p_Val2_10_reg_344[9]_i_4_n_2\
    );
\p_Val2_10_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_16\,
      Q => \p_Val2_10_reg_344_reg_n_2_[10]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_15\,
      Q => \p_Val2_10_reg_344_reg_n_2_[11]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_14\,
      Q => \p_Val2_10_reg_344_reg_n_2_[12]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_13\,
      Q => \p_Val2_10_reg_344_reg_n_2_[13]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_12\,
      Q => \p_Val2_10_reg_344_reg_n_2_[14]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_11\,
      Q => \p_Val2_10_reg_344_reg_n_2_[15]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_10\,
      Q => p_Result_s_34_fu_1076_p4(0),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_17\,
      Q => p_Result_s_34_fu_1076_p4(1),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_10_reg_344_reg[9]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \p_Val2_10_reg_344_reg[17]_i_1_n_2\,
      CO(6) => \p_Val2_10_reg_344_reg[17]_i_1_n_3\,
      CO(5) => \p_Val2_10_reg_344_reg[17]_i_1_n_4\,
      CO(4) => \p_Val2_10_reg_344_reg[17]_i_1_n_5\,
      CO(3) => \p_Val2_10_reg_344_reg[17]_i_1_n_6\,
      CO(2) => \p_Val2_10_reg_344_reg[17]_i_1_n_7\,
      CO(1) => \p_Val2_10_reg_344_reg[17]_i_1_n_8\,
      CO(0) => \p_Val2_10_reg_344_reg[17]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_Val2_10_reg_344_reg[17]_i_1_n_10\,
      O(6) => \p_Val2_10_reg_344_reg[17]_i_1_n_11\,
      O(5) => \p_Val2_10_reg_344_reg[17]_i_1_n_12\,
      O(4) => \p_Val2_10_reg_344_reg[17]_i_1_n_13\,
      O(3) => \p_Val2_10_reg_344_reg[17]_i_1_n_14\,
      O(2) => \p_Val2_10_reg_344_reg[17]_i_1_n_15\,
      O(1) => \p_Val2_10_reg_344_reg[17]_i_1_n_16\,
      O(0) => \p_Val2_10_reg_344_reg[17]_i_1_n_17\,
      S(7 downto 0) => p_Result_s_34_fu_1076_p4(8 downto 1)
    );
\p_Val2_10_reg_344_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_16\,
      Q => p_Result_s_34_fu_1076_p4(2),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_15\,
      Q => p_Result_s_34_fu_1076_p4(3),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_17\,
      Q => \p_Val2_10_reg_344_reg_n_2_[1]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_Val2_10_reg_344_reg[1]_i_2_n_2\,
      CO(6) => \p_Val2_10_reg_344_reg[1]_i_2_n_3\,
      CO(5) => \p_Val2_10_reg_344_reg[1]_i_2_n_4\,
      CO(4) => \p_Val2_10_reg_344_reg[1]_i_2_n_5\,
      CO(3) => \p_Val2_10_reg_344_reg[1]_i_2_n_6\,
      CO(2) => \p_Val2_10_reg_344_reg[1]_i_2_n_7\,
      CO(1) => \p_Val2_10_reg_344_reg[1]_i_2_n_8\,
      CO(0) => \p_Val2_10_reg_344_reg[1]_i_2_n_9\,
      DI(7 downto 0) => B"11101101",
      O(7) => \p_Val2_10_reg_344_reg[1]_i_2_n_10\,
      O(6) => \p_Val2_10_reg_344_reg[1]_i_2_n_11\,
      O(5) => \p_Val2_10_reg_344_reg[1]_i_2_n_12\,
      O(4) => \p_Val2_10_reg_344_reg[1]_i_2_n_13\,
      O(3) => \p_Val2_10_reg_344_reg[1]_i_2_n_14\,
      O(2) => \p_Val2_10_reg_344_reg[1]_i_2_n_15\,
      O(1) => \p_Val2_10_reg_344_reg[1]_i_2_n_16\,
      O(0) => \p_Val2_10_reg_344_reg[1]_i_2_n_17\,
      S(7) => \p_Val2_10_reg_344[1]_i_3_n_2\,
      S(6) => \p_Val2_10_reg_344[1]_i_4_n_2\,
      S(5) => \p_Val2_10_reg_344[1]_i_5_n_2\,
      S(4) => \p_Val2_10_reg_344_reg_n_2_[5]\,
      S(3) => \p_Val2_10_reg_344[1]_i_6_n_2\,
      S(2) => \p_Val2_10_reg_344[1]_i_7_n_2\,
      S(1) => \p_Val2_10_reg_344_reg_n_2_[2]\,
      S(0) => \p_Val2_10_reg_344[1]_i_8_n_2\
    );
\p_Val2_10_reg_344_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_14\,
      Q => p_Result_s_34_fu_1076_p4(4),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_13\,
      Q => p_Result_s_34_fu_1076_p4(5),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_12\,
      Q => p_Result_s_34_fu_1076_p4(6),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_11\,
      Q => p_Result_s_34_fu_1076_p4(7),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[17]_i_1_n_10\,
      Q => p_Result_s_34_fu_1076_p4(8),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_17\,
      Q => p_Result_s_34_fu_1076_p4(9),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_10_reg_344_reg[17]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_Val2_10_reg_344_reg[25]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \p_Val2_10_reg_344_reg[25]_i_1_n_4\,
      CO(4) => \p_Val2_10_reg_344_reg[25]_i_1_n_5\,
      CO(3) => \p_Val2_10_reg_344_reg[25]_i_1_n_6\,
      CO(2) => \p_Val2_10_reg_344_reg[25]_i_1_n_7\,
      CO(1) => \p_Val2_10_reg_344_reg[25]_i_1_n_8\,
      CO(0) => \p_Val2_10_reg_344_reg[25]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_p_Val2_10_reg_344_reg[25]_i_1_O_UNCONNECTED\(7),
      O(6) => \p_Val2_10_reg_344_reg[25]_i_1_n_11\,
      O(5) => \p_Val2_10_reg_344_reg[25]_i_1_n_12\,
      O(4) => \p_Val2_10_reg_344_reg[25]_i_1_n_13\,
      O(3) => \p_Val2_10_reg_344_reg[25]_i_1_n_14\,
      O(2) => \p_Val2_10_reg_344_reg[25]_i_1_n_15\,
      O(1) => \p_Val2_10_reg_344_reg[25]_i_1_n_16\,
      O(0) => \p_Val2_10_reg_344_reg[25]_i_1_n_17\,
      S(7) => '0',
      S(6 downto 0) => p_Result_s_34_fu_1076_p4(15 downto 9)
    );
\p_Val2_10_reg_344_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_16\,
      Q => p_Result_s_34_fu_1076_p4(10),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_15\,
      Q => p_Result_s_34_fu_1076_p4(11),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_14\,
      Q => p_Result_s_34_fu_1076_p4(12),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_13\,
      Q => p_Result_s_34_fu_1076_p4(13),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_16\,
      Q => \p_Val2_10_reg_344_reg_n_2_[2]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_12\,
      Q => p_Result_s_34_fu_1076_p4(14),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[25]_i_1_n_11\,
      Q => p_Result_s_34_fu_1076_p4(15),
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_15\,
      Q => \p_Val2_10_reg_344_reg_n_2_[3]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_14\,
      Q => \p_Val2_10_reg_344_reg_n_2_[4]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_13\,
      Q => \p_Val2_10_reg_344_reg_n_2_[5]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_12\,
      Q => \p_Val2_10_reg_344_reg_n_2_[6]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_11\,
      Q => \p_Val2_10_reg_344_reg_n_2_[7]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[1]_i_2_n_10\,
      Q => \p_Val2_10_reg_344_reg_n_2_[8]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Val2_10_reg_344[1]_i_1_n_2\,
      D => \p_Val2_10_reg_344_reg[9]_i_1_n_17\,
      Q => \p_Val2_10_reg_344_reg_n_2_[9]\,
      R => ap_CS_fsm_state3
    );
\p_Val2_10_reg_344_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_10_reg_344_reg[1]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \p_Val2_10_reg_344_reg[9]_i_1_n_2\,
      CO(6) => \p_Val2_10_reg_344_reg[9]_i_1_n_3\,
      CO(5) => \p_Val2_10_reg_344_reg[9]_i_1_n_4\,
      CO(4) => \p_Val2_10_reg_344_reg[9]_i_1_n_5\,
      CO(3) => \p_Val2_10_reg_344_reg[9]_i_1_n_6\,
      CO(2) => \p_Val2_10_reg_344_reg[9]_i_1_n_7\,
      CO(1) => \p_Val2_10_reg_344_reg[9]_i_1_n_8\,
      CO(0) => \p_Val2_10_reg_344_reg[9]_i_1_n_9\,
      DI(7 downto 0) => B"00100101",
      O(7) => \p_Val2_10_reg_344_reg[9]_i_1_n_10\,
      O(6) => \p_Val2_10_reg_344_reg[9]_i_1_n_11\,
      O(5) => \p_Val2_10_reg_344_reg[9]_i_1_n_12\,
      O(4) => \p_Val2_10_reg_344_reg[9]_i_1_n_13\,
      O(3) => \p_Val2_10_reg_344_reg[9]_i_1_n_14\,
      O(2) => \p_Val2_10_reg_344_reg[9]_i_1_n_15\,
      O(1) => \p_Val2_10_reg_344_reg[9]_i_1_n_16\,
      O(0) => \p_Val2_10_reg_344_reg[9]_i_1_n_17\,
      S(7) => p_Result_s_34_fu_1076_p4(0),
      S(6) => \p_Val2_10_reg_344_reg_n_2_[15]\,
      S(5) => \p_Val2_10_reg_344[9]_i_2_n_2\,
      S(4) => \p_Val2_10_reg_344_reg_n_2_[13]\,
      S(3) => \p_Val2_10_reg_344_reg_n_2_[12]\,
      S(2) => \p_Val2_10_reg_344[9]_i_3_n_2\,
      S(1) => \p_Val2_10_reg_344_reg_n_2_[10]\,
      S(0) => \p_Val2_10_reg_344[9]_i_4_n_2\
    );
\p_Val2_5_reg_366[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_366_reg(0),
      O => add_ln695_2_fu_1425_p2(0)
    );
\p_Val2_5_reg_366[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln686_reg_2396_pp1_iter5_reg,
      I2 => \^ap_block_pp1_stage0_subdone\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => icmp_ln204_reg_2516_pp1_iter5_reg,
      O => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => icmp_ln686_reg_2396_pp1_iter5_reg,
      I3 => xor_ln894_reg_2511_pp1_iter5_reg,
      I4 => icmp_ln204_reg_2516_pp1_iter5_reg,
      O => p_Val2_5_reg_366
    );
\p_Val2_5_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(0),
      Q => p_Val2_5_reg_366_reg(0),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(1),
      Q => p_Val2_5_reg_366_reg(1),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(2),
      Q => p_Val2_5_reg_366_reg(2),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(3),
      Q => p_Val2_5_reg_366_reg(3),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(4),
      Q => p_Val2_5_reg_366_reg(4),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(5),
      Q => p_Val2_5_reg_366_reg(5),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(6),
      Q => p_Val2_5_reg_366_reg(6),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(7),
      Q => p_Val2_5_reg_366_reg(7),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_366,
      D => add_ln695_2_fu_1425_p2(8),
      Q => p_Val2_5_reg_366_reg(8),
      R => \p_Val2_5_reg_366[8]_i_1_n_2\
    );
\p_Val2_5_reg_366_reg[8]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => p_Val2_5_reg_366_reg(0),
      CI_TOP => '0',
      CO(7) => \NLW_p_Val2_5_reg_366_reg[8]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \p_Val2_5_reg_366_reg[8]_i_3_n_3\,
      CO(5) => \p_Val2_5_reg_366_reg[8]_i_3_n_4\,
      CO(4) => \p_Val2_5_reg_366_reg[8]_i_3_n_5\,
      CO(3) => \p_Val2_5_reg_366_reg[8]_i_3_n_6\,
      CO(2) => \p_Val2_5_reg_366_reg[8]_i_3_n_7\,
      CO(1) => \p_Val2_5_reg_366_reg[8]_i_3_n_8\,
      CO(0) => \p_Val2_5_reg_366_reg[8]_i_3_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln695_2_fu_1425_p2(8 downto 1),
      S(7 downto 0) => p_Val2_5_reg_366_reg(8 downto 1)
    );
\p_Val2_8_reg_2617[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(7),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(7),
      O => \p_Val2_8_reg_2617[0]_i_2_n_2\
    );
\p_Val2_8_reg_2617[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(6),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(6),
      O => \p_Val2_8_reg_2617[0]_i_3_n_2\
    );
\p_Val2_8_reg_2617[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_Val2_9_reg_321(5),
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => p_Val2_8_reg_2617_reg(5),
      O => \p_Val2_8_reg_2617[0]_i_4_n_2\
    );
\p_Val2_8_reg_2617[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(4),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(4),
      O => \p_Val2_8_reg_2617[0]_i_5_n_2\
    );
\p_Val2_8_reg_2617[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(3),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(3),
      O => \p_Val2_8_reg_2617[0]_i_6_n_2\
    );
\p_Val2_8_reg_2617[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(2),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(2),
      O => \p_Val2_8_reg_2617[0]_i_7_n_2\
    );
\p_Val2_8_reg_2617[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(1),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(1),
      O => \p_Val2_8_reg_2617[0]_i_8_n_2\
    );
\p_Val2_8_reg_2617[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(0),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(0),
      O => \p_Val2_8_reg_2617[0]_i_9_n_2\
    );
\p_Val2_8_reg_2617[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(23),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(23),
      O => \p_Val2_8_reg_2617[16]_i_2_n_2\
    );
\p_Val2_8_reg_2617[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(22),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(22),
      O => \p_Val2_8_reg_2617[16]_i_3_n_2\
    );
\p_Val2_8_reg_2617[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(21),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(21),
      O => \p_Val2_8_reg_2617[16]_i_4_n_2\
    );
\p_Val2_8_reg_2617[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(20),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(20),
      O => \p_Val2_8_reg_2617[16]_i_5_n_2\
    );
\p_Val2_8_reg_2617[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(19),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(19),
      O => \p_Val2_8_reg_2617[16]_i_6_n_2\
    );
\p_Val2_8_reg_2617[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(18),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(18),
      O => \p_Val2_8_reg_2617[16]_i_7_n_2\
    );
\p_Val2_8_reg_2617[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(17),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(17),
      O => \p_Val2_8_reg_2617[16]_i_8_n_2\
    );
\p_Val2_8_reg_2617[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(16),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(16),
      O => \p_Val2_8_reg_2617[16]_i_9_n_2\
    );
\p_Val2_8_reg_2617[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(31),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(31),
      O => \p_Val2_8_reg_2617[24]_i_2_n_2\
    );
\p_Val2_8_reg_2617[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(30),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(30),
      O => \p_Val2_8_reg_2617[24]_i_3_n_2\
    );
\p_Val2_8_reg_2617[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(29),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(29),
      O => \p_Val2_8_reg_2617[24]_i_4_n_2\
    );
\p_Val2_8_reg_2617[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(28),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(28),
      O => \p_Val2_8_reg_2617[24]_i_5_n_2\
    );
\p_Val2_8_reg_2617[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(27),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(27),
      O => \p_Val2_8_reg_2617[24]_i_6_n_2\
    );
\p_Val2_8_reg_2617[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(26),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(26),
      O => \p_Val2_8_reg_2617[24]_i_7_n_2\
    );
\p_Val2_8_reg_2617[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(25),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(25),
      O => \p_Val2_8_reg_2617[24]_i_8_n_2\
    );
\p_Val2_8_reg_2617[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(24),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(24),
      O => \p_Val2_8_reg_2617[24]_i_9_n_2\
    );
\p_Val2_8_reg_2617[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(15),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(15),
      O => \p_Val2_8_reg_2617[8]_i_2_n_2\
    );
\p_Val2_8_reg_2617[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(14),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(14),
      I4 => icmp_ln204_fu_1109_p2,
      O => \p_Val2_8_reg_2617[8]_i_3_n_2\
    );
\p_Val2_8_reg_2617[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(13),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(13),
      O => \p_Val2_8_reg_2617[8]_i_4_n_2\
    );
\p_Val2_8_reg_2617[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(12),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(12),
      O => \p_Val2_8_reg_2617[8]_i_5_n_2\
    );
\p_Val2_8_reg_2617[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(11),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(11),
      O => \p_Val2_8_reg_2617[8]_i_6_n_2\
    );
\p_Val2_8_reg_2617[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_Val2_8_reg_2617_reg(10),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => p_Val2_9_reg_321(10),
      O => \p_Val2_8_reg_2617[8]_i_7_n_2\
    );
\p_Val2_8_reg_2617[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(9),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(9),
      O => \p_Val2_8_reg_2617[8]_i_8_n_2\
    );
\p_Val2_8_reg_2617[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => icmp_ln204_fu_1109_p2,
      I1 => p_Val2_9_reg_321(8),
      I2 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter5,
      I4 => p_Val2_8_reg_2617_reg(8),
      O => \p_Val2_8_reg_2617[8]_i_9_n_2\
    );
\p_Val2_8_reg_2617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_17\,
      Q => p_Val2_8_reg_2617_reg(0),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_Val2_8_reg_2617_reg[0]_i_1_n_2\,
      CO(6) => \p_Val2_8_reg_2617_reg[0]_i_1_n_3\,
      CO(5) => \p_Val2_8_reg_2617_reg[0]_i_1_n_4\,
      CO(4) => \p_Val2_8_reg_2617_reg[0]_i_1_n_5\,
      CO(3) => \p_Val2_8_reg_2617_reg[0]_i_1_n_6\,
      CO(2) => \p_Val2_8_reg_2617_reg[0]_i_1_n_7\,
      CO(1) => \p_Val2_8_reg_2617_reg[0]_i_1_n_8\,
      CO(0) => \p_Val2_8_reg_2617_reg[0]_i_1_n_9\,
      DI(7) => icmp_ln204_fu_1109_p2,
      DI(6) => icmp_ln204_fu_1109_p2,
      DI(5) => '0',
      DI(4) => icmp_ln204_fu_1109_p2,
      DI(3) => icmp_ln204_fu_1109_p2,
      DI(2) => '0',
      DI(1) => icmp_ln204_fu_1109_p2,
      DI(0) => '0',
      O(7) => \p_Val2_8_reg_2617_reg[0]_i_1_n_10\,
      O(6) => \p_Val2_8_reg_2617_reg[0]_i_1_n_11\,
      O(5) => \p_Val2_8_reg_2617_reg[0]_i_1_n_12\,
      O(4) => \p_Val2_8_reg_2617_reg[0]_i_1_n_13\,
      O(3) => \p_Val2_8_reg_2617_reg[0]_i_1_n_14\,
      O(2) => \p_Val2_8_reg_2617_reg[0]_i_1_n_15\,
      O(1) => \p_Val2_8_reg_2617_reg[0]_i_1_n_16\,
      O(0) => \p_Val2_8_reg_2617_reg[0]_i_1_n_17\,
      S(7) => \p_Val2_8_reg_2617[0]_i_2_n_2\,
      S(6) => \p_Val2_8_reg_2617[0]_i_3_n_2\,
      S(5) => \p_Val2_8_reg_2617[0]_i_4_n_2\,
      S(4) => \p_Val2_8_reg_2617[0]_i_5_n_2\,
      S(3) => \p_Val2_8_reg_2617[0]_i_6_n_2\,
      S(2) => \p_Val2_8_reg_2617[0]_i_7_n_2\,
      S(1) => \p_Val2_8_reg_2617[0]_i_8_n_2\,
      S(0) => \p_Val2_8_reg_2617[0]_i_9_n_2\
    );
\p_Val2_8_reg_2617_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_15\,
      Q => p_Val2_8_reg_2617_reg(10),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_14\,
      Q => p_Val2_8_reg_2617_reg(11),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_13\,
      Q => p_Val2_8_reg_2617_reg(12),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_12\,
      Q => p_Val2_8_reg_2617_reg(13),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_11\,
      Q => p_Val2_8_reg_2617_reg(14),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_10\,
      Q => p_Val2_8_reg_2617_reg(15),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_17\,
      Q => p_Val2_8_reg_2617_reg(16),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_8_reg_2617_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \p_Val2_8_reg_2617_reg[16]_i_1_n_2\,
      CO(6) => \p_Val2_8_reg_2617_reg[16]_i_1_n_3\,
      CO(5) => \p_Val2_8_reg_2617_reg[16]_i_1_n_4\,
      CO(4) => \p_Val2_8_reg_2617_reg[16]_i_1_n_5\,
      CO(3) => \p_Val2_8_reg_2617_reg[16]_i_1_n_6\,
      CO(2) => \p_Val2_8_reg_2617_reg[16]_i_1_n_7\,
      CO(1) => \p_Val2_8_reg_2617_reg[16]_i_1_n_8\,
      CO(0) => \p_Val2_8_reg_2617_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_Val2_8_reg_2617_reg[16]_i_1_n_10\,
      O(6) => \p_Val2_8_reg_2617_reg[16]_i_1_n_11\,
      O(5) => \p_Val2_8_reg_2617_reg[16]_i_1_n_12\,
      O(4) => \p_Val2_8_reg_2617_reg[16]_i_1_n_13\,
      O(3) => \p_Val2_8_reg_2617_reg[16]_i_1_n_14\,
      O(2) => \p_Val2_8_reg_2617_reg[16]_i_1_n_15\,
      O(1) => \p_Val2_8_reg_2617_reg[16]_i_1_n_16\,
      O(0) => \p_Val2_8_reg_2617_reg[16]_i_1_n_17\,
      S(7) => \p_Val2_8_reg_2617[16]_i_2_n_2\,
      S(6) => \p_Val2_8_reg_2617[16]_i_3_n_2\,
      S(5) => \p_Val2_8_reg_2617[16]_i_4_n_2\,
      S(4) => \p_Val2_8_reg_2617[16]_i_5_n_2\,
      S(3) => \p_Val2_8_reg_2617[16]_i_6_n_2\,
      S(2) => \p_Val2_8_reg_2617[16]_i_7_n_2\,
      S(1) => \p_Val2_8_reg_2617[16]_i_8_n_2\,
      S(0) => \p_Val2_8_reg_2617[16]_i_9_n_2\
    );
\p_Val2_8_reg_2617_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_16\,
      Q => p_Val2_8_reg_2617_reg(17),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_15\,
      Q => p_Val2_8_reg_2617_reg(18),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_14\,
      Q => p_Val2_8_reg_2617_reg(19),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_16\,
      Q => p_Val2_8_reg_2617_reg(1),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_13\,
      Q => p_Val2_8_reg_2617_reg(20),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_12\,
      Q => p_Val2_8_reg_2617_reg(21),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_11\,
      Q => p_Val2_8_reg_2617_reg(22),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[16]_i_1_n_10\,
      Q => p_Val2_8_reg_2617_reg(23),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_17\,
      Q => p_Val2_8_reg_2617_reg(24),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_8_reg_2617_reg[16]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_p_Val2_8_reg_2617_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \p_Val2_8_reg_2617_reg[24]_i_1_n_3\,
      CO(5) => \p_Val2_8_reg_2617_reg[24]_i_1_n_4\,
      CO(4) => \p_Val2_8_reg_2617_reg[24]_i_1_n_5\,
      CO(3) => \p_Val2_8_reg_2617_reg[24]_i_1_n_6\,
      CO(2) => \p_Val2_8_reg_2617_reg[24]_i_1_n_7\,
      CO(1) => \p_Val2_8_reg_2617_reg[24]_i_1_n_8\,
      CO(0) => \p_Val2_8_reg_2617_reg[24]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_Val2_8_reg_2617_reg[24]_i_1_n_10\,
      O(6) => \p_Val2_8_reg_2617_reg[24]_i_1_n_11\,
      O(5) => \p_Val2_8_reg_2617_reg[24]_i_1_n_12\,
      O(4) => \p_Val2_8_reg_2617_reg[24]_i_1_n_13\,
      O(3) => \p_Val2_8_reg_2617_reg[24]_i_1_n_14\,
      O(2) => \p_Val2_8_reg_2617_reg[24]_i_1_n_15\,
      O(1) => \p_Val2_8_reg_2617_reg[24]_i_1_n_16\,
      O(0) => \p_Val2_8_reg_2617_reg[24]_i_1_n_17\,
      S(7) => \p_Val2_8_reg_2617[24]_i_2_n_2\,
      S(6) => \p_Val2_8_reg_2617[24]_i_3_n_2\,
      S(5) => \p_Val2_8_reg_2617[24]_i_4_n_2\,
      S(4) => \p_Val2_8_reg_2617[24]_i_5_n_2\,
      S(3) => \p_Val2_8_reg_2617[24]_i_6_n_2\,
      S(2) => \p_Val2_8_reg_2617[24]_i_7_n_2\,
      S(1) => \p_Val2_8_reg_2617[24]_i_8_n_2\,
      S(0) => \p_Val2_8_reg_2617[24]_i_9_n_2\
    );
\p_Val2_8_reg_2617_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_16\,
      Q => p_Val2_8_reg_2617_reg(25),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_15\,
      Q => p_Val2_8_reg_2617_reg(26),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_14\,
      Q => p_Val2_8_reg_2617_reg(27),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_13\,
      Q => p_Val2_8_reg_2617_reg(28),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_12\,
      Q => p_Val2_8_reg_2617_reg(29),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_15\,
      Q => p_Val2_8_reg_2617_reg(2),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_11\,
      Q => p_Val2_8_reg_2617_reg(30),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[24]_i_1_n_10\,
      Q => p_Val2_8_reg_2617_reg(31),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_14\,
      Q => p_Val2_8_reg_2617_reg(3),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_13\,
      Q => p_Val2_8_reg_2617_reg(4),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_12\,
      Q => p_Val2_8_reg_2617_reg(5),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_11\,
      Q => p_Val2_8_reg_2617_reg(6),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[0]_i_1_n_10\,
      Q => p_Val2_8_reg_2617_reg(7),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_17\,
      Q => p_Val2_8_reg_2617_reg(8),
      R => '0'
    );
\p_Val2_8_reg_2617_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_Val2_8_reg_2617_reg[0]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \p_Val2_8_reg_2617_reg[8]_i_1_n_2\,
      CO(6) => \p_Val2_8_reg_2617_reg[8]_i_1_n_3\,
      CO(5) => \p_Val2_8_reg_2617_reg[8]_i_1_n_4\,
      CO(4) => \p_Val2_8_reg_2617_reg[8]_i_1_n_5\,
      CO(3) => \p_Val2_8_reg_2617_reg[8]_i_1_n_6\,
      CO(2) => \p_Val2_8_reg_2617_reg[8]_i_1_n_7\,
      CO(1) => \p_Val2_8_reg_2617_reg[8]_i_1_n_8\,
      CO(0) => \p_Val2_8_reg_2617_reg[8]_i_1_n_9\,
      DI(7) => '0',
      DI(6) => icmp_ln204_fu_1109_p2,
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln204_fu_1109_p2,
      DI(2) => '0',
      DI(1) => icmp_ln204_fu_1109_p2,
      DI(0) => icmp_ln204_fu_1109_p2,
      O(7) => \p_Val2_8_reg_2617_reg[8]_i_1_n_10\,
      O(6) => \p_Val2_8_reg_2617_reg[8]_i_1_n_11\,
      O(5) => \p_Val2_8_reg_2617_reg[8]_i_1_n_12\,
      O(4) => \p_Val2_8_reg_2617_reg[8]_i_1_n_13\,
      O(3) => \p_Val2_8_reg_2617_reg[8]_i_1_n_14\,
      O(2) => \p_Val2_8_reg_2617_reg[8]_i_1_n_15\,
      O(1) => \p_Val2_8_reg_2617_reg[8]_i_1_n_16\,
      O(0) => \p_Val2_8_reg_2617_reg[8]_i_1_n_17\,
      S(7) => \p_Val2_8_reg_2617[8]_i_2_n_2\,
      S(6) => \p_Val2_8_reg_2617[8]_i_3_n_2\,
      S(5) => \p_Val2_8_reg_2617[8]_i_4_n_2\,
      S(4) => \p_Val2_8_reg_2617[8]_i_5_n_2\,
      S(3) => \p_Val2_8_reg_2617[8]_i_6_n_2\,
      S(2) => \p_Val2_8_reg_2617[8]_i_7_n_2\,
      S(1) => \p_Val2_8_reg_2617[8]_i_8_n_2\,
      S(0) => \p_Val2_8_reg_2617[8]_i_9_n_2\
    );
\p_Val2_8_reg_2617_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_index_write_counter679_load_08652496_reg_3551,
      D => \p_Val2_8_reg_2617_reg[8]_i_1_n_16\,
      Q => p_Val2_8_reg_2617_reg(9),
      R => '0'
    );
\p_Val2_9_reg_321[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      O => Yaxis_overlap_en_2_reg_3320
    );
\p_Val2_9_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(0),
      Q => p_Val2_9_reg_321(0),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(10),
      Q => p_Val2_9_reg_321(10),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(11),
      Q => p_Val2_9_reg_321(11),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(12),
      Q => p_Val2_9_reg_321(12),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(13),
      Q => p_Val2_9_reg_321(13),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(14),
      Q => p_Val2_9_reg_321(14),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(15),
      Q => p_Val2_9_reg_321(15),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(16),
      Q => p_Val2_9_reg_321(16),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(17),
      Q => p_Val2_9_reg_321(17),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(18),
      Q => p_Val2_9_reg_321(18),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(19),
      Q => p_Val2_9_reg_321(19),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(1),
      Q => p_Val2_9_reg_321(1),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(20),
      Q => p_Val2_9_reg_321(20),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(21),
      Q => p_Val2_9_reg_321(21),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(22),
      Q => p_Val2_9_reg_321(22),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(23),
      Q => p_Val2_9_reg_321(23),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(24),
      Q => p_Val2_9_reg_321(24),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(25),
      Q => p_Val2_9_reg_321(25),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(26),
      Q => p_Val2_9_reg_321(26),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(27),
      Q => p_Val2_9_reg_321(27),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(28),
      Q => p_Val2_9_reg_321(28),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(29),
      Q => p_Val2_9_reg_321(29),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(2),
      Q => p_Val2_9_reg_321(2),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(30),
      Q => p_Val2_9_reg_321(30),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(31),
      Q => p_Val2_9_reg_321(31),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(3),
      Q => p_Val2_9_reg_321(3),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(4),
      Q => p_Val2_9_reg_321(4),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(5),
      Q => p_Val2_9_reg_321(5),
      R => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(6),
      Q => p_Val2_9_reg_321(6),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(7),
      Q => p_Val2_9_reg_321(7),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(8),
      Q => p_Val2_9_reg_321(8),
      S => ap_CS_fsm_state3
    );
\p_Val2_9_reg_321_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => Yaxis_overlap_en_2_reg_3320,
      D => p_Val2_8_reg_2617_reg(9),
      Q => p_Val2_9_reg_321(9),
      S => ap_CS_fsm_state3
    );
p_reg_reg_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(20),
      O => p_reg_reg_i_100_n_2
    );
p_reg_reg_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(19),
      O => p_reg_reg_i_101_n_2
    );
p_reg_reg_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(18),
      O => p_reg_reg_i_102_n_2
    );
p_reg_reg_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(17),
      O => p_reg_reg_i_103_n_2
    );
p_reg_reg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(31),
      O => p_reg_reg_i_105_n_2
    );
p_reg_reg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(30),
      O => p_reg_reg_i_106_n_2
    );
p_reg_reg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(29),
      O => p_reg_reg_i_107_n_2
    );
p_reg_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(28),
      O => p_reg_reg_i_108_n_2
    );
p_reg_reg_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(27),
      O => p_reg_reg_i_109_n_2
    );
p_reg_reg_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(26),
      O => p_reg_reg_i_110_n_2
    );
p_reg_reg_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(25),
      O => p_reg_reg_i_111_n_2
    );
p_reg_reg_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(6),
      I1 => add_ln1351_fu_704_p2(31),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_114_n_2
    );
p_reg_reg_i_115: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(5),
      I1 => add_ln1351_fu_704_p2(30),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_115_n_2
    );
p_reg_reg_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(4),
      I1 => add_ln1351_fu_704_p2(29),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_116_n_2
    );
p_reg_reg_i_117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(3),
      I1 => add_ln1351_fu_704_p2(28),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_117_n_2
    );
p_reg_reg_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(2),
      I1 => add_ln1351_fu_704_p2(27),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_118_n_2
    );
p_reg_reg_i_119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(1),
      I1 => add_ln1351_fu_704_p2(26),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_119_n_2
    );
p_reg_reg_i_120: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[31]_1\(0),
      I1 => add_ln1351_fu_704_p2(25),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_120_n_2
    );
p_reg_reg_i_121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(7),
      I1 => add_ln1351_fu_704_p2(24),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_121_n_2
    );
p_reg_reg_i_128: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_128_n_2,
      CO(6) => p_reg_reg_i_128_n_3,
      CO(5) => p_reg_reg_i_128_n_4,
      CO(4) => p_reg_reg_i_128_n_5,
      CO(3) => p_reg_reg_i_128_n_6,
      CO(2) => p_reg_reg_i_128_n_7,
      CO(1) => p_reg_reg_i_128_n_8,
      CO(0) => p_reg_reg_i_128_n_9,
      DI(7) => p_reg_reg_i_154_n_2,
      DI(6) => p_reg_reg_i_155_n_2,
      DI(5) => '0',
      DI(4) => p_reg_reg_i_156_n_2,
      DI(3) => p_reg_reg_i_157_n_2,
      DI(2) => p_reg_reg_i_158_n_2,
      DI(1) => p_reg_reg_i_159_n_2,
      DI(0) => p_reg_reg_i_160_n_2,
      O(7 downto 0) => NLW_p_reg_reg_i_128_O_UNCONNECTED(7 downto 0),
      S(7) => p_reg_reg_i_161_n_2,
      S(6) => p_reg_reg_i_162_n_2,
      S(5) => p_reg_reg_i_163_n_2,
      S(4) => p_reg_reg_i_164_n_2,
      S(3) => p_reg_reg_i_165_n_2,
      S(2) => p_reg_reg_i_166_n_2,
      S(1) => p_reg_reg_i_167_n_2,
      S(0) => p_reg_reg_i_168_n_2
    );
p_reg_reg_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(13),
      O => p_reg_reg_i_129_n_2
    );
p_reg_reg_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(12),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_130_n_2
    );
p_reg_reg_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(11),
      O => p_reg_reg_i_131_n_2
    );
p_reg_reg_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(10),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_132_n_2
    );
p_reg_reg_i_133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(9),
      O => p_reg_reg_i_133_n_2
    );
p_reg_reg_i_134: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(16),
      O => p_reg_reg_i_134_n_2
    );
p_reg_reg_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(15),
      O => p_reg_reg_i_135_n_2
    );
p_reg_reg_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(14),
      O => p_reg_reg_i_136_n_2
    );
p_reg_reg_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(13),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_137_n_2
    );
p_reg_reg_i_138: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(12),
      O => p_reg_reg_i_138_n_2
    );
p_reg_reg_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_139_n_2
    );
p_reg_reg_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(10),
      O => p_reg_reg_i_140_n_2
    );
p_reg_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_141_n_2
    );
p_reg_reg_i_142: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_143_n_2,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_142_n_2,
      CO(6) => p_reg_reg_i_142_n_3,
      CO(5) => p_reg_reg_i_142_n_4,
      CO(4) => p_reg_reg_i_142_n_5,
      CO(3) => p_reg_reg_i_142_n_6,
      CO(2) => p_reg_reg_i_142_n_7,
      CO(1) => p_reg_reg_i_142_n_8,
      CO(0) => p_reg_reg_i_142_n_9,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => add_ln1351_fu_704_p2(24 downto 17),
      S(7) => p_reg_reg_i_169_n_2,
      S(6) => p_reg_reg_i_170_n_2,
      S(5) => p_reg_reg_i_171_n_2,
      S(4) => p_reg_reg_i_172_n_2,
      S(3) => p_reg_reg_i_173_n_2,
      S(2) => p_reg_reg_i_174_n_2,
      S(1) => p_reg_reg_i_175_n_2,
      S(0) => p_reg_reg_i_176_n_2
    );
p_reg_reg_i_143: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_177_n_2,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_143_n_2,
      CO(6) => p_reg_reg_i_143_n_3,
      CO(5) => p_reg_reg_i_143_n_4,
      CO(4) => p_reg_reg_i_143_n_5,
      CO(3) => p_reg_reg_i_143_n_6,
      CO(2) => p_reg_reg_i_143_n_7,
      CO(1) => p_reg_reg_i_143_n_8,
      CO(0) => p_reg_reg_i_143_n_9,
      DI(7 downto 4) => B"1110",
      DI(3) => p_reg_reg_i_178_n_2,
      DI(2) => '0',
      DI(1) => p_reg_reg_i_179_n_2,
      DI(0) => '0',
      O(7) => add_ln1351_fu_704_p2(16),
      O(6 downto 0) => NLW_p_reg_reg_i_143_O_UNCONNECTED(6 downto 0),
      S(7) => p_reg_reg_i_180_n_2,
      S(6) => p_reg_reg_i_181_n_2,
      S(5) => p_reg_reg_i_182_n_2,
      S(4) => p_reg_reg_i_183_n_2,
      S(3) => p_reg_reg_i_184_n_2,
      S(2) => p_reg_reg_i_185_n_2,
      S(1) => p_reg_reg_i_186_n_2,
      S(0) => p_reg_reg_i_187_n_2
    );
p_reg_reg_i_144: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_142_n_2,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_reg_reg_i_144_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_reg_reg_i_144_n_4,
      CO(4) => p_reg_reg_i_144_n_5,
      CO(3) => p_reg_reg_i_144_n_6,
      CO(2) => p_reg_reg_i_144_n_7,
      CO(1) => p_reg_reg_i_144_n_8,
      CO(0) => p_reg_reg_i_144_n_9,
      DI(7 downto 0) => B"00111111",
      O(7) => NLW_p_reg_reg_i_144_O_UNCONNECTED(7),
      O(6 downto 0) => add_ln1351_fu_704_p2(31 downto 25),
      S(7) => '0',
      S(6) => p_reg_reg_i_188_n_2,
      S(5) => p_reg_reg_i_189_n_2,
      S(4) => p_reg_reg_i_190_n_2,
      S(3) => p_reg_reg_i_191_n_2,
      S(2) => p_reg_reg_i_192_n_2,
      S(1) => p_reg_reg_i_193_n_2,
      S(0) => p_reg_reg_i_194_n_2
    );
p_reg_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(8),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_154_n_2
    );
p_reg_reg_i_155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(7),
      O => p_reg_reg_i_155_n_2
    );
p_reg_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(5),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_156_n_2
    );
p_reg_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_157_n_2
    );
p_reg_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(3),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_158_n_2
    );
p_reg_reg_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(2),
      I1 => cmp117_fu_571_p2,
      O => p_reg_reg_i_159_n_2
    );
p_reg_reg_i_160: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(1),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_160_n_2
    );
p_reg_reg_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(8),
      O => p_reg_reg_i_161_n_2
    );
p_reg_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(7),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_162_n_2
    );
p_reg_reg_i_163: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(6),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_163_n_2
    );
p_reg_reg_i_164: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(5),
      O => p_reg_reg_i_164_n_2
    );
p_reg_reg_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(4),
      O => p_reg_reg_i_165_n_2
    );
p_reg_reg_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(3),
      O => p_reg_reg_i_166_n_2
    );
p_reg_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I2 => select_ln675_reg_2411(7),
      I3 => select_ln675_reg_2411(1),
      I4 => select_ln675_reg_2411(8),
      I5 => phi_ln695_fu_176_reg(2),
      O => p_reg_reg_i_167_n_2
    );
p_reg_reg_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(1),
      O => p_reg_reg_i_168_n_2
    );
p_reg_reg_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(24),
      O => p_reg_reg_i_169_n_2
    );
p_reg_reg_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(23),
      O => p_reg_reg_i_170_n_2
    );
p_reg_reg_i_171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(22),
      O => p_reg_reg_i_171_n_2
    );
p_reg_reg_i_172: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(21),
      O => p_reg_reg_i_172_n_2
    );
p_reg_reg_i_173: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(20),
      O => p_reg_reg_i_173_n_2
    );
p_reg_reg_i_174: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(19),
      O => p_reg_reg_i_174_n_2
    );
p_reg_reg_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(18),
      O => p_reg_reg_i_175_n_2
    );
p_reg_reg_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(17),
      O => p_reg_reg_i_176_n_2
    );
p_reg_reg_i_177: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_177_n_2,
      CO(6) => p_reg_reg_i_177_n_3,
      CO(5) => p_reg_reg_i_177_n_4,
      CO(4) => p_reg_reg_i_177_n_5,
      CO(3) => p_reg_reg_i_177_n_6,
      CO(2) => p_reg_reg_i_177_n_7,
      CO(1) => p_reg_reg_i_177_n_8,
      CO(0) => p_reg_reg_i_177_n_9,
      DI(7) => p_reg_reg_i_154_n_2,
      DI(6 downto 4) => B"000",
      DI(3) => p_reg_reg_i_157_n_2,
      DI(2) => '0',
      DI(1) => p_reg_reg_i_159_n_2,
      DI(0) => '0',
      O(7 downto 0) => NLW_p_reg_reg_i_177_O_UNCONNECTED(7 downto 0),
      S(7) => p_reg_reg_i_196_n_2,
      S(6) => p_reg_reg_i_197_n_2,
      S(5) => p_reg_reg_i_198_n_2,
      S(4) => p_reg_reg_i_199_n_2,
      S(3) => p_reg_reg_i_200_n_2,
      S(2) => p_reg_reg_i_201_n_2,
      S(1) => p_reg_reg_i_202_n_2,
      S(0) => p_reg_reg_i_203_n_2
    );
p_reg_reg_i_178: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(12),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_178_n_2
    );
p_reg_reg_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(10),
      I1 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_179_n_2
    );
p_reg_reg_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(16),
      O => p_reg_reg_i_180_n_2
    );
p_reg_reg_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(15),
      O => p_reg_reg_i_181_n_2
    );
p_reg_reg_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(14),
      O => p_reg_reg_i_182_n_2
    );
p_reg_reg_i_183: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(13),
      O => p_reg_reg_i_183_n_2
    );
p_reg_reg_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(12),
      O => p_reg_reg_i_184_n_2
    );
p_reg_reg_i_185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(11),
      O => p_reg_reg_i_185_n_2
    );
p_reg_reg_i_186: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(10),
      O => p_reg_reg_i_186_n_2
    );
p_reg_reg_i_187: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(9),
      O => p_reg_reg_i_187_n_2
    );
p_reg_reg_i_188: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(31),
      O => p_reg_reg_i_188_n_2
    );
p_reg_reg_i_189: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(30),
      O => p_reg_reg_i_189_n_2
    );
p_reg_reg_i_190: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(29),
      O => p_reg_reg_i_190_n_2
    );
p_reg_reg_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(28),
      O => p_reg_reg_i_191_n_2
    );
p_reg_reg_i_192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(27),
      O => p_reg_reg_i_192_n_2
    );
p_reg_reg_i_193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(26),
      O => p_reg_reg_i_193_n_2
    );
p_reg_reg_i_194: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(25),
      O => p_reg_reg_i_194_n_2
    );
p_reg_reg_i_196: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(8),
      O => p_reg_reg_i_196_n_2
    );
p_reg_reg_i_197: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(7),
      O => p_reg_reg_i_197_n_2
    );
p_reg_reg_i_198: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(6),
      I1 => cmp117_fu_571_p2,
      O => p_reg_reg_i_198_n_2
    );
p_reg_reg_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(5),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_199_n_2
    );
p_reg_reg_i_200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(4),
      O => p_reg_reg_i_200_n_2
    );
p_reg_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(3),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_201_n_2
    );
p_reg_reg_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I2 => select_ln675_reg_2411(7),
      I3 => select_ln675_reg_2411(1),
      I4 => select_ln675_reg_2411(8),
      I5 => phi_ln695_fu_176_reg(2),
      O => p_reg_reg_i_202_n_2
    );
p_reg_reg_i_203: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(1),
      I1 => cmp117_fu_571_p2,
      O => p_reg_reg_i_203_n_2
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_26__0_n_2\,
      CO(6) => \p_reg_reg_i_26__0_n_3\,
      CO(5) => \p_reg_reg_i_26__0_n_4\,
      CO(4) => \p_reg_reg_i_26__0_n_5\,
      CO(3) => \p_reg_reg_i_26__0_n_6\,
      CO(2) => \p_reg_reg_i_26__0_n_7\,
      CO(1) => \p_reg_reg_i_26__0_n_8\,
      CO(0) => \p_reg_reg_i_26__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sub_ln216_2_fu_830_p2(8 downto 1),
      S(7) => \p_reg_reg_i_42__0_n_2\,
      S(6) => p_reg_reg_i_43_n_2,
      S(5) => \p_reg_reg_i_44__0_n_2\,
      S(4) => \p_reg_reg_i_45__0_n_2\,
      S(3) => \p_reg_reg_i_46__0_n_2\,
      S(2) => \p_reg_reg_i_47__0_n_2\,
      S(1) => \p_reg_reg_i_48__0_n_2\,
      S(0) => \p_reg_reg_i_49__0_n_2\
    );
p_reg_reg_i_28: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_31_n_2,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_reg_reg_i_28_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_reg_reg_i_28_n_4,
      CO(4) => p_reg_reg_i_28_n_5,
      CO(3) => p_reg_reg_i_28_n_6,
      CO(2) => p_reg_reg_i_28_n_7,
      CO(1) => p_reg_reg_i_28_n_8,
      CO(0) => p_reg_reg_i_28_n_9,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => shl_ln_fu_822_p3(30 downto 25),
      O(7) => NLW_p_reg_reg_i_28_O_UNCONNECTED(7),
      O(6 downto 0) => sub_ln216_2_fu_830_p2(31 downto 25),
      S(7) => '0',
      S(6) => \p_reg_reg_i_50__0_n_2\,
      S(5) => \p_reg_reg_i_51__0_n_2\,
      S(4) => \p_reg_reg_i_52__0_n_2\,
      S(3) => \p_reg_reg_i_53__0_n_2\,
      S(2) => \p_reg_reg_i_54__0_n_2\,
      S(1) => \p_reg_reg_i_55__0_n_2\,
      S(0) => \p_reg_reg_i_56__0_n_2\
    );
p_reg_reg_i_31: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_57__0_n_2\,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_31_n_2,
      CO(6) => p_reg_reg_i_31_n_3,
      CO(5) => p_reg_reg_i_31_n_4,
      CO(4) => p_reg_reg_i_31_n_5,
      CO(3) => p_reg_reg_i_31_n_6,
      CO(2) => p_reg_reg_i_31_n_7,
      CO(1) => p_reg_reg_i_31_n_8,
      CO(0) => p_reg_reg_i_31_n_9,
      DI(7 downto 0) => shl_ln_fu_822_p3(24 downto 17),
      O(7 downto 0) => sub_ln216_2_fu_830_p2(24 downto 17),
      S(7) => \p_reg_reg_i_58__0_n_2\,
      S(6) => \p_reg_reg_i_59__0_n_2\,
      S(5) => \p_reg_reg_i_60__0_n_2\,
      S(4) => \p_reg_reg_i_61__0_n_2\,
      S(3) => \p_reg_reg_i_62__0_n_2\,
      S(2) => \p_reg_reg_i_63__0_n_2\,
      S(1) => \p_reg_reg_i_64__0_n_2\,
      S(0) => \p_reg_reg_i_65__0_n_2\
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_32_reg_2438_reg[0]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_p_reg_reg_i_39__0_CO_UNCONNECTED\(7),
      CO(6) => \p_reg_reg_i_39__0_n_3\,
      CO(5) => \p_reg_reg_i_39__0_n_4\,
      CO(4) => \p_reg_reg_i_39__0_n_5\,
      CO(3) => \p_reg_reg_i_39__0_n_6\,
      CO(2) => \p_reg_reg_i_39__0_n_7\,
      CO(1) => \p_reg_reg_i_39__0_n_8\,
      CO(0) => \p_reg_reg_i_39__0_n_9\,
      DI(7 downto 0) => B"01111111",
      O(7 downto 0) => \^phi_ln695_fu_176_reg[31]_0\(7 downto 0),
      S(7) => \p_reg_reg_i_68__0_n_2\,
      S(6) => \p_reg_reg_i_69__0_n_2\,
      S(5) => p_reg_reg_i_70_n_2,
      S(4) => \p_reg_reg_i_71__0_n_2\,
      S(3) => p_reg_reg_i_72_n_2,
      S(2) => \p_reg_reg_i_73__0_n_2\,
      S(1) => p_reg_reg_i_74_n_2,
      S(0) => p_reg_reg_i_75_n_2
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(8),
      O => \p_reg_reg_i_42__0_n_2\
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(7),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => p_reg_reg_i_43_n_2
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I2 => select_ln675_reg_2411(7),
      I3 => select_ln675_reg_2411(1),
      I4 => select_ln675_reg_2411(8),
      I5 => phi_ln695_fu_176_reg(6),
      O => \p_reg_reg_i_44__0_n_2\
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(5),
      O => \p_reg_reg_i_45__0_n_2\
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(4),
      O => \p_reg_reg_i_46__0_n_2\
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(3),
      O => \p_reg_reg_i_47__0_n_2\
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I2 => select_ln675_reg_2411(7),
      I3 => select_ln675_reg_2411(1),
      I4 => select_ln675_reg_2411(8),
      I5 => phi_ln695_fu_176_reg(2),
      O => \p_reg_reg_i_48__0_n_2\
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(1),
      O => \p_reg_reg_i_49__0_n_2\
    );
p_reg_reg_i_50: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_83_n_2,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_reg_reg_i_50_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_reg_reg_i_50_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_reg_reg_i_50_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(31),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(31),
      O => \p_reg_reg_i_50__0_n_2\
    );
p_reg_reg_i_51: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_51_n_2,
      CO(6) => p_reg_reg_i_51_n_3,
      CO(5) => p_reg_reg_i_51_n_4,
      CO(4) => p_reg_reg_i_51_n_5,
      CO(3) => p_reg_reg_i_51_n_6,
      CO(2) => p_reg_reg_i_51_n_7,
      CO(1) => p_reg_reg_i_51_n_8,
      CO(0) => p_reg_reg_i_51_n_9,
      DI(7 downto 1) => \^phi_ln695_fu_176_reg[24]_0\(6 downto 0),
      DI(0) => \^phi_ln695_fu_176_reg[13]_0\(0),
      O(7 downto 0) => sel0(7 downto 0),
      S(7) => p_reg_reg_i_87_n_2,
      S(6) => p_reg_reg_i_88_n_2,
      S(5) => p_reg_reg_i_89_n_2,
      S(4) => p_reg_reg_i_90_n_2,
      S(3) => p_reg_reg_i_91_n_2,
      S(2) => p_reg_reg_i_92_n_2,
      S(1) => p_reg_reg_i_93_n_2,
      S(0) => p_reg_reg_i_94_n_2
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(30),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(30),
      O => \p_reg_reg_i_51__0_n_2\
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(29),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(29),
      O => \p_reg_reg_i_52__0_n_2\
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(28),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(28),
      O => \p_reg_reg_i_53__0_n_2\
    );
\p_reg_reg_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(27),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(27),
      O => \p_reg_reg_i_54__0_n_2\
    );
\p_reg_reg_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(26),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(26),
      O => \p_reg_reg_i_55__0_n_2\
    );
p_reg_reg_i_56: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_86_n_2,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_56_n_2,
      CO(6) => p_reg_reg_i_56_n_3,
      CO(5) => p_reg_reg_i_56_n_4,
      CO(4) => p_reg_reg_i_56_n_5,
      CO(3) => p_reg_reg_i_56_n_6,
      CO(2) => p_reg_reg_i_56_n_7,
      CO(1) => p_reg_reg_i_56_n_8,
      CO(0) => p_reg_reg_i_56_n_9,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => \^phi_ln695_fu_176_reg[24]_0\(7 downto 0),
      S(7) => p_reg_reg_i_96_n_2,
      S(6) => p_reg_reg_i_97_n_2,
      S(5) => p_reg_reg_i_98_n_2,
      S(4) => p_reg_reg_i_99_n_2,
      S(3) => p_reg_reg_i_100_n_2,
      S(2) => p_reg_reg_i_101_n_2,
      S(1) => p_reg_reg_i_102_n_2,
      S(0) => p_reg_reg_i_103_n_2
    );
\p_reg_reg_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(25),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(25),
      O => \p_reg_reg_i_56__0_n_2\
    );
\p_reg_reg_i_57__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_26__0_n_2\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_57__0_n_2\,
      CO(6) => \p_reg_reg_i_57__0_n_3\,
      CO(5) => \p_reg_reg_i_57__0_n_4\,
      CO(4) => \p_reg_reg_i_57__0_n_5\,
      CO(3) => \p_reg_reg_i_57__0_n_6\,
      CO(2) => \p_reg_reg_i_57__0_n_7\,
      CO(1) => \p_reg_reg_i_57__0_n_8\,
      CO(0) => \p_reg_reg_i_57__0_n_9\,
      DI(7) => shl_ln_fu_822_p3(16),
      DI(6 downto 0) => B"0000000",
      O(7 downto 0) => sub_ln216_2_fu_830_p2(16 downto 9),
      S(7) => \p_reg_reg_i_67__0_n_2\,
      S(6) => p_reg_reg_i_68_n_2,
      S(5) => p_reg_reg_i_69_n_2,
      S(4) => \p_reg_reg_i_70__0_n_2\,
      S(3) => p_reg_reg_i_71_n_2,
      S(2) => \p_reg_reg_i_72__0_n_2\,
      S(1) => p_reg_reg_i_73_n_2,
      S(0) => \p_reg_reg_i_74__0_n_2\
    );
\p_reg_reg_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(24),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(24),
      O => \p_reg_reg_i_58__0_n_2\
    );
p_reg_reg_i_59: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_56_n_2,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_reg_reg_i_59_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_reg_reg_i_59_n_4,
      CO(4) => p_reg_reg_i_59_n_5,
      CO(3) => p_reg_reg_i_59_n_6,
      CO(2) => p_reg_reg_i_59_n_7,
      CO(1) => p_reg_reg_i_59_n_8,
      CO(0) => p_reg_reg_i_59_n_9,
      DI(7 downto 0) => B"00111111",
      O(7) => NLW_p_reg_reg_i_59_O_UNCONNECTED(7),
      O(6 downto 0) => \^phi_ln695_fu_176_reg[31]_1\(6 downto 0),
      S(7) => '0',
      S(6) => p_reg_reg_i_105_n_2,
      S(5) => p_reg_reg_i_106_n_2,
      S(4) => p_reg_reg_i_107_n_2,
      S(3) => p_reg_reg_i_108_n_2,
      S(2) => p_reg_reg_i_109_n_2,
      S(1) => p_reg_reg_i_110_n_2,
      S(0) => p_reg_reg_i_111_n_2
    );
\p_reg_reg_i_59__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(23),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(23),
      O => \p_reg_reg_i_59__0_n_2\
    );
\p_reg_reg_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(22),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(22),
      O => \p_reg_reg_i_60__0_n_2\
    );
\p_reg_reg_i_61__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(21),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(21),
      O => \p_reg_reg_i_61__0_n_2\
    );
\p_reg_reg_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(20),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(20),
      O => \p_reg_reg_i_62__0_n_2\
    );
\p_reg_reg_i_63__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(19),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(19),
      O => \p_reg_reg_i_63__0_n_2\
    );
\p_reg_reg_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(18),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(18),
      O => \p_reg_reg_i_64__0_n_2\
    );
\p_reg_reg_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(17),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(17),
      O => \p_reg_reg_i_65__0_n_2\
    );
\p_reg_reg_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => shl_ln_fu_822_p3(16),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I2 => phi_ln695_fu_176_reg(16),
      O => \p_reg_reg_i_67__0_n_2\
    );
p_reg_reg_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(15),
      O => p_reg_reg_i_68_n_2
    );
\p_reg_reg_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(31),
      O => \p_reg_reg_i_68__0_n_2\
    );
p_reg_reg_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(14),
      O => p_reg_reg_i_69_n_2
    );
\p_reg_reg_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(30),
      O => \p_reg_reg_i_69__0_n_2\
    );
p_reg_reg_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(29),
      O => p_reg_reg_i_70_n_2
    );
\p_reg_reg_i_70__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(13),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => \p_reg_reg_i_70__0_n_2\
    );
p_reg_reg_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(12),
      O => p_reg_reg_i_71_n_2
    );
\p_reg_reg_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(28),
      O => \p_reg_reg_i_71__0_n_2\
    );
p_reg_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(27),
      O => p_reg_reg_i_72_n_2
    );
\p_reg_reg_i_72__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => \p_reg_reg_i_72__0_n_2\
    );
p_reg_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      I1 => phi_ln695_fu_176_reg(10),
      O => p_reg_reg_i_73_n_2
    );
\p_reg_reg_i_73__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(26),
      O => \p_reg_reg_i_73__0_n_2\
    );
p_reg_reg_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(25),
      O => p_reg_reg_i_74_n_2
    );
\p_reg_reg_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => \p_reg_reg_i_74__0_n_2\
    );
p_reg_reg_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(24),
      O => p_reg_reg_i_75_n_2
    );
p_reg_reg_i_83: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_51_n_2,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_83_n_2,
      CO(6) => p_reg_reg_i_83_n_3,
      CO(5) => p_reg_reg_i_83_n_4,
      CO(4) => p_reg_reg_i_83_n_5,
      CO(3) => p_reg_reg_i_83_n_6,
      CO(2) => p_reg_reg_i_83_n_7,
      CO(1) => p_reg_reg_i_83_n_8,
      CO(0) => p_reg_reg_i_83_n_9,
      DI(7 downto 1) => \^phi_ln695_fu_176_reg[31]_1\(6 downto 0),
      DI(0) => \^phi_ln695_fu_176_reg[24]_0\(7),
      O(7 downto 0) => sel0(15 downto 8),
      S(7) => p_reg_reg_i_114_n_2,
      S(6) => p_reg_reg_i_115_n_2,
      S(5) => p_reg_reg_i_116_n_2,
      S(4) => p_reg_reg_i_117_n_2,
      S(3) => p_reg_reg_i_118_n_2,
      S(2) => p_reg_reg_i_119_n_2,
      S(1) => p_reg_reg_i_120_n_2,
      S(0) => p_reg_reg_i_121_n_2
    );
p_reg_reg_i_86: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_128_n_2,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_86_n_2,
      CO(6) => p_reg_reg_i_86_n_3,
      CO(5) => p_reg_reg_i_86_n_4,
      CO(4) => p_reg_reg_i_86_n_5,
      CO(3) => p_reg_reg_i_86_n_6,
      CO(2) => p_reg_reg_i_86_n_7,
      CO(1) => p_reg_reg_i_86_n_8,
      CO(0) => p_reg_reg_i_86_n_9,
      DI(7 downto 5) => B"111",
      DI(4) => p_reg_reg_i_129_n_2,
      DI(3) => p_reg_reg_i_130_n_2,
      DI(2) => p_reg_reg_i_131_n_2,
      DI(1) => p_reg_reg_i_132_n_2,
      DI(0) => p_reg_reg_i_133_n_2,
      O(7) => \^phi_ln695_fu_176_reg[13]_0\(0),
      O(6 downto 0) => NLW_p_reg_reg_i_86_O_UNCONNECTED(6 downto 0),
      S(7) => p_reg_reg_i_134_n_2,
      S(6) => p_reg_reg_i_135_n_2,
      S(5) => p_reg_reg_i_136_n_2,
      S(4) => p_reg_reg_i_137_n_2,
      S(3) => p_reg_reg_i_138_n_2,
      S(2) => p_reg_reg_i_139_n_2,
      S(1) => p_reg_reg_i_140_n_2,
      S(0) => p_reg_reg_i_141_n_2
    );
p_reg_reg_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(6),
      I1 => add_ln1351_fu_704_p2(23),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_87_n_2
    );
p_reg_reg_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(5),
      I1 => add_ln1351_fu_704_p2(22),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_88_n_2
    );
p_reg_reg_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(4),
      I1 => add_ln1351_fu_704_p2(21),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_89_n_2
    );
p_reg_reg_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(3),
      I1 => add_ln1351_fu_704_p2(20),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_90_n_2
    );
p_reg_reg_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(2),
      I1 => add_ln1351_fu_704_p2(19),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_91_n_2
    );
p_reg_reg_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(1),
      I1 => add_ln1351_fu_704_p2(18),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_92_n_2
    );
p_reg_reg_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[24]_0\(0),
      I1 => add_ln1351_fu_704_p2(17),
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30,
      O => p_reg_reg_i_93_n_2
    );
p_reg_reg_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \^phi_ln695_fu_176_reg[13]_0\(0),
      I1 => add_ln1351_fu_704_p2(16),
      I2 => \select_ln89_reg_2457[15]_i_11_n_2\,
      O => p_reg_reg_i_94_n_2
    );
p_reg_reg_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(24),
      O => p_reg_reg_i_96_n_2
    );
p_reg_reg_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(23),
      O => p_reg_reg_i_97_n_2
    );
p_reg_reg_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(22),
      O => p_reg_reg_i_98_n_2
    );
p_reg_reg_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => phi_ln695_fu_176_reg(21),
      O => p_reg_reg_i_99_n_2
    );
\phi_ln695_fu_176[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(24),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_2_n_2\
    );
\phi_ln695_fu_176[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(23),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_3_n_2\
    );
\phi_ln695_fu_176[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(22),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_4_n_2\
    );
\phi_ln695_fu_176[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(21),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_5_n_2\
    );
\phi_ln695_fu_176[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(20),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_6_n_2\
    );
\phi_ln695_fu_176[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(19),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_7_n_2\
    );
\phi_ln695_fu_176[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(18),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_8_n_2\
    );
\phi_ln695_fu_176[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(17),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[17]_i_9_n_2\
    );
\phi_ln695_fu_176[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(8),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => \phi_ln695_fu_176[1]_i_2_n_2\
    );
\phi_ln695_fu_176[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(7),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => \phi_ln695_fu_176[1]_i_3_n_2\
    );
\phi_ln695_fu_176[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(6),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[1]_i_4_n_2\
    );
\phi_ln695_fu_176[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(5),
      O => \phi_ln695_fu_176[1]_i_5_n_2\
    );
\phi_ln695_fu_176[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(4),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => \phi_ln695_fu_176[1]_i_6_n_2\
    );
\phi_ln695_fu_176[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(3),
      O => \phi_ln695_fu_176[1]_i_7_n_2\
    );
\phi_ln695_fu_176[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(2),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[1]_i_8_n_2\
    );
\phi_ln695_fu_176[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => phi_ln695_fu_176_reg(1),
      O => \phi_ln695_fu_176[1]_i_9_n_2\
    );
\phi_ln695_fu_176[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(31),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_2_n_2\
    );
\phi_ln695_fu_176[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(30),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_3_n_2\
    );
\phi_ln695_fu_176[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(29),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_4_n_2\
    );
\phi_ln695_fu_176[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(28),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_5_n_2\
    );
\phi_ln695_fu_176[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(27),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_6_n_2\
    );
\phi_ln695_fu_176[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(26),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_7_n_2\
    );
\phi_ln695_fu_176[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(25),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[25]_i_8_n_2\
    );
\phi_ln695_fu_176[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(16),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_2_n_2\
    );
\phi_ln695_fu_176[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(15),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_3_n_2\
    );
\phi_ln695_fu_176[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(14),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_4_n_2\
    );
\phi_ln695_fu_176[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(13),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_5_n_2\
    );
\phi_ln695_fu_176[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(12),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_6_n_2\
    );
\phi_ln695_fu_176[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(11),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_7_n_2\
    );
\phi_ln695_fu_176[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(10),
      I1 => cmp117_fu_571_p2,
      O => \phi_ln695_fu_176[9]_i_8_n_2\
    );
\phi_ln695_fu_176[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => phi_ln695_fu_176_reg(9),
      I1 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      I2 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I3 => select_ln675_reg_2411(7),
      I4 => select_ln675_reg_2411(1),
      I5 => select_ln675_reg_2411(8),
      O => \phi_ln695_fu_176[9]_i_9_n_2\
    );
\phi_ln695_fu_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_16\,
      Q => phi_ln695_fu_176_reg(10),
      R => '0'
    );
\phi_ln695_fu_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_15\,
      Q => phi_ln695_fu_176_reg(11),
      R => '0'
    );
\phi_ln695_fu_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_14\,
      Q => phi_ln695_fu_176_reg(12),
      R => '0'
    );
\phi_ln695_fu_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_13\,
      Q => phi_ln695_fu_176_reg(13),
      R => '0'
    );
\phi_ln695_fu_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_12\,
      Q => phi_ln695_fu_176_reg(14),
      R => '0'
    );
\phi_ln695_fu_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_11\,
      Q => phi_ln695_fu_176_reg(15),
      R => '0'
    );
\phi_ln695_fu_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_10\,
      Q => phi_ln695_fu_176_reg(16),
      R => '0'
    );
\phi_ln695_fu_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_17\,
      Q => phi_ln695_fu_176_reg(17),
      R => '0'
    );
\phi_ln695_fu_176_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \phi_ln695_fu_176_reg[9]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \phi_ln695_fu_176_reg[17]_i_1_n_2\,
      CO(6) => \phi_ln695_fu_176_reg[17]_i_1_n_3\,
      CO(5) => \phi_ln695_fu_176_reg[17]_i_1_n_4\,
      CO(4) => \phi_ln695_fu_176_reg[17]_i_1_n_5\,
      CO(3) => \phi_ln695_fu_176_reg[17]_i_1_n_6\,
      CO(2) => \phi_ln695_fu_176_reg[17]_i_1_n_7\,
      CO(1) => \phi_ln695_fu_176_reg[17]_i_1_n_8\,
      CO(0) => \phi_ln695_fu_176_reg[17]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \phi_ln695_fu_176_reg[17]_i_1_n_10\,
      O(6) => \phi_ln695_fu_176_reg[17]_i_1_n_11\,
      O(5) => \phi_ln695_fu_176_reg[17]_i_1_n_12\,
      O(4) => \phi_ln695_fu_176_reg[17]_i_1_n_13\,
      O(3) => \phi_ln695_fu_176_reg[17]_i_1_n_14\,
      O(2) => \phi_ln695_fu_176_reg[17]_i_1_n_15\,
      O(1) => \phi_ln695_fu_176_reg[17]_i_1_n_16\,
      O(0) => \phi_ln695_fu_176_reg[17]_i_1_n_17\,
      S(7) => \phi_ln695_fu_176[17]_i_2_n_2\,
      S(6) => \phi_ln695_fu_176[17]_i_3_n_2\,
      S(5) => \phi_ln695_fu_176[17]_i_4_n_2\,
      S(4) => \phi_ln695_fu_176[17]_i_5_n_2\,
      S(3) => \phi_ln695_fu_176[17]_i_6_n_2\,
      S(2) => \phi_ln695_fu_176[17]_i_7_n_2\,
      S(1) => \phi_ln695_fu_176[17]_i_8_n_2\,
      S(0) => \phi_ln695_fu_176[17]_i_9_n_2\
    );
\phi_ln695_fu_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_16\,
      Q => phi_ln695_fu_176_reg(18),
      R => '0'
    );
\phi_ln695_fu_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_15\,
      Q => phi_ln695_fu_176_reg(19),
      R => '0'
    );
\phi_ln695_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_17\,
      Q => phi_ln695_fu_176_reg(1),
      R => '0'
    );
\phi_ln695_fu_176_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \phi_ln695_fu_176_reg[1]_i_1_n_2\,
      CO(6) => \phi_ln695_fu_176_reg[1]_i_1_n_3\,
      CO(5) => \phi_ln695_fu_176_reg[1]_i_1_n_4\,
      CO(4) => \phi_ln695_fu_176_reg[1]_i_1_n_5\,
      CO(3) => \phi_ln695_fu_176_reg[1]_i_1_n_6\,
      CO(2) => \phi_ln695_fu_176_reg[1]_i_1_n_7\,
      CO(1) => \phi_ln695_fu_176_reg[1]_i_1_n_8\,
      CO(0) => \phi_ln695_fu_176_reg[1]_i_1_n_9\,
      DI(7 downto 0) => B"01010101",
      O(7) => \phi_ln695_fu_176_reg[1]_i_1_n_10\,
      O(6) => \phi_ln695_fu_176_reg[1]_i_1_n_11\,
      O(5) => \phi_ln695_fu_176_reg[1]_i_1_n_12\,
      O(4) => \phi_ln695_fu_176_reg[1]_i_1_n_13\,
      O(3) => \phi_ln695_fu_176_reg[1]_i_1_n_14\,
      O(2) => \phi_ln695_fu_176_reg[1]_i_1_n_15\,
      O(1) => \phi_ln695_fu_176_reg[1]_i_1_n_16\,
      O(0) => \phi_ln695_fu_176_reg[1]_i_1_n_17\,
      S(7) => \phi_ln695_fu_176[1]_i_2_n_2\,
      S(6) => \phi_ln695_fu_176[1]_i_3_n_2\,
      S(5) => \phi_ln695_fu_176[1]_i_4_n_2\,
      S(4) => \phi_ln695_fu_176[1]_i_5_n_2\,
      S(3) => \phi_ln695_fu_176[1]_i_6_n_2\,
      S(2) => \phi_ln695_fu_176[1]_i_7_n_2\,
      S(1) => \phi_ln695_fu_176[1]_i_8_n_2\,
      S(0) => \phi_ln695_fu_176[1]_i_9_n_2\
    );
\phi_ln695_fu_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_14\,
      Q => phi_ln695_fu_176_reg(20),
      R => '0'
    );
\phi_ln695_fu_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_13\,
      Q => phi_ln695_fu_176_reg(21),
      R => '0'
    );
\phi_ln695_fu_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_12\,
      Q => phi_ln695_fu_176_reg(22),
      R => '0'
    );
\phi_ln695_fu_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_11\,
      Q => phi_ln695_fu_176_reg(23),
      R => '0'
    );
\phi_ln695_fu_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[17]_i_1_n_10\,
      Q => phi_ln695_fu_176_reg(24),
      R => '0'
    );
\phi_ln695_fu_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_17\,
      Q => phi_ln695_fu_176_reg(25),
      R => '0'
    );
\phi_ln695_fu_176_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \phi_ln695_fu_176_reg[17]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_phi_ln695_fu_176_reg[25]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \phi_ln695_fu_176_reg[25]_i_1_n_4\,
      CO(4) => \phi_ln695_fu_176_reg[25]_i_1_n_5\,
      CO(3) => \phi_ln695_fu_176_reg[25]_i_1_n_6\,
      CO(2) => \phi_ln695_fu_176_reg[25]_i_1_n_7\,
      CO(1) => \phi_ln695_fu_176_reg[25]_i_1_n_8\,
      CO(0) => \phi_ln695_fu_176_reg[25]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_phi_ln695_fu_176_reg[25]_i_1_O_UNCONNECTED\(7),
      O(6) => \phi_ln695_fu_176_reg[25]_i_1_n_11\,
      O(5) => \phi_ln695_fu_176_reg[25]_i_1_n_12\,
      O(4) => \phi_ln695_fu_176_reg[25]_i_1_n_13\,
      O(3) => \phi_ln695_fu_176_reg[25]_i_1_n_14\,
      O(2) => \phi_ln695_fu_176_reg[25]_i_1_n_15\,
      O(1) => \phi_ln695_fu_176_reg[25]_i_1_n_16\,
      O(0) => \phi_ln695_fu_176_reg[25]_i_1_n_17\,
      S(7) => '0',
      S(6) => \phi_ln695_fu_176[25]_i_2_n_2\,
      S(5) => \phi_ln695_fu_176[25]_i_3_n_2\,
      S(4) => \phi_ln695_fu_176[25]_i_4_n_2\,
      S(3) => \phi_ln695_fu_176[25]_i_5_n_2\,
      S(2) => \phi_ln695_fu_176[25]_i_6_n_2\,
      S(1) => \phi_ln695_fu_176[25]_i_7_n_2\,
      S(0) => \phi_ln695_fu_176[25]_i_8_n_2\
    );
\phi_ln695_fu_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_16\,
      Q => phi_ln695_fu_176_reg(26),
      R => '0'
    );
\phi_ln695_fu_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_15\,
      Q => phi_ln695_fu_176_reg(27),
      R => '0'
    );
\phi_ln695_fu_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_14\,
      Q => phi_ln695_fu_176_reg(28),
      R => '0'
    );
\phi_ln695_fu_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_13\,
      Q => phi_ln695_fu_176_reg(29),
      R => '0'
    );
\phi_ln695_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_16\,
      Q => phi_ln695_fu_176_reg(2),
      R => '0'
    );
\phi_ln695_fu_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_12\,
      Q => phi_ln695_fu_176_reg(30),
      R => '0'
    );
\phi_ln695_fu_176_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[25]_i_1_n_11\,
      Q => phi_ln695_fu_176_reg(31),
      R => '0'
    );
\phi_ln695_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_15\,
      Q => phi_ln695_fu_176_reg(3),
      R => '0'
    );
\phi_ln695_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_14\,
      Q => phi_ln695_fu_176_reg(4),
      R => '0'
    );
\phi_ln695_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_13\,
      Q => phi_ln695_fu_176_reg(5),
      R => '0'
    );
\phi_ln695_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_12\,
      Q => phi_ln695_fu_176_reg(6),
      R => '0'
    );
\phi_ln695_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_11\,
      Q => phi_ln695_fu_176_reg(7),
      R => '0'
    );
\phi_ln695_fu_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[1]_i_1_n_10\,
      Q => phi_ln695_fu_176_reg(8),
      R => '0'
    );
\phi_ln695_fu_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4223_read,
      D => \phi_ln695_fu_176_reg[9]_i_1_n_17\,
      Q => phi_ln695_fu_176_reg(9),
      R => '0'
    );
\phi_ln695_fu_176_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \phi_ln695_fu_176_reg[1]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \phi_ln695_fu_176_reg[9]_i_1_n_2\,
      CO(6) => \phi_ln695_fu_176_reg[9]_i_1_n_3\,
      CO(5) => \phi_ln695_fu_176_reg[9]_i_1_n_4\,
      CO(4) => \phi_ln695_fu_176_reg[9]_i_1_n_5\,
      CO(3) => \phi_ln695_fu_176_reg[9]_i_1_n_6\,
      CO(2) => \phi_ln695_fu_176_reg[9]_i_1_n_7\,
      CO(1) => \phi_ln695_fu_176_reg[9]_i_1_n_8\,
      CO(0) => \phi_ln695_fu_176_reg[9]_i_1_n_9\,
      DI(7 downto 0) => B"00010101",
      O(7) => \phi_ln695_fu_176_reg[9]_i_1_n_10\,
      O(6) => \phi_ln695_fu_176_reg[9]_i_1_n_11\,
      O(5) => \phi_ln695_fu_176_reg[9]_i_1_n_12\,
      O(4) => \phi_ln695_fu_176_reg[9]_i_1_n_13\,
      O(3) => \phi_ln695_fu_176_reg[9]_i_1_n_14\,
      O(2) => \phi_ln695_fu_176_reg[9]_i_1_n_15\,
      O(1) => \phi_ln695_fu_176_reg[9]_i_1_n_16\,
      O(0) => \phi_ln695_fu_176_reg[9]_i_1_n_17\,
      S(7) => \phi_ln695_fu_176[9]_i_2_n_2\,
      S(6) => \phi_ln695_fu_176[9]_i_3_n_2\,
      S(5) => \phi_ln695_fu_176[9]_i_4_n_2\,
      S(4) => \phi_ln695_fu_176[9]_i_5_n_2\,
      S(3) => \phi_ln695_fu_176[9]_i_6_n_2\,
      S(2) => \phi_ln695_fu_176[9]_i_7_n_2\,
      S(1) => \phi_ln695_fu_176[9]_i_8_n_2\,
      S(0) => \phi_ln695_fu_176[9]_i_9_n_2\
    );
\raddr[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222A22222222222"
    )
        port map (
      I0 => empty_n,
      I1 => img_src2_data_empty_n,
      I2 => dout_valid_reg_0(1),
      I3 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I4 => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      I5 => ap_enable_reg_pp1_iter1,
      O => pop
    );
\row_index666_load_016323374_reg_310[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(0),
      O => add_ln695_fu_1006_p2(0)
    );
\row_index666_load_016323374_reg_310[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln692_reg_2405_pp1_iter3_reg,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => \^icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\,
      I3 => ap_enable_reg_pp1_iter4,
      O => row_index666_load_016323374_reg_310
    );
\row_index666_load_016323374_reg_310[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(10),
      I1 => row_index666_load_016323374_reg_310_reg(8),
      I2 => row_index666_load_016323374_reg_310_reg(6),
      I3 => \row_index666_load_016323374_reg_310[10]_i_3_n_2\,
      I4 => row_index666_load_016323374_reg_310_reg(7),
      I5 => row_index666_load_016323374_reg_310_reg(9),
      O => add_ln695_fu_1006_p2(10)
    );
\row_index666_load_016323374_reg_310[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(5),
      I1 => row_index666_load_016323374_reg_310_reg(4),
      I2 => row_index666_load_016323374_reg_310_reg(3),
      I3 => row_index666_load_016323374_reg_310_reg(2),
      I4 => row_index666_load_016323374_reg_310_reg(1),
      I5 => row_index666_load_016323374_reg_310_reg(0),
      O => \row_index666_load_016323374_reg_310[10]_i_3_n_2\
    );
\row_index666_load_016323374_reg_310[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(1),
      I1 => row_index666_load_016323374_reg_310_reg(0),
      O => add_ln695_fu_1006_p2(1)
    );
\row_index666_load_016323374_reg_310[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(2),
      I1 => row_index666_load_016323374_reg_310_reg(0),
      I2 => row_index666_load_016323374_reg_310_reg(1),
      O => add_ln695_fu_1006_p2(2)
    );
\row_index666_load_016323374_reg_310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(3),
      I1 => row_index666_load_016323374_reg_310_reg(2),
      I2 => row_index666_load_016323374_reg_310_reg(1),
      I3 => row_index666_load_016323374_reg_310_reg(0),
      O => add_ln695_fu_1006_p2(3)
    );
\row_index666_load_016323374_reg_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(4),
      I1 => row_index666_load_016323374_reg_310_reg(0),
      I2 => row_index666_load_016323374_reg_310_reg(1),
      I3 => row_index666_load_016323374_reg_310_reg(2),
      I4 => row_index666_load_016323374_reg_310_reg(3),
      O => add_ln695_fu_1006_p2(4)
    );
\row_index666_load_016323374_reg_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(5),
      I1 => row_index666_load_016323374_reg_310_reg(4),
      I2 => row_index666_load_016323374_reg_310_reg(3),
      I3 => row_index666_load_016323374_reg_310_reg(2),
      I4 => row_index666_load_016323374_reg_310_reg(1),
      I5 => row_index666_load_016323374_reg_310_reg(0),
      O => add_ln695_fu_1006_p2(5)
    );
\row_index666_load_016323374_reg_310[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(6),
      I1 => \row_index666_load_016323374_reg_310[7]_i_2_n_2\,
      I2 => row_index666_load_016323374_reg_310_reg(3),
      I3 => row_index666_load_016323374_reg_310_reg(4),
      I4 => row_index666_load_016323374_reg_310_reg(5),
      O => add_ln695_fu_1006_p2(6)
    );
\row_index666_load_016323374_reg_310[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(7),
      I1 => row_index666_load_016323374_reg_310_reg(5),
      I2 => row_index666_load_016323374_reg_310_reg(4),
      I3 => row_index666_load_016323374_reg_310_reg(3),
      I4 => \row_index666_load_016323374_reg_310[7]_i_2_n_2\,
      I5 => row_index666_load_016323374_reg_310_reg(6),
      O => add_ln695_fu_1006_p2(7)
    );
\row_index666_load_016323374_reg_310[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(0),
      I1 => row_index666_load_016323374_reg_310_reg(1),
      I2 => row_index666_load_016323374_reg_310_reg(2),
      O => \row_index666_load_016323374_reg_310[7]_i_2_n_2\
    );
\row_index666_load_016323374_reg_310[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(8),
      I1 => row_index666_load_016323374_reg_310_reg(6),
      I2 => \row_index666_load_016323374_reg_310[10]_i_3_n_2\,
      I3 => row_index666_load_016323374_reg_310_reg(7),
      O => add_ln695_fu_1006_p2(8)
    );
\row_index666_load_016323374_reg_310[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_index666_load_016323374_reg_310_reg(9),
      I1 => row_index666_load_016323374_reg_310_reg(7),
      I2 => \row_index666_load_016323374_reg_310[10]_i_3_n_2\,
      I3 => row_index666_load_016323374_reg_310_reg(6),
      I4 => row_index666_load_016323374_reg_310_reg(8),
      O => add_ln695_fu_1006_p2(9)
    );
\row_index666_load_016323374_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(0),
      Q => row_index666_load_016323374_reg_310_reg(0),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(10),
      Q => row_index666_load_016323374_reg_310_reg(10),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(1),
      Q => row_index666_load_016323374_reg_310_reg(1),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(2),
      Q => row_index666_load_016323374_reg_310_reg(2),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(3),
      Q => row_index666_load_016323374_reg_310_reg(3),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(4),
      Q => row_index666_load_016323374_reg_310_reg(4),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(5),
      Q => row_index666_load_016323374_reg_310_reg(5),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(6),
      Q => row_index666_load_016323374_reg_310_reg(6),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(7),
      Q => row_index666_load_016323374_reg_310_reg(7),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(8),
      Q => row_index666_load_016323374_reg_310_reg(8),
      R => ap_CS_fsm_state3
    );
\row_index666_load_016323374_reg_310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_index666_load_016323374_reg_310,
      D => add_ln695_fu_1006_p2(9),
      Q => row_index666_load_016323374_reg_310_reg(9),
      R => ap_CS_fsm_state3
    );
\select_ln675_reg_2411[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I1 => icmp_ln686_fu_533_p2,
      O => icmp_ln692_reg_24050
    );
\select_ln675_reg_2411[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_index_1_reg_299(10),
      I1 => icmp_ln692_fu_545_p2,
      O => select_ln675_fu_551_p3(10)
    );
\select_ln675_reg_2411[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_index_1_reg_299(7),
      I1 => icmp_ln692_fu_545_p2,
      O => select_ln675_fu_551_p3(7)
    );
\select_ln675_reg_2411[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_index_1_reg_299(8),
      I1 => icmp_ln692_fu_545_p2,
      O => select_ln675_fu_551_p3(8)
    );
\select_ln675_reg_2411[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_index_1_reg_299(9),
      I1 => icmp_ln692_fu_545_p2,
      O => select_ln675_fu_551_p3(9)
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(0),
      Q => select_ln675_reg_2411_pp1_iter1_reg(0),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(10),
      Q => select_ln675_reg_2411_pp1_iter1_reg(10),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(1),
      Q => select_ln675_reg_2411_pp1_iter1_reg(1),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(2),
      Q => select_ln675_reg_2411_pp1_iter1_reg(2),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(3),
      Q => select_ln675_reg_2411_pp1_iter1_reg(3),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(4),
      Q => select_ln675_reg_2411_pp1_iter1_reg(4),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(5),
      Q => select_ln675_reg_2411_pp1_iter1_reg(5),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(6),
      Q => select_ln675_reg_2411_pp1_iter1_reg(6),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(7),
      Q => select_ln675_reg_2411_pp1_iter1_reg(7),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(8),
      Q => select_ln675_reg_2411_pp1_iter1_reg(8),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      D => select_ln675_reg_2411(9),
      Q => select_ln675_reg_2411_pp1_iter1_reg(9),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(0),
      Q => select_ln675_reg_2411_pp1_iter2_reg(0),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(10),
      Q => select_ln675_reg_2411_pp1_iter2_reg(10),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(1),
      Q => select_ln675_reg_2411_pp1_iter2_reg(1),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(2),
      Q => select_ln675_reg_2411_pp1_iter2_reg(2),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(3),
      Q => select_ln675_reg_2411_pp1_iter2_reg(3),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(4),
      Q => select_ln675_reg_2411_pp1_iter2_reg(4),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(5),
      Q => select_ln675_reg_2411_pp1_iter2_reg(5),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(6),
      Q => select_ln675_reg_2411_pp1_iter2_reg(6),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(7),
      Q => select_ln675_reg_2411_pp1_iter2_reg(7),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(8),
      Q => select_ln675_reg_2411_pp1_iter2_reg(8),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter1_reg(9),
      Q => select_ln675_reg_2411_pp1_iter2_reg(9),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(0),
      Q => select_ln675_reg_2411_pp1_iter3_reg(0),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(10),
      Q => select_ln675_reg_2411_pp1_iter3_reg(10),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(1),
      Q => select_ln675_reg_2411_pp1_iter3_reg(1),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(2),
      Q => select_ln675_reg_2411_pp1_iter3_reg(2),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(3),
      Q => select_ln675_reg_2411_pp1_iter3_reg(3),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(4),
      Q => select_ln675_reg_2411_pp1_iter3_reg(4),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(5),
      Q => select_ln675_reg_2411_pp1_iter3_reg(5),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(6),
      Q => select_ln675_reg_2411_pp1_iter3_reg(6),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(7),
      Q => select_ln675_reg_2411_pp1_iter3_reg(7),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(8),
      Q => select_ln675_reg_2411_pp1_iter3_reg(8),
      R => '0'
    );
\select_ln675_reg_2411_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln675_reg_2411_pp1_iter2_reg(9),
      Q => select_ln675_reg_2411_pp1_iter3_reg(9),
      R => '0'
    );
\select_ln675_reg_2411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(0),
      Q => select_ln675_reg_2411(0),
      R => '0'
    );
\select_ln675_reg_2411_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => select_ln675_fu_551_p3(10),
      Q => select_ln675_reg_2411(10),
      R => '0'
    );
\select_ln675_reg_2411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(1),
      Q => select_ln675_reg_2411(1),
      R => '0'
    );
\select_ln675_reg_2411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(2),
      Q => select_ln675_reg_2411(2),
      R => '0'
    );
\select_ln675_reg_2411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(3),
      Q => select_ln675_reg_2411(3),
      R => '0'
    );
\select_ln675_reg_2411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(4),
      Q => select_ln675_reg_2411(4),
      R => '0'
    );
\select_ln675_reg_2411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(5),
      Q => select_ln675_reg_2411(5),
      R => '0'
    );
\select_ln675_reg_2411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => col_index_1_reg_299(6),
      Q => select_ln675_reg_2411(6),
      R => '0'
    );
\select_ln675_reg_2411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => select_ln675_fu_551_p3(7),
      Q => select_ln675_reg_2411(7),
      R => '0'
    );
\select_ln675_reg_2411_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => select_ln675_fu_551_p3(8),
      Q => select_ln675_reg_2411(8),
      R => '0'
    );
\select_ln675_reg_2411_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln692_reg_24050,
      D => select_ln675_fu_551_p3(9),
      Q => select_ln675_reg_2411(9),
      R => '0'
    );
\select_ln89_reg_2457[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16,
      I1 => \icmp_ln686_reg_2396_reg_n_2_[0]\,
      O => cmp117_reg_24220
    );
\select_ln89_reg_2457[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(24),
      O => \select_ln89_reg_2457[15]_i_10_n_2\
    );
\select_ln89_reg_2457[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => select_ln675_reg_2411(8),
      I1 => select_ln675_reg_2411(1),
      I2 => select_ln675_reg_2411(7),
      I3 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33,
      I4 => mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34,
      O => \select_ln89_reg_2457[15]_i_11_n_2\
    );
\select_ln89_reg_2457[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(31),
      O => \select_ln89_reg_2457[15]_i_3_n_2\
    );
\select_ln89_reg_2457[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(30),
      O => \select_ln89_reg_2457[15]_i_4_n_2\
    );
\select_ln89_reg_2457[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(29),
      O => \select_ln89_reg_2457[15]_i_5_n_2\
    );
\select_ln89_reg_2457[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(28),
      O => \select_ln89_reg_2457[15]_i_6_n_2\
    );
\select_ln89_reg_2457[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(27),
      O => \select_ln89_reg_2457[15]_i_7_n_2\
    );
\select_ln89_reg_2457[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(26),
      O => \select_ln89_reg_2457[15]_i_8_n_2\
    );
\select_ln89_reg_2457[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln89_reg_2457[15]_i_11_n_2\,
      I1 => Xindex_output_next_fu_172_reg(25),
      O => \select_ln89_reg_2457[15]_i_9_n_2\
    );
\select_ln89_reg_2457[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5F6"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(16),
      I1 => Xindex_output_next_fu_172_reg(14),
      I2 => cmp117_fu_571_p2,
      I3 => Xindex_output_next_fu_172_reg(15),
      I4 => \select_ln89_reg_2457[7]_i_11_n_2\,
      I5 => \select_ln89_reg_2457[7]_i_12_n_2\,
      O => \select_ln89_reg_2457[7]_i_10_n_2\
    );
\select_ln89_reg_2457[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(13),
      I1 => Xindex_output_next_fu_172_reg(12),
      I2 => Xindex_output_next_fu_172_reg(10),
      I3 => Xindex_output_next_fu_172_reg(11),
      I4 => \select_ln89_reg_2457[7]_i_13_n_2\,
      O => \select_ln89_reg_2457[7]_i_11_n_2\
    );
\select_ln89_reg_2457[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \select_ln89_reg_2457[7]_i_14_n_2\,
      I1 => cmp117_fu_571_p2,
      I2 => Xindex_output_next_fu_172_reg(12),
      I3 => \select_ln89_reg_2457[7]_i_15_n_2\,
      I4 => Xindex_output_next_fu_172_reg(6),
      I5 => \select_ln89_reg_2457[7]_i_16_n_2\,
      O => \select_ln89_reg_2457[7]_i_12_n_2\
    );
\select_ln89_reg_2457[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F777F7F"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(9),
      I1 => Xindex_output_next_fu_172_reg(11),
      I2 => Xindex_output_next_fu_172_reg(8),
      I3 => \select_ln89_reg_2457[7]_i_17_n_2\,
      I4 => Xindex_output_next_fu_172_reg(7),
      O => \select_ln89_reg_2457[7]_i_13_n_2\
    );
\select_ln89_reg_2457[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400040004"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(7),
      I1 => Xindex_output_next_fu_172_reg(5),
      I2 => cmp117_fu_571_p2,
      I3 => \select_ln89_reg_2457[7]_i_18_n_2\,
      I4 => Xindex_output_next_fu_172_reg(1),
      I5 => Xindex_output_next_fu_172_reg(3),
      O => \select_ln89_reg_2457[7]_i_14_n_2\
    );
\select_ln89_reg_2457[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(10),
      I1 => Xindex_output_next_fu_172_reg(13),
      I2 => Xindex_output_next_fu_172_reg(15),
      I3 => Xindex_output_next_fu_172_reg(14),
      I4 => Xindex_output_next_fu_172_reg(8),
      I5 => \select_ln89_reg_2457[7]_i_19_n_2\,
      O => \select_ln89_reg_2457[7]_i_15_n_2\
    );
\select_ln89_reg_2457[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AA22AAAAAAAA"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(7),
      I1 => Xindex_output_next_fu_172_reg(4),
      I2 => Xindex_output_next_fu_172_reg(2),
      I3 => cmp117_fu_571_p2,
      I4 => Xindex_output_next_fu_172_reg(3),
      I5 => Xindex_output_next_fu_172_reg(5),
      O => \select_ln89_reg_2457[7]_i_16_n_2\
    );
\select_ln89_reg_2457[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111155555555"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(6),
      I1 => Xindex_output_next_fu_172_reg(4),
      I2 => Xindex_output_next_fu_172_reg(2),
      I3 => Xindex_output_next_fu_172_reg(1),
      I4 => Xindex_output_next_fu_172_reg(3),
      I5 => Xindex_output_next_fu_172_reg(5),
      O => \select_ln89_reg_2457[7]_i_17_n_2\
    );
\select_ln89_reg_2457[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0105"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(4),
      I1 => Xindex_output_next_fu_172_reg(2),
      I2 => cmp117_fu_571_p2,
      I3 => Xindex_output_next_fu_172_reg(3),
      O => \select_ln89_reg_2457[7]_i_18_n_2\
    );
\select_ln89_reg_2457[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(11),
      I1 => Xindex_output_next_fu_172_reg(9),
      O => \select_ln89_reg_2457[7]_i_19_n_2\
    );
\select_ln89_reg_2457[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Xindex_output_next_fu_172_reg(16),
      I1 => cmp117_fu_571_p2,
      O => \select_ln89_reg_2457[7]_i_2_n_2\
    );
\select_ln89_reg_2457[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(23),
      O => \select_ln89_reg_2457[7]_i_3_n_2\
    );
\select_ln89_reg_2457[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(22),
      O => \select_ln89_reg_2457[7]_i_4_n_2\
    );
\select_ln89_reg_2457[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(21),
      O => \select_ln89_reg_2457[7]_i_5_n_2\
    );
\select_ln89_reg_2457[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(20),
      O => \select_ln89_reg_2457[7]_i_6_n_2\
    );
\select_ln89_reg_2457[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(19),
      O => \select_ln89_reg_2457[7]_i_7_n_2\
    );
\select_ln89_reg_2457[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(18),
      O => \select_ln89_reg_2457[7]_i_8_n_2\
    );
\select_ln89_reg_2457[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cmp117_fu_571_p2,
      I1 => Xindex_output_next_fu_172_reg(17),
      O => \select_ln89_reg_2457[7]_i_9_n_2\
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(0),
      Q => select_ln89_reg_2457_pp1_iter2_reg(0),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(10),
      Q => select_ln89_reg_2457_pp1_iter2_reg(10),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(11),
      Q => select_ln89_reg_2457_pp1_iter2_reg(11),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(12),
      Q => select_ln89_reg_2457_pp1_iter2_reg(12),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(13),
      Q => select_ln89_reg_2457_pp1_iter2_reg(13),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(14),
      Q => select_ln89_reg_2457_pp1_iter2_reg(14),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(15),
      Q => select_ln89_reg_2457_pp1_iter2_reg(15),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(1),
      Q => select_ln89_reg_2457_pp1_iter2_reg(1),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(2),
      Q => select_ln89_reg_2457_pp1_iter2_reg(2),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(3),
      Q => select_ln89_reg_2457_pp1_iter2_reg(3),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(4),
      Q => select_ln89_reg_2457_pp1_iter2_reg(4),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(5),
      Q => select_ln89_reg_2457_pp1_iter2_reg(5),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(6),
      Q => select_ln89_reg_2457_pp1_iter2_reg(6),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(7),
      Q => select_ln89_reg_2457_pp1_iter2_reg(7),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(8),
      Q => select_ln89_reg_2457_pp1_iter2_reg(8),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457(9),
      Q => select_ln89_reg_2457_pp1_iter2_reg(9),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(0),
      Q => select_ln89_reg_2457_pp1_iter3_reg(0),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(10),
      Q => select_ln89_reg_2457_pp1_iter3_reg(10),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(11),
      Q => select_ln89_reg_2457_pp1_iter3_reg(11),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(12),
      Q => select_ln89_reg_2457_pp1_iter3_reg(12),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(13),
      Q => select_ln89_reg_2457_pp1_iter3_reg(13),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(14),
      Q => select_ln89_reg_2457_pp1_iter3_reg(14),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(15),
      Q => select_ln89_reg_2457_pp1_iter3_reg(15),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(1),
      Q => select_ln89_reg_2457_pp1_iter3_reg(1),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(2),
      Q => select_ln89_reg_2457_pp1_iter3_reg(2),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(3),
      Q => select_ln89_reg_2457_pp1_iter3_reg(3),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(4),
      Q => select_ln89_reg_2457_pp1_iter3_reg(4),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(5),
      Q => select_ln89_reg_2457_pp1_iter3_reg(5),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(6),
      Q => select_ln89_reg_2457_pp1_iter3_reg(6),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(7),
      Q => select_ln89_reg_2457_pp1_iter3_reg(7),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(8),
      Q => select_ln89_reg_2457_pp1_iter3_reg(8),
      R => '0'
    );
\select_ln89_reg_2457_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => select_ln89_reg_2457_pp1_iter2_reg(9),
      Q => select_ln89_reg_2457_pp1_iter3_reg(9),
      R => '0'
    );
\select_ln89_reg_2457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(16),
      Q => select_ln89_reg_2457(0),
      R => '0'
    );
\select_ln89_reg_2457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(26),
      Q => select_ln89_reg_2457(10),
      R => '0'
    );
\select_ln89_reg_2457_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(27),
      Q => select_ln89_reg_2457(11),
      R => '0'
    );
\select_ln89_reg_2457_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(28),
      Q => select_ln89_reg_2457(12),
      R => '0'
    );
\select_ln89_reg_2457_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(29),
      Q => select_ln89_reg_2457(13),
      R => '0'
    );
\select_ln89_reg_2457_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(30),
      Q => select_ln89_reg_2457(14),
      R => '0'
    );
\select_ln89_reg_2457_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(31),
      Q => select_ln89_reg_2457(15),
      R => '0'
    );
\select_ln89_reg_2457_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln89_reg_2457_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \NLW_select_ln89_reg_2457_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \select_ln89_reg_2457_reg[15]_i_2_n_3\,
      CO(5) => \select_ln89_reg_2457_reg[15]_i_2_n_4\,
      CO(4) => \select_ln89_reg_2457_reg[15]_i_2_n_5\,
      CO(3) => \select_ln89_reg_2457_reg[15]_i_2_n_6\,
      CO(2) => \select_ln89_reg_2457_reg[15]_i_2_n_7\,
      CO(1) => \select_ln89_reg_2457_reg[15]_i_2_n_8\,
      CO(0) => \select_ln89_reg_2457_reg[15]_i_2_n_9\,
      DI(7 downto 0) => B"01111111",
      O(7 downto 0) => shl_ln_fu_822_p3(31 downto 24),
      S(7) => \select_ln89_reg_2457[15]_i_3_n_2\,
      S(6) => \select_ln89_reg_2457[15]_i_4_n_2\,
      S(5) => \select_ln89_reg_2457[15]_i_5_n_2\,
      S(4) => \select_ln89_reg_2457[15]_i_6_n_2\,
      S(3) => \select_ln89_reg_2457[15]_i_7_n_2\,
      S(2) => \select_ln89_reg_2457[15]_i_8_n_2\,
      S(1) => \select_ln89_reg_2457[15]_i_9_n_2\,
      S(0) => \select_ln89_reg_2457[15]_i_10_n_2\
    );
\select_ln89_reg_2457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(17),
      Q => select_ln89_reg_2457(1),
      R => '0'
    );
\select_ln89_reg_2457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(18),
      Q => select_ln89_reg_2457(2),
      R => '0'
    );
\select_ln89_reg_2457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(19),
      Q => select_ln89_reg_2457(3),
      R => '0'
    );
\select_ln89_reg_2457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(20),
      Q => select_ln89_reg_2457(4),
      R => '0'
    );
\select_ln89_reg_2457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(21),
      Q => select_ln89_reg_2457(5),
      R => '0'
    );
\select_ln89_reg_2457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(22),
      Q => select_ln89_reg_2457(6),
      R => '0'
    );
\select_ln89_reg_2457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(23),
      Q => select_ln89_reg_2457(7),
      R => '0'
    );
\select_ln89_reg_2457_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \select_ln89_reg_2457_reg[7]_i_1_n_2\,
      CO(6) => \select_ln89_reg_2457_reg[7]_i_1_n_3\,
      CO(5) => \select_ln89_reg_2457_reg[7]_i_1_n_4\,
      CO(4) => \select_ln89_reg_2457_reg[7]_i_1_n_5\,
      CO(3) => \select_ln89_reg_2457_reg[7]_i_1_n_6\,
      CO(2) => \select_ln89_reg_2457_reg[7]_i_1_n_7\,
      CO(1) => \select_ln89_reg_2457_reg[7]_i_1_n_8\,
      CO(0) => \select_ln89_reg_2457_reg[7]_i_1_n_9\,
      DI(7 downto 1) => B"1111111",
      DI(0) => \select_ln89_reg_2457[7]_i_2_n_2\,
      O(7 downto 0) => shl_ln_fu_822_p3(23 downto 16),
      S(7) => \select_ln89_reg_2457[7]_i_3_n_2\,
      S(6) => \select_ln89_reg_2457[7]_i_4_n_2\,
      S(5) => \select_ln89_reg_2457[7]_i_5_n_2\,
      S(4) => \select_ln89_reg_2457[7]_i_6_n_2\,
      S(3) => \select_ln89_reg_2457[7]_i_7_n_2\,
      S(2) => \select_ln89_reg_2457[7]_i_8_n_2\,
      S(1) => \select_ln89_reg_2457[7]_i_9_n_2\,
      S(0) => \select_ln89_reg_2457[7]_i_10_n_2\
    );
\select_ln89_reg_2457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(24),
      Q => select_ln89_reg_2457(8),
      R => '0'
    );
\select_ln89_reg_2457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp117_reg_24220,
      D => shl_ln_fu_822_p3(25),
      Q => select_ln89_reg_2457(9),
      R => '0'
    );
\t_V_reg_277[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_277_reg(0),
      O => dim3_V_fu_515_p2(0)
    );
\t_V_reg_277[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_277_reg(0),
      I1 => t_V_reg_277_reg(1),
      O => dim3_V_fu_515_p2(1)
    );
\t_V_reg_277[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_277_reg(2),
      I1 => t_V_reg_277_reg(1),
      I2 => t_V_reg_277_reg(0),
      O => dim3_V_fu_515_p2(2)
    );
\t_V_reg_277[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_277_reg(3),
      I1 => t_V_reg_277_reg(0),
      I2 => t_V_reg_277_reg(1),
      I3 => t_V_reg_277_reg(2),
      O => dim3_V_fu_515_p2(3)
    );
\t_V_reg_277[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_277_reg(4),
      I1 => t_V_reg_277_reg(3),
      I2 => t_V_reg_277_reg(2),
      I3 => t_V_reg_277_reg(1),
      I4 => t_V_reg_277_reg(0),
      O => dim3_V_fu_515_p2(4)
    );
\t_V_reg_277[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_277_reg(5),
      I1 => t_V_reg_277_reg(0),
      I2 => t_V_reg_277_reg(1),
      I3 => t_V_reg_277_reg(2),
      I4 => t_V_reg_277_reg(3),
      I5 => t_V_reg_277_reg(4),
      O => dim3_V_fu_515_p2(5)
    );
\t_V_reg_277[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_277_reg(6),
      I1 => \t_V_reg_277[8]_i_4_n_2\,
      O => dim3_V_fu_515_p2(6)
    );
\t_V_reg_277[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_277_reg(7),
      I1 => \t_V_reg_277[8]_i_4_n_2\,
      I2 => t_V_reg_277_reg(6),
      O => dim3_V_fu_515_p2(7)
    );
\t_V_reg_277[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ouput_buffer_2_0_V_U_n_13,
      O => t_V_reg_277
    );
\t_V_reg_277[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_277_reg(8),
      I1 => t_V_reg_277_reg(6),
      I2 => \t_V_reg_277[8]_i_4_n_2\,
      I3 => t_V_reg_277_reg(7),
      O => dim3_V_fu_515_p2(8)
    );
\t_V_reg_277[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_277_reg(5),
      I1 => t_V_reg_277_reg(0),
      I2 => t_V_reg_277_reg(1),
      I3 => t_V_reg_277_reg(2),
      I4 => t_V_reg_277_reg(3),
      I5 => t_V_reg_277_reg(4),
      O => \t_V_reg_277[8]_i_4_n_2\
    );
\t_V_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(0),
      Q => t_V_reg_277_reg(0),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(1),
      Q => t_V_reg_277_reg(1),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(2),
      Q => t_V_reg_277_reg(2),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(3),
      Q => t_V_reg_277_reg(3),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(4),
      Q => t_V_reg_277_reg(4),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(5),
      Q => t_V_reg_277_reg(5),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(6),
      Q => t_V_reg_277_reg(6),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(7),
      Q => t_V_reg_277_reg(7),
      R => t_V_reg_277
    );
\t_V_reg_277_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ouput_buffer_2_0_V_U_n_13,
      D => dim3_V_fu_515_p2(8),
      Q => t_V_reg_277_reg(8),
      R => t_V_reg_277
    );
\trunc_ln211_2_reg_2727[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      I1 => DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
      I2 => \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0]\,
      O => trunc_ln211_2_reg_27270
    );
\trunc_ln211_2_reg_2727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(8),
      Q => if_din(16),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(9),
      Q => if_din(17),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(10),
      Q => if_din(18),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(11),
      Q => if_din(19),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(12),
      Q => if_din(20),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(13),
      Q => if_din(21),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(14),
      Q => if_din(22),
      R => '0'
    );
\trunc_ln211_2_reg_2727_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln211_2_reg_27270,
      D => add_ln216_5_fu_2164_p2(15),
      Q => if_din(23),
      R => '0'
    );
\usedw[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push\,
      I1 => pop_0,
      O => E(0)
    );
\waddr[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => img_dst2_data_full_n,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
      I3 => ap_enable_reg_pp1_iter8_reg_n_2,
      I4 => icmp_ln809_reg_2613_pp1_iter7_reg,
      I5 => dout_valid_reg_0(1),
      O => \^push\
    );
\xor_ln894_reg_2511[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln894_1_fu_1098_p2,
      O => p_0_in1_in
    );
\xor_ln894_reg_2511[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(1),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(1),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(0),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(0),
      O => \xor_ln894_reg_2511[0]_i_10_n_2\
    );
\xor_ln894_reg_2511[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(15),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(15),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(14),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(14),
      O => \xor_ln894_reg_2511[0]_i_11_n_2\
    );
\xor_ln894_reg_2511[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(13),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(13),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(12),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(12),
      O => \xor_ln894_reg_2511[0]_i_12_n_2\
    );
\xor_ln894_reg_2511[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(11),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(11),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(10),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(10),
      O => \xor_ln894_reg_2511[0]_i_13_n_2\
    );
\xor_ln894_reg_2511[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(9),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(9),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(8),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(8),
      O => \xor_ln894_reg_2511[0]_i_14_n_2\
    );
\xor_ln894_reg_2511[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(7),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(7),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(6),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(6),
      O => \xor_ln894_reg_2511[0]_i_15_n_2\
    );
\xor_ln894_reg_2511[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(5),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(5),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(4),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(4),
      O => \xor_ln894_reg_2511[0]_i_16_n_2\
    );
\xor_ln894_reg_2511[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(3),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(3),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(2),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(2),
      O => \xor_ln894_reg_2511[0]_i_17_n_2\
    );
\xor_ln894_reg_2511[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln89_reg_2457_pp1_iter3_reg(1),
      I1 => ouput_index_write_counter679_load_08652496_reg_355_reg(1),
      I2 => select_ln89_reg_2457_pp1_iter3_reg(0),
      I3 => ouput_index_write_counter679_load_08652496_reg_355_reg(0),
      O => \xor_ln894_reg_2511[0]_i_18_n_2\
    );
\xor_ln894_reg_2511[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(15),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(15),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(14),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(14),
      O => \xor_ln894_reg_2511[0]_i_3_n_2\
    );
\xor_ln894_reg_2511[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(13),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(13),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(12),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(12),
      O => \xor_ln894_reg_2511[0]_i_4_n_2\
    );
\xor_ln894_reg_2511[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(11),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(11),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(10),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(10),
      O => \xor_ln894_reg_2511[0]_i_5_n_2\
    );
\xor_ln894_reg_2511[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(9),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(9),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(8),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(8),
      O => \xor_ln894_reg_2511[0]_i_6_n_2\
    );
\xor_ln894_reg_2511[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(7),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(7),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(6),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(6),
      O => \xor_ln894_reg_2511[0]_i_7_n_2\
    );
\xor_ln894_reg_2511[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(5),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(5),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(4),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(4),
      O => \xor_ln894_reg_2511[0]_i_8_n_2\
    );
\xor_ln894_reg_2511[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ouput_index_write_counter679_load_08652496_reg_355_reg(3),
      I1 => select_ln89_reg_2457_pp1_iter3_reg(3),
      I2 => ouput_index_write_counter679_load_08652496_reg_355_reg(2),
      I3 => select_ln89_reg_2457_pp1_iter3_reg(2),
      O => \xor_ln894_reg_2511[0]_i_9_n_2\
    );
\xor_ln894_reg_2511_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp1_stage0_subdone\,
      D => xor_ln894_reg_2511,
      Q => xor_ln894_reg_2511_pp1_iter5_reg,
      R => '0'
    );
\xor_ln894_reg_2511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DDR_wr_en_tmp_reg_25280,
      D => p_0_in1_in,
      Q => xor_ln894_reg_2511,
      R => '0'
    );
\xor_ln894_reg_2511_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln894_1_fu_1098_p2,
      CO(6) => \xor_ln894_reg_2511_reg[0]_i_2_n_3\,
      CO(5) => \xor_ln894_reg_2511_reg[0]_i_2_n_4\,
      CO(4) => \xor_ln894_reg_2511_reg[0]_i_2_n_5\,
      CO(3) => \xor_ln894_reg_2511_reg[0]_i_2_n_6\,
      CO(2) => \xor_ln894_reg_2511_reg[0]_i_2_n_7\,
      CO(1) => \xor_ln894_reg_2511_reg[0]_i_2_n_8\,
      CO(0) => \xor_ln894_reg_2511_reg[0]_i_2_n_9\,
      DI(7) => \xor_ln894_reg_2511[0]_i_3_n_2\,
      DI(6) => \xor_ln894_reg_2511[0]_i_4_n_2\,
      DI(5) => \xor_ln894_reg_2511[0]_i_5_n_2\,
      DI(4) => \xor_ln894_reg_2511[0]_i_6_n_2\,
      DI(3) => \xor_ln894_reg_2511[0]_i_7_n_2\,
      DI(2) => \xor_ln894_reg_2511[0]_i_8_n_2\,
      DI(1) => \xor_ln894_reg_2511[0]_i_9_n_2\,
      DI(0) => \xor_ln894_reg_2511[0]_i_10_n_2\,
      O(7 downto 0) => \NLW_xor_ln894_reg_2511_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xor_ln894_reg_2511[0]_i_11_n_2\,
      S(6) => \xor_ln894_reg_2511[0]_i_12_n_2\,
      S(5) => \xor_ln894_reg_2511[0]_i_13_n_2\,
      S(4) => \xor_ln894_reg_2511[0]_i_14_n_2\,
      S(3) => \xor_ln894_reg_2511[0]_i_15_n_2\,
      S(2) => \xor_ln894_reg_2511[0]_i_16_n_2\,
      S(1) => \xor_ln894_reg_2511[0]_i_17_n_2\,
      S(0) => \xor_ln894_reg_2511[0]_i_18_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s is
  port (
    pop : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    img_dst1_4222_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    img_src1_data_empty_n : in STD_LOGIC;
    img_dst1_data_full_n : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    img_src1_4221_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s is
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[4]_0\ => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => dout_valid_reg,
      empty_n => empty_n,
      grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      img_dst1_4222_din(23 downto 0) => img_dst1_4222_din(23 downto 0),
      img_dst1_data_full_n => img_dst1_data_full_n,
      img_src1_4221_dout(23 downto 0) => img_src1_4221_dout(23 downto 0),
      img_src1_data_empty_n => img_src1_data_empty_n,
      pop => pop,
      pop_0 => pop_0,
      push => push,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6,
      Q => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s is
  port (
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln695_fu_176_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    zext_ln215_fu_754_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pop : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    img_dst2_data_full_n : in STD_LOGIC;
    img_src2_data_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    resize_2_9_1080_1920_320_320_1_2_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s is
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3 : STD_LOGIC;
  signal grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_47 : STD_LOGIC;
  signal icmp_ln809_fu_1309_p2 : STD_LOGIC;
  signal icmp_ln809_reg_2613 : STD_LOGIC;
  signal \icmp_ln809_reg_2613[0]_i_1_n_2\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[0]_0\ => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_47,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => dout_valid_reg,
      dout_valid_reg_0(1) => ap_CS_fsm_state2,
      dout_valid_reg_0(0) => \ap_CS_fsm_reg_n_2_[0]\,
      empty_n => empty_n,
      grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0\ => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3,
      icmp_ln809_reg_2613 => icmp_ln809_reg_2613,
      \icmp_ln809_reg_2613_reg[0]_0\ => \icmp_ln809_reg_2613[0]_i_1_n_2\,
      if_din(23 downto 0) => if_din(23 downto 0),
      img_dst2_data_full_n => img_dst2_data_full_n,
      img_src2_data_empty_n => img_src2_data_empty_n,
      \out_col_index_fu_180_reg[31]_0\(0) => icmp_ln809_fu_1309_p2,
      p_13_in => p_13_in,
      \phi_ln695_fu_176_reg[13]_0\(0) => zext_ln215_fu_754_p1(0),
      \phi_ln695_fu_176_reg[24]_0\(7 downto 0) => zext_ln215_fu_754_p1(8 downto 1),
      \phi_ln695_fu_176_reg[31]_0\(7 downto 0) => \phi_ln695_fu_176_reg[31]\(7 downto 0),
      \phi_ln695_fu_176_reg[31]_1\(6 downto 0) => zext_ln215_fu_754_p1(15 downto 9),
      pop => pop,
      pop_0 => pop_0,
      push => push,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_ready => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_start => resize_2_9_1080_1920_320_320_1_2_U0_ap_start
    );
grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_47,
      Q => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln809_reg_2613[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => icmp_ln809_fu_1309_p2,
      I1 => grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => p_13_in,
      I4 => icmp_ln809_reg_2613,
      O => \icmp_ln809_reg_2613[0]_i_1_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream is
  port (
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    overlay_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    overlay_alpha_ap_vld : in STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal Loop_loop_height_proc2123_U0_ap_ready : STD_LOGIC;
  signal Loop_loop_height_proc2123_U0_ap_start : STD_LOGIC;
  signal Loop_loop_height_proc2123_U0_img_out_data_read : STD_LOGIC;
  signal Loop_loop_height_proc2224_U0_img_in_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Loop_loop_height_proc2224_U0_img_in_data_write : STD_LOGIC;
  signal Loop_loop_height_proc2224_U0_n_2 : STD_LOGIC;
  signal Loop_loop_height_proc2224_U0_n_5 : STD_LOGIC;
  signal Loop_loop_height_proc2224_U0_overlay_alpha_out_write : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal duplicate_1080_1920_U0_ap_ready : STD_LOGIC;
  signal duplicate_1080_1920_U0_ap_start : STD_LOGIC;
  signal duplicate_1080_1920_U0_img_in_4219_read : STD_LOGIC;
  signal duplicate_1080_1920_U0_n_2 : STD_LOGIC;
  signal duplicate_1080_1920_U0_n_4 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_1 : STD_LOGIC;
  signal empty_n_2 : STD_LOGIC;
  signal empty_n_3 : STD_LOGIC;
  signal \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2\ : STD_LOGIC;
  signal \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_dst1_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_dst1_data_empty_n : STD_LOGIC;
  signal img_dst1_data_full_n : STD_LOGIC;
  signal img_dst2_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_dst2_data_empty_n : STD_LOGIC;
  signal img_dst2_data_full_n : STD_LOGIC;
  signal img_in_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_in_data_empty_n : STD_LOGIC;
  signal img_in_data_full_n : STD_LOGIC;
  signal img_out_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_out_data_empty_n : STD_LOGIC;
  signal img_out_data_full_n : STD_LOGIC;
  signal img_src1_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_src1_data_empty_n : STD_LOGIC;
  signal img_src1_data_full_n : STD_LOGIC;
  signal img_src2_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_src2_data_empty_n : STD_LOGIC;
  signal img_src2_data_full_n : STD_LOGIC;
  signal overlay_alpha_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal overlay_alpha_c_empty_n : STD_LOGIC;
  signal overlay_alpha_c_full_n : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_ap_ready : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_ap_start : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_img_out_4220_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal overlyOnMat_1080_1920_U0_img_out_4220_write : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_n_4 : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_n_5 : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_n_9 : STD_LOGIC;
  signal overlyOnMat_1080_1920_U0_overly_alpha_read : STD_LOGIC;
  signal p_reg_reg_i_122_n_2 : STD_LOGIC;
  signal p_reg_reg_i_123_n_2 : STD_LOGIC;
  signal p_reg_reg_i_124_n_2 : STD_LOGIC;
  signal p_reg_reg_i_125_n_2 : STD_LOGIC;
  signal p_reg_reg_i_126_n_2 : STD_LOGIC;
  signal p_reg_reg_i_127_n_2 : STD_LOGIC;
  signal p_reg_reg_i_145_n_2 : STD_LOGIC;
  signal p_reg_reg_i_146_n_2 : STD_LOGIC;
  signal p_reg_reg_i_147_n_2 : STD_LOGIC;
  signal p_reg_reg_i_148_n_2 : STD_LOGIC;
  signal p_reg_reg_i_149_n_2 : STD_LOGIC;
  signal p_reg_reg_i_150_n_2 : STD_LOGIC;
  signal p_reg_reg_i_151_n_2 : STD_LOGIC;
  signal p_reg_reg_i_152_n_2 : STD_LOGIC;
  signal p_reg_reg_i_153_n_2 : STD_LOGIC;
  signal p_reg_reg_i_195_n_2 : STD_LOGIC;
  signal p_reg_reg_i_84_n_5 : STD_LOGIC;
  signal p_reg_reg_i_84_n_6 : STD_LOGIC;
  signal p_reg_reg_i_84_n_7 : STD_LOGIC;
  signal p_reg_reg_i_84_n_8 : STD_LOGIC;
  signal p_reg_reg_i_84_n_9 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop_11 : STD_LOGIC;
  signal pop_6 : STD_LOGIC;
  signal pop_7 : STD_LOGIC;
  signal pop_9 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal push_8 : STD_LOGIC;
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready : STD_LOGIC;
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start : STD_LOGIC;
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_write : STD_LOGIC;
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_n_3 : STD_LOGIC;
  signal resize_2_9_1080_1920_1080_1920_1_2_U0_n_4 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_ap_ready : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_ap_start : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_write : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_10 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_11 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_12 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_13 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_14 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_15 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_16 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_17 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_2 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_3 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_35 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_36 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_4 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_5 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_6 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_7 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_8 : STD_LOGIC;
  signal resize_2_9_1080_1920_320_320_1_2_U0_n_9 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal start_for_Loop_loop_height_proc2123_U0_full_n : STD_LOGIC;
  signal start_for_duplicate_1080_1920_U0_full_n : STD_LOGIC;
  signal start_for_overlyOnMat_1080_1920_U0_full_n : STD_LOGIC;
  signal start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n : STD_LOGIC;
  signal start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal start_once_reg_4 : STD_LOGIC;
  signal NLW_p_reg_reg_i_84_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_i_84_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_145 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of p_reg_reg_i_147 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of p_reg_reg_i_148 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of p_reg_reg_i_150 : label is "soft_lutpair296";
begin
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(2) <= \<const1>\;
  video_out_TKEEP(1) <= \<const1>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(2) <= \<const0>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_loop_height_proc2123_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123
     port map (
      \B_V_data_1_state_reg[0]\ => video_out_TVALID,
      Loop_loop_height_proc2123_U0_ap_ready => Loop_loop_height_proc2123_U0_ap_ready,
      Loop_loop_height_proc2123_U0_ap_start => Loop_loop_height_proc2123_U0_ap_start,
      Loop_loop_height_proc2123_U0_img_out_data_read => Loop_loop_height_proc2123_U0_img_out_data_read,
      Q(23 downto 0) => img_out_data_dout(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_data_empty_n => img_out_data_empty_n,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
Loop_loop_height_proc2224_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224
     port map (
      Loop_loop_height_proc2224_U0_img_in_data_write => Loop_loop_height_proc2224_U0_img_in_data_write,
      Loop_loop_height_proc2224_U0_overlay_alpha_out_write => Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_data_din(23 downto 0) => Loop_loop_height_proc2224_U0_img_in_data_din(23 downto 0),
      img_in_data_full_n => img_in_data_full_n,
      overlay_alpha_ap_vld => overlay_alpha_ap_vld,
      overlay_alpha_ap_vld_0 => Loop_loop_height_proc2224_U0_n_5,
      overlay_alpha_c_full_n => overlay_alpha_c_full_n,
      shiftReg_ce => shiftReg_ce,
      start_for_duplicate_1080_1920_U0_full_n => start_for_duplicate_1080_1920_U0_full_n,
      start_for_overlyOnMat_1080_1920_U0_full_n => start_for_overlyOnMat_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Loop_loop_height_proc2224_U0_n_2,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
duplicate_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s
     port map (
      E(0) => duplicate_1080_1920_U0_n_2,
      WEA(0) => duplicate_1080_1920_U0_img_in_4219_read,
      \ap_CS_fsm_reg[1]_0\(0) => push,
      \ap_CS_fsm_reg[1]_1\(0) => duplicate_1080_1920_U0_n_4,
      ap_clk => ap_clk,
      ap_ready => duplicate_1080_1920_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      duplicate_1080_1920_U0_ap_start => duplicate_1080_1920_U0_ap_start,
      img_in_data_empty_n => img_in_data_empty_n,
      img_src1_data_full_n => img_src1_data_full_n,
      img_src2_data_full_n => img_src2_data_full_n,
      pop => pop_9,
      pop_0 => pop_11,
      start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      start_once_reg => start_once_reg_0
    );
img_dst1_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A
     port map (
      E(0) => resize_2_9_1080_1920_1080_1920_1_2_U0_n_4,
      Q(23 downto 0) => resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_din(23 downto 0),
      WEA(0) => resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_buf_reg[23]_0\(23 downto 0) => img_dst1_data_dout(23 downto 0),
      dout_valid_reg_0 => overlyOnMat_1080_1920_U0_n_9,
      empty_n => empty_n,
      img_dst1_data_empty_n => img_dst1_data_empty_n,
      img_dst1_data_full_n => img_dst1_data_full_n,
      pop => pop_7,
      push => push_8
    );
img_dst2_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_0
     port map (
      E(0) => resize_2_9_1080_1920_320_320_1_2_U0_n_36,
      Q(23 downto 0) => img_dst2_data_dout(23 downto 0),
      WEA(0) => resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => overlyOnMat_1080_1920_U0_n_4,
      empty_n => empty_n_1,
      if_din(23 downto 0) => resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_din(23 downto 0),
      img_dst2_data_empty_n => img_dst2_data_empty_n,
      img_dst2_data_full_n => img_dst2_data_full_n,
      pop => pop_6,
      push => push_10
    );
img_in_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1
     port map (
      Loop_loop_height_proc2224_U0_img_in_data_write => Loop_loop_height_proc2224_U0_img_in_data_write,
      WEA(0) => duplicate_1080_1920_U0_img_in_4219_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(23 downto 0) => Loop_loop_height_proc2224_U0_img_in_data_din(23 downto 0),
      if_dout(23 downto 0) => img_in_data_dout(23 downto 0),
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n
    );
img_out_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2
     port map (
      E(0) => overlyOnMat_1080_1920_U0_n_5,
      Loop_loop_height_proc2123_U0_img_out_data_read => Loop_loop_height_proc2123_U0_img_out_data_read,
      Q(23 downto 0) => img_out_data_dout(23 downto 0),
      WEA(0) => overlyOnMat_1080_1920_U0_img_out_4220_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_4220_din(23 downto 0) => overlyOnMat_1080_1920_U0_img_out_4220_din(23 downto 0),
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      pop => pop,
      push => push_5
    );
img_src1_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3
     port map (
      E(0) => push,
      Q(23 downto 0) => img_src1_data_dout(23 downto 0),
      WEA(0) => duplicate_1080_1920_U0_img_in_4219_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => resize_2_9_1080_1920_1080_1920_1_2_U0_n_3,
      empty_n => empty_n_2,
      if_din(23 downto 0) => img_in_data_dout(23 downto 0),
      img_src1_data_empty_n => img_src1_data_empty_n,
      img_src1_data_full_n => img_src1_data_full_n,
      pop => pop_9,
      q_tmp(23 downto 0) => q_tmp(23 downto 0),
      \usedw_reg[10]_0\(0) => duplicate_1080_1920_U0_n_2
    );
img_src2_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4
     port map (
      E(0) => duplicate_1080_1920_U0_n_4,
      Q(23 downto 0) => img_src2_data_dout(23 downto 0),
      WEA(0) => duplicate_1080_1920_U0_img_in_4219_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => resize_2_9_1080_1920_320_320_1_2_U0_n_35,
      empty_n => empty_n_3,
      if_din(23 downto 0) => img_in_data_dout(23 downto 0),
      img_src2_data_empty_n => img_src2_data_empty_n,
      img_src2_data_full_n => img_src2_data_full_n,
      pop => pop_11,
      q_tmp(23 downto 0) => q_tmp(23 downto 0),
      \waddr_reg[0]_0\(0) => push
    );
overlay_alpha_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d4_S
     port map (
      Loop_loop_height_proc2224_U0_overlay_alpha_out_write => Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => Loop_loop_height_proc2224_U0_n_5,
      \out\(7 downto 0) => overlay_alpha_c_dout(7 downto 0),
      overlay_alpha(7 downto 0) => overlay_alpha(7 downto 0),
      overlay_alpha_c_empty_n => overlay_alpha_c_empty_n,
      overlay_alpha_c_full_n => overlay_alpha_c_full_n,
      overlyOnMat_1080_1920_U0_overly_alpha_read => overlyOnMat_1080_1920_U0_overly_alpha_read,
      shiftReg_ce => shiftReg_ce
    );
overlyOnMat_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s
     port map (
      E(0) => overlyOnMat_1080_1920_U0_n_5,
      Q(23 downto 0) => img_dst2_data_dout(23 downto 0),
      WEA(0) => overlyOnMat_1080_1920_U0_img_out_4220_write,
      \ap_CS_fsm_reg[1]_0\ => overlyOnMat_1080_1920_U0_n_9,
      ap_clk => ap_clk,
      ap_ready => overlyOnMat_1080_1920_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => overlyOnMat_1080_1920_U0_n_4,
      empty_n => empty_n,
      empty_n_1 => empty_n_1,
      img_dst1_4222_dout(23 downto 0) => img_dst1_data_dout(23 downto 0),
      img_dst1_data_empty_n => img_dst1_data_empty_n,
      img_dst2_data_empty_n => img_dst2_data_empty_n,
      img_out_4220_din(23 downto 0) => overlyOnMat_1080_1920_U0_img_out_4220_din(23 downto 0),
      img_out_data_full_n => img_out_data_full_n,
      \out\(7 downto 0) => overlay_alpha_c_dout(7 downto 0),
      overlay_alpha_c_empty_n => overlay_alpha_c_empty_n,
      overlyOnMat_1080_1920_U0_ap_start => overlyOnMat_1080_1920_U0_ap_start,
      overlyOnMat_1080_1920_U0_overly_alpha_read => overlyOnMat_1080_1920_U0_overly_alpha_read,
      pop => pop_7,
      pop_0 => pop_6,
      pop_2 => pop,
      push => push_5,
      start_for_Loop_loop_height_proc2123_U0_full_n => start_for_Loop_loop_height_proc2123_U0_full_n,
      start_once_reg => start_once_reg_4
    );
p_reg_reg_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D20D"
    )
        port map (
      I0 => p_reg_reg_i_145_n_2,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(14),
      I2 => resize_2_9_1080_1920_320_320_1_2_U0_n_10,
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(15),
      O => p_reg_reg_i_122_n_2
    );
p_reg_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8001028028000028"
    )
        port map (
      I0 => p_reg_reg_i_146_n_2,
      I1 => p_reg_reg_i_147_n_2,
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(12),
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(13),
      I4 => resize_2_9_1080_1920_320_320_1_2_U0_n_12,
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_n_13,
      O => p_reg_reg_i_123_n_2
    );
p_reg_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4900002020490000"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_16,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(9),
      I2 => p_reg_reg_i_148_n_2,
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(10),
      I4 => p_reg_reg_i_149_n_2,
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_n_15,
      O => p_reg_reg_i_124_n_2
    );
p_reg_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8001028028000028"
    )
        port map (
      I0 => p_reg_reg_i_150_n_2,
      I1 => p_reg_reg_i_151_n_2,
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(6),
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(7),
      I4 => resize_2_9_1080_1920_320_320_1_2_U0_n_2,
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_n_3,
      O => p_reg_reg_i_125_n_2
    );
p_reg_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8001028028000028"
    )
        port map (
      I0 => p_reg_reg_i_152_n_2,
      I1 => p_reg_reg_i_153_n_2,
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(3),
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(4),
      I4 => resize_2_9_1080_1920_320_320_1_2_U0_n_5,
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_n_6,
      O => p_reg_reg_i_126_n_2
    );
p_reg_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4024020002004024"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_9,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(0),
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(1),
      I3 => resize_2_9_1080_1920_320_320_1_2_U0_n_8,
      I4 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(2),
      I5 => resize_2_9_1080_1920_320_320_1_2_U0_n_7,
      O => p_reg_reg_i_127_n_2
    );
p_reg_reg_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(13),
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(11),
      I2 => p_reg_reg_i_195_n_2,
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(12),
      O => p_reg_reg_i_145_n_2
    );
p_reg_reg_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_11,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(14),
      O => p_reg_reg_i_146_n_2
    );
p_reg_reg_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(11),
      I1 => p_reg_reg_i_195_n_2,
      O => p_reg_reg_i_147_n_2
    );
p_reg_reg_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(6),
      I1 => p_reg_reg_i_151_n_2,
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(7),
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(8),
      O => p_reg_reg_i_148_n_2
    );
p_reg_reg_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_14,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(11),
      O => p_reg_reg_i_149_n_2
    );
p_reg_reg_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_17,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(8),
      O => p_reg_reg_i_150_n_2
    );
p_reg_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(5),
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(3),
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(1),
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(0),
      I4 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(2),
      I5 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(4),
      O => p_reg_reg_i_151_n_2
    );
p_reg_reg_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => resize_2_9_1080_1920_320_320_1_2_U0_n_4,
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(5),
      O => p_reg_reg_i_152_n_2
    );
p_reg_reg_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(2),
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(0),
      I2 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(1),
      O => p_reg_reg_i_153_n_2
    );
p_reg_reg_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(10),
      I1 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(6),
      I2 => p_reg_reg_i_151_n_2,
      I3 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(7),
      I4 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(8),
      I5 => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(9),
      O => p_reg_reg_i_195_n_2
    );
p_reg_reg_i_84: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_reg_reg_i_84_CO_UNCONNECTED(7 downto 6),
      CO(5) => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2\,
      CO(4) => p_reg_reg_i_84_n_5,
      CO(3) => p_reg_reg_i_84_n_6,
      CO(2) => p_reg_reg_i_84_n_7,
      CO(1) => p_reg_reg_i_84_n_8,
      CO(0) => p_reg_reg_i_84_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_reg_reg_i_84_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => p_reg_reg_i_122_n_2,
      S(4) => p_reg_reg_i_123_n_2,
      S(3) => p_reg_reg_i_124_n_2,
      S(2) => p_reg_reg_i_125_n_2,
      S(1) => p_reg_reg_i_126_n_2,
      S(0) => p_reg_reg_i_127_n_2
    );
resize_2_9_1080_1920_1080_1920_1_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s
     port map (
      E(0) => resize_2_9_1080_1920_1080_1920_1_2_U0_n_4,
      WEA(0) => resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => resize_2_9_1080_1920_1080_1920_1_2_U0_n_3,
      empty_n => empty_n_2,
      img_dst1_4222_din(23 downto 0) => resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4222_din(23 downto 0),
      img_dst1_data_full_n => img_dst1_data_full_n,
      img_src1_4221_dout(23 downto 0) => img_src1_data_dout(23 downto 0),
      img_src1_data_empty_n => img_src1_data_empty_n,
      pop => pop_9,
      pop_0 => pop_7,
      push => push_8,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start
    );
resize_2_9_1080_1920_320_320_1_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s
     port map (
      CO(0) => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2\,
      E(0) => resize_2_9_1080_1920_320_320_1_2_U0_n_36,
      O(7) => resize_2_9_1080_1920_320_320_1_2_U0_n_2,
      O(6) => resize_2_9_1080_1920_320_320_1_2_U0_n_3,
      O(5) => resize_2_9_1080_1920_320_320_1_2_U0_n_4,
      O(4) => resize_2_9_1080_1920_320_320_1_2_U0_n_5,
      O(3) => resize_2_9_1080_1920_320_320_1_2_U0_n_6,
      O(2) => resize_2_9_1080_1920_320_320_1_2_U0_n_7,
      O(1) => resize_2_9_1080_1920_320_320_1_2_U0_n_8,
      O(0) => resize_2_9_1080_1920_320_320_1_2_U0_n_9,
      Q(23 downto 0) => img_src2_data_dout(23 downto 0),
      WEA(0) => resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => resize_2_9_1080_1920_320_320_1_2_U0_n_35,
      empty_n => empty_n_3,
      if_din(23 downto 0) => resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4224_din(23 downto 0),
      img_dst2_data_full_n => img_dst2_data_full_n,
      img_src2_data_empty_n => img_src2_data_empty_n,
      \phi_ln695_fu_176_reg[31]\(7) => resize_2_9_1080_1920_320_320_1_2_U0_n_10,
      \phi_ln695_fu_176_reg[31]\(6) => resize_2_9_1080_1920_320_320_1_2_U0_n_11,
      \phi_ln695_fu_176_reg[31]\(5) => resize_2_9_1080_1920_320_320_1_2_U0_n_12,
      \phi_ln695_fu_176_reg[31]\(4) => resize_2_9_1080_1920_320_320_1_2_U0_n_13,
      \phi_ln695_fu_176_reg[31]\(3) => resize_2_9_1080_1920_320_320_1_2_U0_n_14,
      \phi_ln695_fu_176_reg[31]\(2) => resize_2_9_1080_1920_320_320_1_2_U0_n_15,
      \phi_ln695_fu_176_reg[31]\(1) => resize_2_9_1080_1920_320_320_1_2_U0_n_16,
      \phi_ln695_fu_176_reg[31]\(0) => resize_2_9_1080_1920_320_320_1_2_U0_n_17,
      pop => pop_11,
      pop_0 => pop_6,
      push => push_10,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_ready => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_start => resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
      zext_ln215_fu_754_p1(15 downto 0) => \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1\(15 downto 0)
    );
start_for_Loop_loop_height_proc2123_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0
     port map (
      Loop_loop_height_proc2123_U0_ap_ready => Loop_loop_height_proc2123_U0_ap_ready,
      Loop_loop_height_proc2123_U0_ap_start => Loop_loop_height_proc2123_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      overlyOnMat_1080_1920_U0_ap_start => overlyOnMat_1080_1920_U0_ap_start,
      start_for_Loop_loop_height_proc2123_U0_full_n => start_for_Loop_loop_height_proc2123_U0_full_n,
      start_once_reg => start_once_reg_4
    );
start_for_duplicate_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0
     port map (
      ap_clk => ap_clk,
      ap_ready => duplicate_1080_1920_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      duplicate_1080_1920_U0_ap_start => duplicate_1080_1920_U0_ap_start,
      internal_empty_n_reg_0 => Loop_loop_height_proc2224_U0_n_2,
      start_for_duplicate_1080_1920_U0_full_n => start_for_duplicate_1080_1920_U0_full_n,
      start_for_overlyOnMat_1080_1920_U0_full_n => start_for_overlyOnMat_1080_1920_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_overlyOnMat_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0
     port map (
      ap_clk => ap_clk,
      ap_ready => overlyOnMat_1080_1920_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      overlyOnMat_1080_1920_U0_ap_start => overlyOnMat_1080_1920_U0_ap_start,
      start_for_duplicate_1080_1920_U0_full_n => start_for_duplicate_1080_1920_U0_full_n,
      start_for_overlyOnMat_1080_1920_U0_full_n => start_for_overlyOnMat_1080_1920_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      duplicate_1080_1920_U0_ap_start => duplicate_1080_1920_U0_ap_start,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
      resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start => resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
      start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      start_once_reg => start_once_reg_0
    );
start_for_resize_2_9_1080_1920_320_320_1_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      duplicate_1080_1920_U0_ap_start => duplicate_1080_1920_U0_ap_start,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_ready => resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
      resize_2_9_1080_1920_320_320_1_2_U0_ap_start => resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
      start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n => start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
      start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n => start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
      start_once_reg => start_once_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    overlay_alpha_ap_vld : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    overlay_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_overlaystream_0_0,overlaystream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "overlaystream,Vivado 2020.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_in_TREADY : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute X_INTERFACE_INFO of video_in_TVALID : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute X_INTERFACE_INFO of video_out_TREADY : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute X_INTERFACE_INFO of video_out_TVALID : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute X_INTERFACE_INFO of overlay_alpha : signal is "xilinx.com:signal:data:1.0 overlay_alpha DATA";
  attribute X_INTERFACE_PARAMETER of overlay_alpha : signal is "XIL_INTERFACENAME overlay_alpha, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of video_in_TDATA : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute X_INTERFACE_INFO of video_in_TDEST : signal is "xilinx.com:interface:axis:1.0 video_in TDEST";
  attribute X_INTERFACE_PARAMETER of video_in_TDEST : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_in_TID : signal is "xilinx.com:interface:axis:1.0 video_in TID";
  attribute X_INTERFACE_INFO of video_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_in TKEEP";
  attribute X_INTERFACE_INFO of video_in_TLAST : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute X_INTERFACE_INFO of video_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_in TSTRB";
  attribute X_INTERFACE_INFO of video_in_TUSER : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute X_INTERFACE_INFO of video_out_TDATA : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute X_INTERFACE_INFO of video_out_TDEST : signal is "xilinx.com:interface:axis:1.0 video_out TDEST";
  attribute X_INTERFACE_PARAMETER of video_out_TDEST : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_out_TID : signal is "xilinx.com:interface:axis:1.0 video_out TID";
  attribute X_INTERFACE_INFO of video_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_out TKEEP";
  attribute X_INTERFACE_INFO of video_out_TLAST : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute X_INTERFACE_INFO of video_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_out TSTRB";
  attribute X_INTERFACE_INFO of video_out_TUSER : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      overlay_alpha(7 downto 0) => overlay_alpha(7 downto 0),
      overlay_alpha_ap_vld => overlay_alpha_ap_vld,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(2 downto 0) => video_in_TKEEP(2 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(2 downto 0) => video_in_TSTRB(2 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(2 downto 0) => video_out_TKEEP(2 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(2 downto 0) => video_out_TSTRB(2 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
