{
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 416,
            "ru_maxrss_kb": 60844,
            "ru_utime_sec": 0.073137999999999995,
            "ru_stime_sec": 0.033433999999999998,
            "ru_minflt": 14838,
            "ru_nivcsw": 78,
            "ru_majflt": 0
        },
        "mop/quad": 2.3127721335268503,
        "ru_childs_cgstart": {
            "ru_nvcsw": 34,
            "ru_maxrss_kb": 16604,
            "ru_utime_sec": 0.0039659999999999999,
            "ru_stime_sec": 0.0098580000000000004,
            "ru_minflt": 2165,
            "ru_nivcsw": 8,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_nvcsw": 42,
            "ru_maxrss_kb": 20388,
            "ru_utime_sec": 0.005738,
            "ru_stime_sec": 0.012515999999999999,
            "ru_minflt": 2764,
            "ru_nivcsw": 10,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 85.0,
        "nMops": 3187,
        "CodeGen(%)": 37.799360457205069,
        "nQuads": 1378,
        "totalObjSize": 118009,
        "Frontend(%)": 62.200639542794939,
        "mopSpeed": 71704.990325338615,
        "quadSpeed": 31003.914862979796,
        "ru_self_end": {
            "ru_nvcsw": 565,
            "ru_maxrss_kb": 68784,
            "ru_utime_sec": 0.11758399999999999,
            "ru_stime_sec": 0.04156,
            "ru_minflt": 18041,
            "ru_nivcsw": 95,
            "ru_majflt": 0
        }
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 41566,
                "out": "reYIK_d.o",
                "mode": 4,
                "mod": "std",
                "checksum": 0,
                "archive": "archive.158/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7560,
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "checksum": 0
            }
        },
        "test": {
            "x9Hvb_d": {
                "bytes": 27704,
                "mode": 4,
                "out": "x9Hvb_d.o",
                "mod": "test",
                "checksum": 0,
                "archive": "archive.158/_7809_archive_1.a"
            }
        },
        "compressor_5_3": {
            "GxQnj_d": {
                "bytes": 19387,
                "mode": 4,
                "out": "GxQnj_d.o",
                "mod": "compressor_5_3",
                "checksum": 0,
                "archive": "archive.158/_prev_archive_1.a"
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "compressor_5_3": [
            "compressor_5_3",
            "GxQnj",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "Misc": {
        "daidir_abs": "/home/jhazel/ASIC_Design/src/simv.daidir",
        "cwd": "/home/jhazel/ASIC_Design/src",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/jhazel/ASIC_Design/src/csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.158"
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "compressor_5_3",
        "test",
        "test"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90291
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.7809.json"
    ]
}