<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de trng.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2trng_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/trng.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : TRNG</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : ARM TrustZone RNG register block</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_TRNG_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_TRNG_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : TRNG_RNG_IMR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Interrupt masking.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abd2d006782bf16d2f6d6f56635ae6762">   19</a></span><span class="preprocessor">#define TRNG_RNG_IMR_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa82a3c724e6c6f2644de201ae80b53e2">   20</a></span><span class="preprocessor">#define TRNG_RNG_IMR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa1898238af03415179e8b76e72bf34f8">   21</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESET  _u(0x0000000f)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : TRNG_RNG_IMR_RESERVED</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8706dc008d55831cfbad1c80ab7d2073">   25</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESERVED_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a519c6545ae92e96753a3c8f9e548f238">   26</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESERVED_BITS   _u(0xfffffff0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1f292221180f98264e66ee821bdcff0d">   27</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaaafe3d4af6afa90fb88fc572d957112">   28</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESERVED_LSB    _u(4)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af989896492f335f26beb324bcd3929a7">   29</a></span><span class="preprocessor">#define TRNG_RNG_IMR_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// Field       : TRNG_RNG_IMR_VN_ERR_INT_MASK</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// Description : 1&#39;b1-mask interrupt, no interrupt will be generated. See</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               RNG_ISR for an explanation on this interrupt.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a53a73832565159b4de65c85e5783eeab">   34</a></span><span class="preprocessor">#define TRNG_RNG_IMR_VN_ERR_INT_MASK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad269c9152e41f018371b6953d10d3310">   35</a></span><span class="preprocessor">#define TRNG_RNG_IMR_VN_ERR_INT_MASK_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a915b3f23ceb3b674ebe70921b56162de">   36</a></span><span class="preprocessor">#define TRNG_RNG_IMR_VN_ERR_INT_MASK_MSB    _u(3)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6be7168bbe1af5e370ec580fe49a4f43">   37</a></span><span class="preprocessor">#define TRNG_RNG_IMR_VN_ERR_INT_MASK_LSB    _u(3)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad9ca4e33bab77b4456a7d962e97b2b72">   38</a></span><span class="preprocessor">#define TRNG_RNG_IMR_VN_ERR_INT_MASK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Field       : TRNG_RNG_IMR_CRNGT_ERR_INT_MASK</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Description : 1&#39;b1-mask interrupt, no interrupt will be generated. See</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               RNG_ISR for an explanation on this interrupt.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abd3408477daf36c15aa854c4dc4d7bfd">   43</a></span><span class="preprocessor">#define TRNG_RNG_IMR_CRNGT_ERR_INT_MASK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac2dd6eb558407238202fa1833cb69192">   44</a></span><span class="preprocessor">#define TRNG_RNG_IMR_CRNGT_ERR_INT_MASK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab4bf69b4f42dacbfb6825ae9a0f339fe">   45</a></span><span class="preprocessor">#define TRNG_RNG_IMR_CRNGT_ERR_INT_MASK_MSB    _u(2)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac45c6907082bde78a0a09ed480779f00">   46</a></span><span class="preprocessor">#define TRNG_RNG_IMR_CRNGT_ERR_INT_MASK_LSB    _u(2)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae0ad3c30fe96bca85fcd0215aaf54f63">   47</a></span><span class="preprocessor">#define TRNG_RNG_IMR_CRNGT_ERR_INT_MASK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// Field       : TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Description : 1&#39;b1-mask interrupt, no interrupt will be generated. See</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               RNG_ISR for an explanation on this interrupt.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a786c275b879c1008cc50292744939199">   52</a></span><span class="preprocessor">#define TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae10cf6b86a4c191b0a7d54e0fed9d47e">   53</a></span><span class="preprocessor">#define TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad788cde4ef08a93b11926eb17252afa2">   54</a></span><span class="preprocessor">#define TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK_MSB    _u(1)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa9e1f7cef108c0283d063ed5d813e47a">   55</a></span><span class="preprocessor">#define TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK_LSB    _u(1)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#adf496758c9cc1d55e5f214fe4475c4d2">   56</a></span><span class="preprocessor">#define TRNG_RNG_IMR_AUTOCORR_ERR_INT_MASK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// Field       : TRNG_RNG_IMR_EHR_VALID_INT_MASK</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// Description : 1&#39;b1-mask interrupt, no interrupt will be generated. See</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               RNG_ISR for an explanation on this interrupt.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a63224282af48292e7eab107869c9c1b8">   61</a></span><span class="preprocessor">#define TRNG_RNG_IMR_EHR_VALID_INT_MASK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a99d896c6e0f7fa6e0f2f33c8681fac02">   62</a></span><span class="preprocessor">#define TRNG_RNG_IMR_EHR_VALID_INT_MASK_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a945010577a17d2084a1ea6ececf4711d">   63</a></span><span class="preprocessor">#define TRNG_RNG_IMR_EHR_VALID_INT_MASK_MSB    _u(0)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a462274b785cf0f7216457a4208c2dfe8">   64</a></span><span class="preprocessor">#define TRNG_RNG_IMR_EHR_VALID_INT_MASK_LSB    _u(0)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af39aa6a05aa7dc22a2d66b685f24464c">   65</a></span><span class="preprocessor">#define TRNG_RNG_IMR_EHR_VALID_INT_MASK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// Register    : TRNG_RNG_ISR</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// Description : RNG status register. If corresponding RNG_IMR bit is unmasked,</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               an interrupt will be generated.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#affc6c2fc4c964ad24bfc94967eecc884">   70</a></span><span class="preprocessor">#define TRNG_RNG_ISR_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abe5565af99b05dbd44c9eecca327bee4">   71</a></span><span class="preprocessor">#define TRNG_RNG_ISR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac1852ba8809a9e8948d8675b5c65b829">   72</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// Field       : TRNG_RNG_ISR_RESERVED</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8420f2b044403edf26cc9678a9c92c08">   76</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESERVED_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa46f3f223e96574366e699027d7c0f1b">   77</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESERVED_BITS   _u(0xfffffff0)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad1a6e7b3cac7cb1be9c94edb0d4cbdcd">   78</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2952cc6acb88c31a50da0464527ccc46">   79</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESERVED_LSB    _u(4)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a676447d224ac2cfa9025064d296338bc">   80</a></span><span class="preprocessor">#define TRNG_RNG_ISR_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// Field       : TRNG_RNG_ISR_VN_ERR</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Description : 1&#39;b1 indicates Von Neuman error. Error in von Neuman occurs if</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               32 consecutive collected bits are identical, ZERO or ONE.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa60d340501a6101ae3208b506776b780">   85</a></span><span class="preprocessor">#define TRNG_RNG_ISR_VN_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad6f91091ec8a916ce41a39ee8ed3dcf1">   86</a></span><span class="preprocessor">#define TRNG_RNG_ISR_VN_ERR_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a868fb70632030e9c51a152ce83a97e23">   87</a></span><span class="preprocessor">#define TRNG_RNG_ISR_VN_ERR_MSB    _u(3)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aea4d23c3d3e905a94e1efb5deed8f2f0">   88</a></span><span class="preprocessor">#define TRNG_RNG_ISR_VN_ERR_LSB    _u(3)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae5ee318a1c44ac252a3ae29aaf8b7658">   89</a></span><span class="preprocessor">#define TRNG_RNG_ISR_VN_ERR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// Field       : TRNG_RNG_ISR_CRNGT_ERR</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Description : 1&#39;b1 indicates CRNGT in the RNG test failed. Failure occurs</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               when two consecutive blocks of 16 collected bits are equal.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acfaffafd193b9f63371e45eedbc298a2">   94</a></span><span class="preprocessor">#define TRNG_RNG_ISR_CRNGT_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab007473b4da8c46387b42e585c87346a">   95</a></span><span class="preprocessor">#define TRNG_RNG_ISR_CRNGT_ERR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4d1ca26a93a1d2c17986aaa0585dc599">   96</a></span><span class="preprocessor">#define TRNG_RNG_ISR_CRNGT_ERR_MSB    _u(2)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5a3f04519d69f88a8b2f02e55b70ebe9">   97</a></span><span class="preprocessor">#define TRNG_RNG_ISR_CRNGT_ERR_LSB    _u(2)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a20b0bc77fe598543aa74f88de066791a">   98</a></span><span class="preprocessor">#define TRNG_RNG_ISR_CRNGT_ERR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Field       : TRNG_RNG_ISR_AUTOCORR_ERR</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Description : 1&#39;b1 indicates Autocorrelation test failed four times in a row.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               When set, RNG cease from functioning until next reset.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a858bdee51de1d085f5bba781b9f0c5cf">  103</a></span><span class="preprocessor">#define TRNG_RNG_ISR_AUTOCORR_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af927fa5d77988e8fe4574ea6fd385b3f">  104</a></span><span class="preprocessor">#define TRNG_RNG_ISR_AUTOCORR_ERR_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaa80a5f01fbaf0bcac12ef8e8d95b4b8">  105</a></span><span class="preprocessor">#define TRNG_RNG_ISR_AUTOCORR_ERR_MSB    _u(1)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a137e9ee272a51ab56e1fef516e9b1a91">  106</a></span><span class="preprocessor">#define TRNG_RNG_ISR_AUTOCORR_ERR_LSB    _u(1)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae557ec92e85df60fc174ba74f26c5d54">  107</a></span><span class="preprocessor">#define TRNG_RNG_ISR_AUTOCORR_ERR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Field       : TRNG_RNG_ISR_EHR_VALID</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Description : 1&#39;b1 indicates that 192 bits have been collected in the RNG,</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               and are ready to be read.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a932f5a760cec4e3b6e84d4dd380017af">  112</a></span><span class="preprocessor">#define TRNG_RNG_ISR_EHR_VALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a300202dcd01f2fca7971cdd03ac806d8">  113</a></span><span class="preprocessor">#define TRNG_RNG_ISR_EHR_VALID_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af76d5ae0618a134ccbf01fb987c46a30">  114</a></span><span class="preprocessor">#define TRNG_RNG_ISR_EHR_VALID_MSB    _u(0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aeda3ca7f916381269bc5546d1500e1a5">  115</a></span><span class="preprocessor">#define TRNG_RNG_ISR_EHR_VALID_LSB    _u(0)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a3af1e3120b118b4e1caa227e241c7bb8">  116</a></span><span class="preprocessor">#define TRNG_RNG_ISR_EHR_VALID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// Register    : TRNG_RNG_ICR</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// Description : Interrupt/status bit clear Register.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a65e1b47d06489eaeb6e3bbc1cafc690e">  120</a></span><span class="preprocessor">#define TRNG_RNG_ICR_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a15f7a108f2fe1ba0c50f2099c996dd00">  121</a></span><span class="preprocessor">#define TRNG_RNG_ICR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4d54961db494c3b55f1a9e6ee86fecb7">  122</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Field       : TRNG_RNG_ICR_RESERVED</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa1d8659d7fb4042c969b0d75a9561abc">  126</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESERVED_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac7e26862f986ff017dd0048cb0e368a4">  127</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESERVED_BITS   _u(0xfffffff0)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad20e10ed08fd434828bbf439bb737360">  128</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a638b5c1916b7ba9dbf6d69b7cfb0c287">  129</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESERVED_LSB    _u(4)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a020aff872b3cbae539245a2ba2da4227">  130</a></span><span class="preprocessor">#define TRNG_RNG_ICR_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Field       : TRNG_RNG_ICR_VN_ERR</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Description : Write 1&#39;b1 - clear corresponding bit in RNG_ISR.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abdaf26a7bb4a654ed58baeed9409e402">  134</a></span><span class="preprocessor">#define TRNG_RNG_ICR_VN_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abef224325978063b8d891e8587ca9929">  135</a></span><span class="preprocessor">#define TRNG_RNG_ICR_VN_ERR_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a02db0582efd5849d72969549de9dc0e3">  136</a></span><span class="preprocessor">#define TRNG_RNG_ICR_VN_ERR_MSB    _u(3)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a39dea62ada247db969e5d1f68278f381">  137</a></span><span class="preprocessor">#define TRNG_RNG_ICR_VN_ERR_LSB    _u(3)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a42c8a21870dd3cab7e22e625b6ec57f2">  138</a></span><span class="preprocessor">#define TRNG_RNG_ICR_VN_ERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// Field       : TRNG_RNG_ICR_CRNGT_ERR</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Description : Write 1&#39;b1 - clear corresponding bit in RNG_ISR.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a613895a766097204b8f7a81d9cf25523">  142</a></span><span class="preprocessor">#define TRNG_RNG_ICR_CRNGT_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad0a805e254535464b77adedaa029d2af">  143</a></span><span class="preprocessor">#define TRNG_RNG_ICR_CRNGT_ERR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab37fea7069212b633ad2d4ba750ba10d">  144</a></span><span class="preprocessor">#define TRNG_RNG_ICR_CRNGT_ERR_MSB    _u(2)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaa45d6b3a25dc2280538abb07e1fc05f">  145</a></span><span class="preprocessor">#define TRNG_RNG_ICR_CRNGT_ERR_LSB    _u(2)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5d934694c5285161596fb8f74bfcd48d">  146</a></span><span class="preprocessor">#define TRNG_RNG_ICR_CRNGT_ERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Field       : TRNG_RNG_ICR_AUTOCORR_ERR</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Description : Cannot be cleared by SW! Only RNG reset clears this bit.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0f78fa780b77062616ca0a75e534a1f6">  150</a></span><span class="preprocessor">#define TRNG_RNG_ICR_AUTOCORR_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9cd889384eadfb8143a7fd15435269b8">  151</a></span><span class="preprocessor">#define TRNG_RNG_ICR_AUTOCORR_ERR_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a688398a0ae27d19f40cc2c117d647920">  152</a></span><span class="preprocessor">#define TRNG_RNG_ICR_AUTOCORR_ERR_MSB    _u(1)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a280b6f77bd135175f6e8ba5f8b8ec957">  153</a></span><span class="preprocessor">#define TRNG_RNG_ICR_AUTOCORR_ERR_LSB    _u(1)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac2c2e4607794b10f38c4d3096beeda0f">  154</a></span><span class="preprocessor">#define TRNG_RNG_ICR_AUTOCORR_ERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Field       : TRNG_RNG_ICR_EHR_VALID</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// Description : Write 1&#39;b1 - clear corresponding bit in RNG_ISR.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a758e58459a0309a0e18ca1e922235311">  158</a></span><span class="preprocessor">#define TRNG_RNG_ICR_EHR_VALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a414ac56f79a8c829d033232bfd664824">  159</a></span><span class="preprocessor">#define TRNG_RNG_ICR_EHR_VALID_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af21f0ba6f9d69e677b8a2194a2673849">  160</a></span><span class="preprocessor">#define TRNG_RNG_ICR_EHR_VALID_MSB    _u(0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8422bca8de8c391db253393ca8abe1d6">  161</a></span><span class="preprocessor">#define TRNG_RNG_ICR_EHR_VALID_LSB    _u(0)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af5461aa4a6500a4ce53cace81a6331eb">  162</a></span><span class="preprocessor">#define TRNG_RNG_ICR_EHR_VALID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// Register    : TRNG_TRNG_CONFIG</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// Description : Selecting the inverter-chain length.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2c97a397d982b075da27cf2f4da27069">  166</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0f81765a26b698682b0ff732b83b1f41">  167</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a871248732e03b819fa1ddcbbd897fed4">  168</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// Field       : TRNG_TRNG_CONFIG_RESERVED</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae8a8d5725aa367f4881d1cd99b92c1a7">  172</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4fd7e461f627febe300bc0f3bb4522dc">  173</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESERVED_BITS   _u(0xfffffffc)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a10f6389943a5c72e31fab80acc75e33f">  174</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac765b0be2f8f303b5f708385ad5b5f1b">  175</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESERVED_LSB    _u(2)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aed6a1e5bf1fc5dd8426a0fd2dec62351">  176</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Field       : TRNG_TRNG_CONFIG_RND_SRC_SEL</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Description : Selects the number of inverters (out of four possible</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//               selections) in the ring oscillator (the entropy source).</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#add70dc1572d8fada18fb40d6287d77a1">  181</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RND_SRC_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a36a76f5442eda9c35e1d9b13bbec63e9">  182</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RND_SRC_SEL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab73782ff4dfdc53ddb1ec8955334c6e0">  183</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RND_SRC_SEL_MSB    _u(1)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaf389755d38e34cf69d273facbadc1ce">  184</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RND_SRC_SEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4b38534d39d4d38a06ae5d127f215ddb">  185</a></span><span class="preprocessor">#define TRNG_TRNG_CONFIG_RND_SRC_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Register    : TRNG_TRNG_VALID</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Description : 192 bit collection indication.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5158309ecfa316ca4364b4ca2f57aee4">  189</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaa8d3557e02d63a557514d0caa08bbd3">  190</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4d619b1dc8ce8cb06ae5bb4fe509e882">  191</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Field       : TRNG_TRNG_VALID_RESERVED</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a051425e16ba678609d6141a7683f37e7">  195</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7ef702d1b0b04fad697ad4a68ab84c22">  196</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af8b0941ac05b5e5b546ec4e81dd94f28">  197</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae13d87ac48602e4b8382bd46cb501d88">  198</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aee63524d33d58e7b503294c04af0204a">  199</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Field       : TRNG_TRNG_VALID_EHR_VALID</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Description : 1&#39;b1 indicates that collection of bits in the RNG is completed,</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               and data can be read from EHR_DATA register.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aefb15456f037abb25f31639bcb2d7a0c">  204</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_EHR_VALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8a88c27eab47093ba59ecd9a3cd8f1ba">  205</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_EHR_VALID_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acbcdc783ac4f5ac1e19097521ead64c8">  206</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_EHR_VALID_MSB    _u(0)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab72e8c1d5205c362e9ea265c71164664">  207</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_EHR_VALID_LSB    _u(0)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2f37590496746e7c19470894279d1d1f">  208</a></span><span class="preprocessor">#define TRNG_TRNG_VALID_EHR_VALID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Register    : TRNG_EHR_DATA0</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               Bits [31:0] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae64f3767c733bb4b23131f796b5f34ca">  214</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0a46884120bacffa60f71f654af828a4">  215</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aee197e26d0d43e3d92d4aa6a395737bb">  216</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a63aa6fe787c89cfda7a173b0d27be798">  217</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_MSB    _u(31)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a44d1c25a978b0de628efccbf3433797f">  218</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_LSB    _u(0)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac77d17102741fd74af1d6cc4c1783dd2">  219</a></span><span class="preprocessor">#define TRNG_EHR_DATA0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Register    : TRNG_EHR_DATA1</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               Bits [63:32] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9f5eae0b0671c25602b1b44935ffba9a">  225</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5c1cf43f69248c6d4fa9196c3fd7c1ba">  226</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1b6e6e7c996c489a90d8b31c128f8339">  227</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a359321c175e08519a1949564409cd4be">  228</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_MSB    _u(31)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad035dc26efba752405c94fefc8e5d266">  229</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_LSB    _u(0)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8e467aca465b96c5beb8192729b3843f">  230</a></span><span class="preprocessor">#define TRNG_EHR_DATA1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// Register    : TRNG_EHR_DATA2</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">//               Bits [95:64] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a3cedb2c590749df8a45f731c4556c3ff">  236</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af61434a2b05c5559b3b0e5cd8816cd03">  237</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae9de7b90188342cb6a6b066967a5188d">  238</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af3464ce557a596aa7c4a4a4a1fb91d05">  239</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_MSB    _u(31)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa65abeca88d7b02adf92e37914059887">  240</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_LSB    _u(0)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aff168031c7b586a1527d1e34d99f35e0">  241</a></span><span class="preprocessor">#define TRNG_EHR_DATA2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Register    : TRNG_EHR_DATA3</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">//               Bits [127:96] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a668f98410ae8d00f7daa6ec2b23ee81d">  247</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac18a982bbdb479e922470de09581870a">  248</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9aaed1a87cd7b0a474f09929ddc60c5d">  249</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a52fa753b2232fc43e3d093d129da9b70">  250</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_MSB    _u(31)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7a382ea4faad88f83b148c88923a4f9d">  251</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_LSB    _u(0)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a551d3eb60a6b2405cd3186d0ed9c84d4">  252</a></span><span class="preprocessor">#define TRNG_EHR_DATA3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">// Register    : TRNG_EHR_DATA4</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//               Bits [159:128] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4cf8777d251a2461421b11ce65c8eb7b">  258</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2bb1a2ba1a01caf3f9f98bcc6da32b1c">  259</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac80f1b275f9fa029e3bae40f1c140376">  260</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5ac603885cf65d76010b2cb416fb2679">  261</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_MSB    _u(31)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af5a874d0b8739ffab7889eaa550b1332">  262</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_LSB    _u(0)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5b1f289a4f2a695a35b51a6e5af01157">  263</a></span><span class="preprocessor">#define TRNG_EHR_DATA4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// Register    : TRNG_EHR_DATA5</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Description : RNG collected bits.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               Bits [191:160] of Entropy Holding Register (EHR) - RNG output</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">//               register</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a36f4b416e8d2d1fbf7049ce7db74afa9">  269</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aeb062fe749feefc0f481ffb03499fd61">  270</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9262810b45234b5b0deafda26726a364">  271</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6b61bea6878bc45720116d2d1c1ce300">  272</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_MSB    _u(31)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad51414392e6b63c5867545eca61e5f16">  273</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_LSB    _u(0)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#adec6a27b535c5fbb634e07c16938bc0a">  274</a></span><span class="preprocessor">#define TRNG_EHR_DATA5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">// Register    : TRNG_RND_SOURCE_ENABLE</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// Description : Enable signal for the random source.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa1b0c3d853ff706653d7dcf2531a7ea8">  278</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad6cfe15b8701dfbc6daf3ae53804bf71">  279</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab098225150ca8fe9d862de098ada923e">  280</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// Field       : TRNG_RND_SOURCE_ENABLE_RESERVED</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a09402519865fa003c9bac228626d081a">  284</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac42f30cda26fdbd9fc788ee5ccd0eec8">  285</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a83a70c27eaeb67d2e5a4a03503abbcac">  286</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a534b0019642b675d423725fe7e125d7a">  287</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a553256a12ce2ca733e489f41c3e7d95d">  288</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// Field       : TRNG_RND_SOURCE_ENABLE_RND_SRC_EN</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// Description : * 1&#39;b1 - entropy source is enabled. *1&#39;b0 - entropy source is</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">//               disabled</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#affe2b095212554ba02d21f6edcac03f5">  293</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4dd8e745d9bd7451448c8345732e4df5">  294</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a12c46c5badd958249477ad72f74d9f02">  295</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa4c015962f6247618d01b8a834b317aa">  296</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aecf6c1c9cbe6e46c2d49d2d4dbd8e323">  297</a></span><span class="preprocessor">#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Register    : TRNG_SAMPLE_CNT1</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// Description : Counts clocks between sampling of random bit.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac44636db8b72603be7d692a07733268b">  301</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_OFFSET _u(0x00000130)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8033eaf1f43c82651c95422299804acc">  302</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a638ce1b325db1520de9286ecbf7e2042">  303</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_RESET  _u(0x0000ffff)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Field       : TRNG_SAMPLE_CNT1_SAMPLE_CNTR1</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Description : Sets the number of rng_clk cycles between two consecutive ring</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//               oscillator samples. Note! If the Von-Neuman is bypassed, the</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">//               minimum value for sample counter must not be less then decimal</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//               seventeen</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aca14052a2601fc255d93f63b8539645b">  310</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_RESET  _u(0x0000ffff)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a3d1a8ad06f06ad2176c19e15e40cac03">  311</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad6426dc19ecd75dcd722923de2545c93">  312</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_MSB    _u(31)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a058cc5dc6aed1747f8cf653c372839ac">  313</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_LSB    _u(0)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade00460dba90c03bacaec21be88ab2c0">  314</a></span><span class="preprocessor">#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">// Register    : TRNG_AUTOCORR_STATISTIC</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">// Description : Statistic about Autocorrelation test activations.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7a8172f6a5d4b199dfccd18b8ea09512">  318</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af2bb95550d6761eb469bc2821a544c3e">  319</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ace24da634aae2521a9d8cacf8a552a0f">  320</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Field       : TRNG_AUTOCORR_STATISTIC_RESERVED</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab835834e2ca12190975d893d5f5a0185">  324</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESERVED_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1677eb1f4317a2045862dcfa67c1ba5f">  325</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESERVED_BITS   _u(0xffc00000)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7e21989f446ab18df95129eee936f99e">  326</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aacd2af18f44b3d7f7fbaf71cae7dd17c">  327</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESERVED_LSB    _u(22)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a56bcfad3b546e42c4cd178cec0e2dc52">  328</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Field       : TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Description : Count each time an autocorrelation test fails. Any write to the</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               register reset the counter. Stop collecting statistic if one of</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               the counters reached the limit.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a300e5c9670badd3fa4c2724ca9d6f701">  334</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af8164cdab643b80c4269bb51508ddcc9">  335</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_BITS   _u(0x003fc000)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#adb4fb44a11bfc3dfb51bbb7f95df0228">  336</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_MSB    _u(21)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5cd50917dd4d7916c56f3155140c881f">  337</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_LSB    _u(14)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a74e80676ae4b7873773fc04cdf2d553b">  338</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// Field       : TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// Description : Count each time an autocorrelation test starts. Any write to</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//               the register reset the counter. Stop collecting statistic if</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//               one of the counters reached the limit.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab2715b7ea50c04ed166be3af821386e3">  344</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a536caaefa48566185003957a861bf19c">  345</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_BITS   _u(0x00003fff)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae05526a61e53b20380c2ae84d1ea5ab5">  346</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_MSB    _u(13)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8e1fa0279507b6bb8a3303976932403c">  347</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_LSB    _u(0)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8e524f68510d38f50b3d5e51faa1b552">  348</a></span><span class="preprocessor">#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// Register    : TRNG_TRNG_DEBUG_CONTROL</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">// Description : Debug register.</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8f66fb5c4f205dc9f55a37676fbc74a3">  352</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4348a26699a0b1b551491dd136fba951">  353</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a642c5ebeccf546890955c4074bb948c7">  354</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// Field       : TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Description : When set, the autocorrelation test in the TRNG module is</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">//               bypassed.</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8928ee6ccec3d225331965531fa5bf51">  359</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a3a11a06fb611ae28c7a20959cdcba728">  360</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa64c8c0f0c905fe677279ced5aa37c6c">  361</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_MSB    _u(3)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a90d3a7bfed02bb40a878abb14147d6a8">  362</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_LSB    _u(3)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a007a6fea509268c3441bd49ec21a530f">  363</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Field       : TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// Description : When set, the CRNGT test in the RNG is bypassed.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af49e514c93d12c986e1c77ed756e0b66">  367</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa65cc00b70bad1bf107770a59134d542">  368</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a602c78aae05a92989fab8e6171f32124">  369</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_MSB    _u(2)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a894f96ef8f3792357aa2fb4191d0be90">  370</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_LSB    _u(2)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab6906a30039c668097065a07334ce307">  371</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">// Field       : TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// Description : When set, the Von-Neuman balancer is bypassed (including the 32</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//               consecutive bits test).</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a50661e7b7daa8d45a9486c9a05b0fbab">  376</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a97ab67c08ef14cf8227b4bf4c2369247">  377</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1877f50f69fa205c65e46651c9437bce">  378</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS_MSB    _u(1)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a12b61fb86e3060158aeee0c2cf0dc02b">  379</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS_LSB    _u(1)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa57ecaeb6b89c2a220ea817557777c6e">  380</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_VNC_BYPASS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// Field       : TRNG_TRNG_DEBUG_CONTROL_RESERVED</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Description : N/A</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a18ec0f15189d87cc7a2134fdff2260a3">  384</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESERVED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af34f83a5af4a838becd8c66c43ee5536">  385</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESERVED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af1ce80acd69cc850048fa8721cb82835">  386</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESERVED_MSB    _u(0)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7924c47b738345fbf4e62bad09847873">  387</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESERVED_LSB    _u(0)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a21abf97f09c2a645bf99b166cd7ecc3b">  388</a></span><span class="preprocessor">#define TRNG_TRNG_DEBUG_CONTROL_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// Register    : TRNG_TRNG_SW_RESET</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// Description : Generate internal SW reset within the RNG block.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a587309673497498d3a6cab8fae1d14a8">  392</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac96e227f17edfa01949011874ae8f8bf">  393</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a40c73eea7cad937b89af836e48e10acf">  394</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">// Field       : TRNG_TRNG_SW_RESET_RESERVED</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad467814aa6fcf5dde1aa0ba2fe3b4371">  398</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1595e05c1e0ded64edbaa44784c71b5b">  399</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae8016537613ab94096116936675d64ee">  400</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6972a5e1eed6d8094ab754cf6ca06081">  401</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a463ea750d65daf234a0f0a1f91a4f422">  402</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// Field       : TRNG_TRNG_SW_RESET_TRNG_SW_RESET</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Description : Writing 1&#39;b1 to this register causes an internal RNG reset.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac10eea88baa1af33de5d4d832b06725c">  406</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_TRNG_SW_RESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a094fa8d66df7c4144e451c79ac35439f">  407</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_TRNG_SW_RESET_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2b2ea6b2c86738acafc130e50e63da94">  408</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_TRNG_SW_RESET_MSB    _u(0)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af409885129d1f0bbca178d1bff8b345b">  409</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_TRNG_SW_RESET_LSB    _u(0)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a96969e37adcb0486b5dca02ceaf2ef35">  410</a></span><span class="preprocessor">#define TRNG_TRNG_SW_RESET_TRNG_SW_RESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Register    : TRNG_RNG_DEBUG_EN_INPUT</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Description : Enable the RNG debug mode</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab94c2eeb6e6852ae35ba62cd1361cf6a">  414</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_OFFSET _u(0x000001b4)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af94fd2bd6afaec77b846c418a00e4a2a">  415</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9ba82706b737a0c07e347bba67415ada">  416</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Field       : TRNG_RNG_DEBUG_EN_INPUT_RESERVED</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acdb2324d1cb8dc7df9289e3469ea4051">  420</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a974961676f7bace851e595168e3717cd">  421</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af925cbe14383a0fd5181a35d2380b5d2">  422</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a128f2d01cefcc4f1e53d2ac563166891">  423</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5b4959fca72b91e062c1ce4d8e25e039">  424</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Description : * 1&#39;b1 - debug mode is enabled. *1&#39;b0 - debug mode is disabled</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad717fd3b4cbca636e1e5b2842aa995c2">  428</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#afd4ffbc521a8383a60726b3d21c6b99b">  429</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1825cce9bbda7d00b55c6cd6376815a7">  430</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aff1f38ace4e6c098d48176c7c89ed800">  431</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#afab8d576bebe155be1c7fddabd342ae6">  432</a></span><span class="preprocessor">#define TRNG_RNG_DEBUG_EN_INPUT_RNG_DEBUG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Register    : TRNG_TRNG_BUSY</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// Description : RNG Busy indication.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a990a25c54dbbeec844460ea4022062d3">  436</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_OFFSET _u(0x000001b8)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a73d3138d9bd0e0843780ac95be5d4d6e">  437</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9a5e775c7a08fd1e3947739bf82e54d1">  438</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Field       : TRNG_TRNG_BUSY_RESERVED</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab7c2b651e57362dca2e6448d7a079e2f">  442</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad6ae590724050c5c7f37301133eb3852">  443</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9a4b8d60197961bd5bd00e57a4ce7e8c">  444</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a510f9b36fba8cb791f9dc7521de3db64">  445</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae1fac6430471b2a665f03a5f4a41793e">  446</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// Field       : TRNG_TRNG_BUSY_TRNG_BUSY</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// Description : Reflects rng_busy status.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aedaf95e2647e5db47cd2b3bde34bdf21">  450</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_TRNG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abe79f832a9299932e8024d8d419a3287">  451</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_TRNG_BUSY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a46ca913a3da42b5457252d667a429b91">  452</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_TRNG_BUSY_MSB    _u(0)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aff8a30dc76dd3f1d75688fcae1c9bcc3">  453</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_TRNG_BUSY_LSB    _u(0)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a99a552ba7e862329df9a5ef4a0236da8">  454</a></span><span class="preprocessor">#define TRNG_TRNG_BUSY_TRNG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Register    : TRNG_RST_BITS_COUNTER</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// Description : Reset the counter of collected bits in the RNG.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade35de4baf920e6bd075a17f8bd1a216">  458</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_OFFSET _u(0x000001bc)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aabd7d036ca1253948fddc734e56ec150">  459</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#add03dd13b28377e0cdc0f540cfbb2af0">  460</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// Field       : TRNG_RST_BITS_COUNTER_RESERVED</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac9858f11a1860d6baedebc1bc5630d61">  464</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESERVED_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac51ef1b141890e8f2a6ef121dc662b2a">  465</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESERVED_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a54ec1a2dd67eb558a8a3a1cd385aad71">  466</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa9c4000bdd2f908084484633061d62a0">  467</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESERVED_LSB    _u(1)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af3a89003164c9a3a9f35e5284e54b538">  468</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// Field       : TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Description : Writing any value to this address will reset the bits counter</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               and RNG valid registers. RND_SORCE_ENABLE register must be</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               unset in order for the reset to take place.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acc08231c16b836f7503fb9c9a32a6bea">  474</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a934dd5e08d2ac1b08925f7e3bb458088">  475</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abff0a7e7c0aaf5ec3dddf90d376c17a9">  476</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_MSB    _u(0)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1630e84b8c8287e69feb5c012f22ae36">  477</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_LSB    _u(0)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a31e9f226970a2d6529475abfdf40c884">  478</a></span><span class="preprocessor">#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// Register    : TRNG_RNG_VERSION</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Description : Displays the version settings of the TRNG.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a095fb7d3ab7e97fe04f75638b9cb58ae">  482</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_OFFSET _u(0x000001c0)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8ecb15906524260c731f103a5e662056">  483</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8b69cf15d61ee0262efe1e85e2476a8f">  484</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// Field       : TRNG_RNG_VERSION_RESERVED</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a96f72e7b196d3214c08c9215ce50d397">  488</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESERVED_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae163e93720e2685fd66f015cbe170cb3">  489</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESERVED_BITS   _u(0xffffff00)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0e94876bbbf1d0fde512a35edbb4220d">  490</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a36b13355ff8f655d7301c8e066d9890a">  491</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESERVED_LSB    _u(8)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1f13d204ac45dadc779b920f96f54b89">  492</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">// Field       : TRNG_RNG_VERSION_RNG_USE_5_SBOXES</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// Description : * 1&#39;b1 - 5 SBOX AES. *1&#39;b0 - 20 SBOX AES</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab0341436766b9a6a2e452e79ab246a22">  496</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RNG_USE_5_SBOXES_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6d1315b938a6b4cd8c40c8d2cc64bb74">  497</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RNG_USE_5_SBOXES_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a900d91d0a60cc51c72228524a8c8154f">  498</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RNG_USE_5_SBOXES_MSB    _u(7)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7682450162e515aeea38d1b46a2c973d">  499</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RNG_USE_5_SBOXES_LSB    _u(7)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab6ef8579fbf0ed856b44e4d7f82f5402">  500</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RNG_USE_5_SBOXES_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// Field       : TRNG_RNG_VERSION_RESEEDING_EXISTS</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1521f30d38611518bae2bfbfb4850ac6">  504</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESEEDING_EXISTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4f55ebf2155f331f35716b460599b337">  505</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESEEDING_EXISTS_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a262dcd486b3319d9657d75355e4431d5">  506</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESEEDING_EXISTS_MSB    _u(6)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5041b2b8a6392ba22c91533d79d3cdeb">  507</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESEEDING_EXISTS_LSB    _u(6)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9882d1345cfe748e65d2680383b70be6">  508</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_RESEEDING_EXISTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Field       : TRNG_RNG_VERSION_KAT_EXISTS</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1a980404a13e097919c98fd4ca0d1fd6">  512</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_KAT_EXISTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a260c74d3c1ad42613bccf38c88910519">  513</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_KAT_EXISTS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a79f8d45a74a2d442abfebc389449ce82">  514</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_KAT_EXISTS_MSB    _u(5)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a05c140ada535434f4326771087f9205c">  515</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_KAT_EXISTS_LSB    _u(5)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af60f8ebcaa50dfcbfb64fc96b48e9dd9">  516</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_KAT_EXISTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// Field       : TRNG_RNG_VERSION_PRNG_EXISTS</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa770695c7ab789234774c417a9b65965">  520</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_PRNG_EXISTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa63f55fe1711fe4991682b980639c79a">  521</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_PRNG_EXISTS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5a32b26641a4d388548fc819937d7a3c">  522</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_PRNG_EXISTS_MSB    _u(4)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2ce4fcf1890e38e13587d0d4b960ab80">  523</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_PRNG_EXISTS_LSB    _u(4)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad22a6b37f43cbf76c4092be8f1208e4a">  524</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_PRNG_EXISTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">// Field       : TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa3cebdc96a3f2efc8e272a2611e08e7d">  528</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a255481f97410d14cfbbe02353365b25e">  529</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aabd48e3da85b3bdaee25670d843a3d74">  530</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN_MSB    _u(3)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a129a2e7a89e311586955950dd51d5d27">  531</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN_LSB    _u(3)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a30559dc63f8b6d7ba0fd62b2f09d8ee6">  532</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_TRNG_TESTS_BYPASS_EN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">// Field       : TRNG_RNG_VERSION_AUTOCORR_EXISTS</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a550612f81ce31ad7f10fe715313a5495">  536</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_AUTOCORR_EXISTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa9628e7567555aaa93e897a68b96dd2b">  537</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_AUTOCORR_EXISTS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a90abd7eaafd1e983095b868cddf74850">  538</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_AUTOCORR_EXISTS_MSB    _u(2)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a78c0f220523e13c3a3f282760ce6a24b">  539</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_AUTOCORR_EXISTS_LSB    _u(2)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8ee96792932e3c35feda25962cef1973">  540</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_AUTOCORR_EXISTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">// Field       : TRNG_RNG_VERSION_CRNGT_EXISTS</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// Description : * 1&#39;b1 - Exists. *1&#39;b0 - Does not exist</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a9e41a7eb44a306b7b1fa4a23fd81b646">  544</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_CRNGT_EXISTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a45548d088c7708c7971477cb09a24385">  545</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_CRNGT_EXISTS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0e6c2ac7caae38f8ac1eee29367c4679">  546</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_CRNGT_EXISTS_MSB    _u(1)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af48ed1a9cd0f68f0aa3071635dc2e4d2">  547</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_CRNGT_EXISTS_LSB    _u(1)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a54e6996868eda531d73b0cc0afb9f3f1">  548</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_CRNGT_EXISTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Field       : TRNG_RNG_VERSION_EHR_WIDTH_192</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Description : * 1&#39;b1 - 192-bit EHR. *1&#39;b0 - 128-bit EHR</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac1f60ebacb6f1a6a4c4b822efef70547">  552</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_EHR_WIDTH_192_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aca6285c8227f93a4e73610e91bbdd99e">  553</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_EHR_WIDTH_192_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#af94a147ccfaabb52ce09476c03446b41">  554</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_EHR_WIDTH_192_MSB    _u(0)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa2191c6f9b40e3fb0b19d188862ec20c">  555</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_EHR_WIDTH_192_LSB    _u(0)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a586fbb401696d490fdcf989b148deb66">  556</a></span><span class="preprocessor">#define TRNG_RNG_VERSION_EHR_WIDTH_192_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// Register    : TRNG_RNG_BIST_CNTR_0</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">// Description : Collected BIST results.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a657725f6aa1aa3b8b3aeda760588315f">  560</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_OFFSET _u(0x000001e0)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aeaa2cf3c72bc69c4da84ba835db375a2">  561</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6f466f1fa7904e01d5ec07ef29abcb45">  562</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_0_RESERVED</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a910669dc6171e85e78e0d866c4debb10">  566</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESERVED_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2ef003cf8141478dd823fbba84fa6c4a">  567</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESERVED_BITS   _u(0xffc00000)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abcaf8d36d773a16109b12a708e7b2e46">  568</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae759e3abc6fd6f2ebcc14e2705c3d9fe">  569</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESERVED_LSB    _u(22)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a78f1770ce3e92fc4a9b78007ca440466">  570</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// Description : Reflects the results of RNG BIST counter.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4f9acebf1b2395c437c04391e4c108b0">  574</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a01c1c6acda98227aa004c3e61a72389c">  575</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL_BITS   _u(0x003fffff)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7e3d008dbfe7c79de924777cd0df8f39">  576</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL_MSB    _u(21)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2ce091191fbe3659fd55093c4f2a5b29">  577</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL_LSB    _u(0)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acbb3e218d6dfa2bbdd33a5cd144321fe">  578</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_0_ROSC_CNTR_VAL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">// Register    : TRNG_RNG_BIST_CNTR_1</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">// Description : Collected BIST results.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8c5d840c844cebcd86248db0a5a5f38f">  582</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_OFFSET _u(0x000001e4)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a088a4d5744c427a816bec57f39e0a17e">  583</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abff8cec8f97a1618e0780997ba7b8f6c">  584</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_1_RESERVED</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade65e35b24d9f0729f47bc45384244ac">  588</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESERVED_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a98bd8b4b24e6715e9badb1dfbf286adb">  589</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESERVED_BITS   _u(0xffc00000)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a423b44db09610f43345fe8c136aa4589">  590</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aede0b747125d2d8e124418036e7ae65f">  591</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESERVED_LSB    _u(22)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aaf2bd54f6159a989afc1de162e168780">  592</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">// Description : Reflects the results of RNG BIST counter.</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#acbeabdb00972eec34c0fce4b8612f9ac">  596</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6058a36e4d70fd88749846778e87e998">  597</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL_BITS   _u(0x003fffff)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ad32c3095d8d1315469d8903013f75d8e">  598</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL_MSB    _u(21)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a6b79865dbe4c5717bacdc0418e8a4458">  599</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL_LSB    _u(0)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab0a32b5290fde533f7bb690ccf8c90a1">  600</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_1_ROSC_CNTR_VAL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">// Register    : TRNG_RNG_BIST_CNTR_2</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// Description : Collected BIST results.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a637950874235627f47201e561c14243f">  604</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_OFFSET _u(0x000001e8)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2ff87c3e79910dd9830df4f3834814a2">  605</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a0e868515274406ef1130ca31e255f869">  606</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_2_RESERVED</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">// Description : RESERVED</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a3abc6a1aad3cf7df049cc9db777e4798">  610</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESERVED_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a43fd3fde09e440f1d095a453b61c5f85">  611</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESERVED_BITS   _u(0xffc00000)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab6ebce49ede8709ef8c814650b450e82">  612</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESERVED_MSB    _u(31)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#adee8d4c0a1cae778f2f1a9303b3c330a">  613</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESERVED_LSB    _u(22)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5b9b2e32278ace1651a85b41dea15f15">  614</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_RESERVED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// Field       : TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// Description : Reflects the results of RNG BIST counter.</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7418939b827cee9f5c9b71df108d3abd">  618</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a4956d24dd1195d54bc2ea5ea06a23215">  619</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL_BITS   _u(0x003fffff)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade8bcd7292f18c7fbc6c69901a04bd9f">  620</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL_MSB    _u(21)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a1b01c3a5dcd18c26e7025d22e6cea626">  621</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL_LSB    _u(0)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac2de10db2e37c292768094b38e4330de">  622</a></span><span class="preprocessor">#define TRNG_RNG_BIST_CNTR_2_ROSC_CNTR_VAL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_TRNG_H</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html">trng.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
