$date
	Sun Apr  6 23:16:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module program_counter_tb $end
$var wire 32 ! pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_next [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % pc_next [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b100 %
1$
b100 #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
b100 !
b100 &
1"
#20
0"
b1000 #
b1000 %
#25
b1000 !
b1000 &
1"
#30
0"
b1100 #
b1100 %
#35
b1100 !
b1100 &
1"
#40
0"
