;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Rx_2
Rx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Rx_2__0__MASK EQU 0x10
Rx_2__0__PC EQU CYREG_PRT12_PC4
Rx_2__0__PORT EQU 12
Rx_2__0__SHIFT EQU 4
Rx_2__AG EQU CYREG_PRT12_AG
Rx_2__BIE EQU CYREG_PRT12_BIE
Rx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_2__BYP EQU CYREG_PRT12_BYP
Rx_2__DM0 EQU CYREG_PRT12_DM0
Rx_2__DM1 EQU CYREG_PRT12_DM1
Rx_2__DM2 EQU CYREG_PRT12_DM2
Rx_2__DR EQU CYREG_PRT12_DR
Rx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_2__MASK EQU 0x10
Rx_2__PORT EQU 12
Rx_2__PRT EQU CYREG_PRT12_PRT
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_2__PS EQU CYREG_PRT12_PS
Rx_2__SHIFT EQU 4
Rx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_2__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Tx_2
Tx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Tx_2__0__MASK EQU 0x20
Tx_2__0__PC EQU CYREG_PRT12_PC5
Tx_2__0__PORT EQU 12
Tx_2__0__SHIFT EQU 5
Tx_2__AG EQU CYREG_PRT12_AG
Tx_2__BIE EQU CYREG_PRT12_BIE
Tx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_2__BYP EQU CYREG_PRT12_BYP
Tx_2__DM0 EQU CYREG_PRT12_DM0
Tx_2__DM1 EQU CYREG_PRT12_DM1
Tx_2__DM2 EQU CYREG_PRT12_DM2
Tx_2__DR EQU CYREG_PRT12_DR
Tx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_2__MASK EQU 0x20
Tx_2__PORT EQU 12
Tx_2__PRT EQU CYREG_PRT12_PRT
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_2__PS EQU CYREG_PRT12_PS
Tx_2__SHIFT EQU 5
Tx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_2__SLW EQU CYREG_PRT12_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_2
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x03
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x08
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x08
UART_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_2_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; QuadDec_1
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
QuadDec_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_1_isr__INTC_MASK EQU 0x01
QuadDec_1_isr__INTC_NUMBER EQU 0
QuadDec_1_isr__INTC_PRIOR_NUM EQU 7
QuadDec_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_2
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
QuadDec_2_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_2_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_2_isr__INTC_MASK EQU 0x02
QuadDec_2_isr__INTC_NUMBER EQU 1
QuadDec_2_isr__INTC_PRIOR_NUM EQU 7
QuadDec_2_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_2_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_2_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Motor_1_EN
Motor_1_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Motor_1_EN__0__MASK EQU 0x04
Motor_1_EN__0__PC EQU CYREG_PRT2_PC2
Motor_1_EN__0__PORT EQU 2
Motor_1_EN__0__SHIFT EQU 2
Motor_1_EN__AG EQU CYREG_PRT2_AG
Motor_1_EN__AMUX EQU CYREG_PRT2_AMUX
Motor_1_EN__BIE EQU CYREG_PRT2_BIE
Motor_1_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_1_EN__BYP EQU CYREG_PRT2_BYP
Motor_1_EN__CTL EQU CYREG_PRT2_CTL
Motor_1_EN__DM0 EQU CYREG_PRT2_DM0
Motor_1_EN__DM1 EQU CYREG_PRT2_DM1
Motor_1_EN__DM2 EQU CYREG_PRT2_DM2
Motor_1_EN__DR EQU CYREG_PRT2_DR
Motor_1_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_1_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_1_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_1_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_1_EN__MASK EQU 0x04
Motor_1_EN__PORT EQU 2
Motor_1_EN__PRT EQU CYREG_PRT2_PRT
Motor_1_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_1_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_1_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_1_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_1_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_1_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_1_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_1_EN__PS EQU CYREG_PRT2_PS
Motor_1_EN__SHIFT EQU 2
Motor_1_EN__SLW EQU CYREG_PRT2_SLW

; Motor_2_EN
Motor_2_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Motor_2_EN__0__MASK EQU 0x80
Motor_2_EN__0__PC EQU CYREG_PRT2_PC7
Motor_2_EN__0__PORT EQU 2
Motor_2_EN__0__SHIFT EQU 7
Motor_2_EN__AG EQU CYREG_PRT2_AG
Motor_2_EN__AMUX EQU CYREG_PRT2_AMUX
Motor_2_EN__BIE EQU CYREG_PRT2_BIE
Motor_2_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_2_EN__BYP EQU CYREG_PRT2_BYP
Motor_2_EN__CTL EQU CYREG_PRT2_CTL
Motor_2_EN__DM0 EQU CYREG_PRT2_DM0
Motor_2_EN__DM1 EQU CYREG_PRT2_DM1
Motor_2_EN__DM2 EQU CYREG_PRT2_DM2
Motor_2_EN__DR EQU CYREG_PRT2_DR
Motor_2_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_2_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_2_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_2_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_2_EN__MASK EQU 0x80
Motor_2_EN__PORT EQU 2
Motor_2_EN__PRT EQU CYREG_PRT2_PRT
Motor_2_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_2_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_2_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_2_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_2_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_2_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_2_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_2_EN__PS EQU CYREG_PRT2_PS
Motor_2_EN__SHIFT EQU 7
Motor_2_EN__SLW EQU CYREG_PRT2_SLW

; GlobalClock
GlobalClock_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
GlobalClock_TimerUDB_rstSts_stsreg__0__POS EQU 0
GlobalClock_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
GlobalClock_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
GlobalClock_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
GlobalClock_TimerUDB_rstSts_stsreg__2__POS EQU 2
GlobalClock_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
GlobalClock_TimerUDB_rstSts_stsreg__3__POS EQU 3
GlobalClock_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
GlobalClock_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
GlobalClock_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
GlobalClock_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
GlobalClock_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
GlobalClock_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
GlobalClock_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
GlobalClock_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
GlobalClock_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
GlobalClock_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
GlobalClock_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
GlobalClock_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
GlobalClock_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
GlobalClock_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
GlobalClock_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
GlobalClock_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
GlobalClock_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
GlobalClock_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
GlobalClock_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
GlobalClock_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
GlobalClock_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
GlobalClock_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
GlobalClock_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
GlobalClock_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
GlobalClock_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
GlobalClock_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
GlobalClock_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
GlobalClock_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
GlobalClock_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
GlobalClock_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
GlobalClock_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
GlobalClock_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
GlobalClock_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
GlobalClock_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
GlobalClock_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
GlobalClock_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
GlobalClock_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
GlobalClock_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
GlobalClock_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
GlobalClock_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
GlobalClock_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
GlobalClock_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
GlobalClock_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
GlobalClock_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
GlobalClock_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
GlobalClock_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
GlobalClock_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; Motor_1_IN1
Motor_1_IN1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Motor_1_IN1__0__MASK EQU 0x08
Motor_1_IN1__0__PC EQU CYREG_PRT2_PC3
Motor_1_IN1__0__PORT EQU 2
Motor_1_IN1__0__SHIFT EQU 3
Motor_1_IN1__AG EQU CYREG_PRT2_AG
Motor_1_IN1__AMUX EQU CYREG_PRT2_AMUX
Motor_1_IN1__BIE EQU CYREG_PRT2_BIE
Motor_1_IN1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_1_IN1__BYP EQU CYREG_PRT2_BYP
Motor_1_IN1__CTL EQU CYREG_PRT2_CTL
Motor_1_IN1__DM0 EQU CYREG_PRT2_DM0
Motor_1_IN1__DM1 EQU CYREG_PRT2_DM1
Motor_1_IN1__DM2 EQU CYREG_PRT2_DM2
Motor_1_IN1__DR EQU CYREG_PRT2_DR
Motor_1_IN1__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_1_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_1_IN1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_1_IN1__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_1_IN1__MASK EQU 0x08
Motor_1_IN1__PORT EQU 2
Motor_1_IN1__PRT EQU CYREG_PRT2_PRT
Motor_1_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_1_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_1_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_1_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_1_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_1_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_1_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_1_IN1__PS EQU CYREG_PRT2_PS
Motor_1_IN1__SHIFT EQU 3
Motor_1_IN1__SLW EQU CYREG_PRT2_SLW

; Motor_1_IN2
Motor_1_IN2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Motor_1_IN2__0__MASK EQU 0x10
Motor_1_IN2__0__PC EQU CYREG_PRT2_PC4
Motor_1_IN2__0__PORT EQU 2
Motor_1_IN2__0__SHIFT EQU 4
Motor_1_IN2__AG EQU CYREG_PRT2_AG
Motor_1_IN2__AMUX EQU CYREG_PRT2_AMUX
Motor_1_IN2__BIE EQU CYREG_PRT2_BIE
Motor_1_IN2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_1_IN2__BYP EQU CYREG_PRT2_BYP
Motor_1_IN2__CTL EQU CYREG_PRT2_CTL
Motor_1_IN2__DM0 EQU CYREG_PRT2_DM0
Motor_1_IN2__DM1 EQU CYREG_PRT2_DM1
Motor_1_IN2__DM2 EQU CYREG_PRT2_DM2
Motor_1_IN2__DR EQU CYREG_PRT2_DR
Motor_1_IN2__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_1_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_1_IN2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_1_IN2__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_1_IN2__MASK EQU 0x10
Motor_1_IN2__PORT EQU 2
Motor_1_IN2__PRT EQU CYREG_PRT2_PRT
Motor_1_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_1_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_1_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_1_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_1_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_1_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_1_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_1_IN2__PS EQU CYREG_PRT2_PS
Motor_1_IN2__SHIFT EQU 4
Motor_1_IN2__SLW EQU CYREG_PRT2_SLW

; Motor_1_PWM
Motor_1_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Motor_1_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Motor_1_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Motor_1_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Motor_1_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Motor_1_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Motor_1_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Motor_1_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
Motor_1_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
Motor_1_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Motor_1_PWM_PWMHW__PM_ACT_MSK EQU 0x01
Motor_1_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Motor_1_PWM_PWMHW__PM_STBY_MSK EQU 0x01
Motor_1_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
Motor_1_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
Motor_1_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Motor_2_IN1
Motor_2_IN1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Motor_2_IN1__0__MASK EQU 0x40
Motor_2_IN1__0__PC EQU CYREG_PRT2_PC6
Motor_2_IN1__0__PORT EQU 2
Motor_2_IN1__0__SHIFT EQU 6
Motor_2_IN1__AG EQU CYREG_PRT2_AG
Motor_2_IN1__AMUX EQU CYREG_PRT2_AMUX
Motor_2_IN1__BIE EQU CYREG_PRT2_BIE
Motor_2_IN1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_2_IN1__BYP EQU CYREG_PRT2_BYP
Motor_2_IN1__CTL EQU CYREG_PRT2_CTL
Motor_2_IN1__DM0 EQU CYREG_PRT2_DM0
Motor_2_IN1__DM1 EQU CYREG_PRT2_DM1
Motor_2_IN1__DM2 EQU CYREG_PRT2_DM2
Motor_2_IN1__DR EQU CYREG_PRT2_DR
Motor_2_IN1__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_2_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_2_IN1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_2_IN1__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_2_IN1__MASK EQU 0x40
Motor_2_IN1__PORT EQU 2
Motor_2_IN1__PRT EQU CYREG_PRT2_PRT
Motor_2_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_2_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_2_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_2_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_2_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_2_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_2_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_2_IN1__PS EQU CYREG_PRT2_PS
Motor_2_IN1__SHIFT EQU 6
Motor_2_IN1__SLW EQU CYREG_PRT2_SLW

; Motor_2_IN2
Motor_2_IN2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Motor_2_IN2__0__MASK EQU 0x20
Motor_2_IN2__0__PC EQU CYREG_PRT2_PC5
Motor_2_IN2__0__PORT EQU 2
Motor_2_IN2__0__SHIFT EQU 5
Motor_2_IN2__AG EQU CYREG_PRT2_AG
Motor_2_IN2__AMUX EQU CYREG_PRT2_AMUX
Motor_2_IN2__BIE EQU CYREG_PRT2_BIE
Motor_2_IN2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_2_IN2__BYP EQU CYREG_PRT2_BYP
Motor_2_IN2__CTL EQU CYREG_PRT2_CTL
Motor_2_IN2__DM0 EQU CYREG_PRT2_DM0
Motor_2_IN2__DM1 EQU CYREG_PRT2_DM1
Motor_2_IN2__DM2 EQU CYREG_PRT2_DM2
Motor_2_IN2__DR EQU CYREG_PRT2_DR
Motor_2_IN2__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_2_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_2_IN2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_2_IN2__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_2_IN2__MASK EQU 0x20
Motor_2_IN2__PORT EQU 2
Motor_2_IN2__PRT EQU CYREG_PRT2_PRT
Motor_2_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_2_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_2_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_2_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_2_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_2_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_2_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_2_IN2__PS EQU CYREG_PRT2_PS
Motor_2_IN2__SHIFT EQU 5
Motor_2_IN2__SLW EQU CYREG_PRT2_SLW

; Motor_2_PWM
Motor_2_PWM_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
Motor_2_PWM_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
Motor_2_PWM_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
Motor_2_PWM_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
Motor_2_PWM_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
Motor_2_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Motor_2_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Motor_2_PWM_PWMHW__PER0 EQU CYREG_TMR1_PER0
Motor_2_PWM_PWMHW__PER1 EQU CYREG_TMR1_PER1
Motor_2_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Motor_2_PWM_PWMHW__PM_ACT_MSK EQU 0x02
Motor_2_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Motor_2_PWM_PWMHW__PM_STBY_MSK EQU 0x02
Motor_2_PWM_PWMHW__RT0 EQU CYREG_TMR1_RT0
Motor_2_PWM_PWMHW__RT1 EQU CYREG_TMR1_RT1
Motor_2_PWM_PWMHW__SR0 EQU CYREG_TMR1_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; Motor_1_PhaseA
Motor_1_PhaseA__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Motor_1_PhaseA__0__MASK EQU 0x02
Motor_1_PhaseA__0__PC EQU CYREG_PRT2_PC1
Motor_1_PhaseA__0__PORT EQU 2
Motor_1_PhaseA__0__SHIFT EQU 1
Motor_1_PhaseA__AG EQU CYREG_PRT2_AG
Motor_1_PhaseA__AMUX EQU CYREG_PRT2_AMUX
Motor_1_PhaseA__BIE EQU CYREG_PRT2_BIE
Motor_1_PhaseA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_1_PhaseA__BYP EQU CYREG_PRT2_BYP
Motor_1_PhaseA__CTL EQU CYREG_PRT2_CTL
Motor_1_PhaseA__DM0 EQU CYREG_PRT2_DM0
Motor_1_PhaseA__DM1 EQU CYREG_PRT2_DM1
Motor_1_PhaseA__DM2 EQU CYREG_PRT2_DM2
Motor_1_PhaseA__DR EQU CYREG_PRT2_DR
Motor_1_PhaseA__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_1_PhaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_1_PhaseA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_1_PhaseA__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_1_PhaseA__MASK EQU 0x02
Motor_1_PhaseA__PORT EQU 2
Motor_1_PhaseA__PRT EQU CYREG_PRT2_PRT
Motor_1_PhaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_1_PhaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_1_PhaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_1_PhaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_1_PhaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_1_PhaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_1_PhaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_1_PhaseA__PS EQU CYREG_PRT2_PS
Motor_1_PhaseA__SHIFT EQU 1
Motor_1_PhaseA__SLW EQU CYREG_PRT2_SLW

; Motor_1_PhaseB
Motor_1_PhaseB__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Motor_1_PhaseB__0__MASK EQU 0x01
Motor_1_PhaseB__0__PC EQU CYREG_PRT2_PC0
Motor_1_PhaseB__0__PORT EQU 2
Motor_1_PhaseB__0__SHIFT EQU 0
Motor_1_PhaseB__AG EQU CYREG_PRT2_AG
Motor_1_PhaseB__AMUX EQU CYREG_PRT2_AMUX
Motor_1_PhaseB__BIE EQU CYREG_PRT2_BIE
Motor_1_PhaseB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_1_PhaseB__BYP EQU CYREG_PRT2_BYP
Motor_1_PhaseB__CTL EQU CYREG_PRT2_CTL
Motor_1_PhaseB__DM0 EQU CYREG_PRT2_DM0
Motor_1_PhaseB__DM1 EQU CYREG_PRT2_DM1
Motor_1_PhaseB__DM2 EQU CYREG_PRT2_DM2
Motor_1_PhaseB__DR EQU CYREG_PRT2_DR
Motor_1_PhaseB__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_1_PhaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_1_PhaseB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_1_PhaseB__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_1_PhaseB__MASK EQU 0x01
Motor_1_PhaseB__PORT EQU 2
Motor_1_PhaseB__PRT EQU CYREG_PRT2_PRT
Motor_1_PhaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_1_PhaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_1_PhaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_1_PhaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_1_PhaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_1_PhaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_1_PhaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_1_PhaseB__PS EQU CYREG_PRT2_PS
Motor_1_PhaseB__SHIFT EQU 0
Motor_1_PhaseB__SLW EQU CYREG_PRT2_SLW

; Motor_2_PhaseA
Motor_2_PhaseA__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Motor_2_PhaseA__0__MASK EQU 0x80
Motor_2_PhaseA__0__PC EQU CYREG_PRT1_PC7
Motor_2_PhaseA__0__PORT EQU 1
Motor_2_PhaseA__0__SHIFT EQU 7
Motor_2_PhaseA__AG EQU CYREG_PRT1_AG
Motor_2_PhaseA__AMUX EQU CYREG_PRT1_AMUX
Motor_2_PhaseA__BIE EQU CYREG_PRT1_BIE
Motor_2_PhaseA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_2_PhaseA__BYP EQU CYREG_PRT1_BYP
Motor_2_PhaseA__CTL EQU CYREG_PRT1_CTL
Motor_2_PhaseA__DM0 EQU CYREG_PRT1_DM0
Motor_2_PhaseA__DM1 EQU CYREG_PRT1_DM1
Motor_2_PhaseA__DM2 EQU CYREG_PRT1_DM2
Motor_2_PhaseA__DR EQU CYREG_PRT1_DR
Motor_2_PhaseA__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_2_PhaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_2_PhaseA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_2_PhaseA__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_2_PhaseA__MASK EQU 0x80
Motor_2_PhaseA__PORT EQU 1
Motor_2_PhaseA__PRT EQU CYREG_PRT1_PRT
Motor_2_PhaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_2_PhaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_2_PhaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_2_PhaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_2_PhaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_2_PhaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_2_PhaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_2_PhaseA__PS EQU CYREG_PRT1_PS
Motor_2_PhaseA__SHIFT EQU 7
Motor_2_PhaseA__SLW EQU CYREG_PRT1_SLW

; Motor_2_PhaseB
Motor_2_PhaseB__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Motor_2_PhaseB__0__MASK EQU 0x40
Motor_2_PhaseB__0__PC EQU CYREG_PRT1_PC6
Motor_2_PhaseB__0__PORT EQU 1
Motor_2_PhaseB__0__SHIFT EQU 6
Motor_2_PhaseB__AG EQU CYREG_PRT1_AG
Motor_2_PhaseB__AMUX EQU CYREG_PRT1_AMUX
Motor_2_PhaseB__BIE EQU CYREG_PRT1_BIE
Motor_2_PhaseB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_2_PhaseB__BYP EQU CYREG_PRT1_BYP
Motor_2_PhaseB__CTL EQU CYREG_PRT1_CTL
Motor_2_PhaseB__DM0 EQU CYREG_PRT1_DM0
Motor_2_PhaseB__DM1 EQU CYREG_PRT1_DM1
Motor_2_PhaseB__DM2 EQU CYREG_PRT1_DM2
Motor_2_PhaseB__DR EQU CYREG_PRT1_DR
Motor_2_PhaseB__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_2_PhaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_2_PhaseB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_2_PhaseB__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_2_PhaseB__MASK EQU 0x40
Motor_2_PhaseB__PORT EQU 1
Motor_2_PhaseB__PRT EQU CYREG_PRT1_PRT
Motor_2_PhaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_2_PhaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_2_PhaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_2_PhaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_2_PhaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_2_PhaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_2_PhaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_2_PhaseB__PS EQU CYREG_PRT1_PS
Motor_2_PhaseB__SHIFT EQU 6
Motor_2_PhaseB__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
