{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 15:46:42 2010 " "Info: Processing started: Tue Dec 14 15:46:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQCU_SHOW_NUM_THREADS" "2 " "Info: Parallel compilation will use up to 2 processor(s)" {  } {  } 0 0 "Parallel compilation will use up to %1!i! processor(s)" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 80.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" input frequency requirement of 80.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1 memory leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg 1.683 ns " "Info: Slack time is 1.683 ns for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1\" and destination memory \"leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "92.45 MHz 10.817 ns " "Info: Fmax is 92.45 MHz (period= 10.817 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.241 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.241 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.665 ns " "Info: + Latch edge is 9.665 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.143 ns + Largest " "Info: + Largest clock skew is -0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.149 ns + Shortest memory " "Info: + Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination memory is 3.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.481 ns) 3.149 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X8_Y20 4 " "Info: 3: + IC(1.112 ns) + CELL(0.481 ns) = 3.149 ns; Loc. = M4K_X8_Y20; Fanout = 4; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_a7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 171 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.481 ns ( 15.27 % ) " "Info: Total cell delay = 0.481 ns ( 15.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 84.73 % ) " "Info: Total interconnect delay = 2.668 ns ( 84.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.292 ns - Longest register " "Info: - Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.618 ns) 3.292 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1 3 REG LCFF_X14_Y22_N31 124 " "Info: 3: + IC(1.118 ns) + CELL(0.618 ns) = 3.292 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 124; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 745 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.77 % ) " "Info: Total cell delay = 0.618 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 81.23 % ) " "Info: Total interconnect delay = 2.674 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } { 0.000ns 1.556ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } { 0.000ns 1.556ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 745 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns - " "Info: - Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_a7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 171 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } { 0.000ns 1.556ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.558 ns - Longest register memory " "Info: - Longest register to memory delay is 10.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1 1 REG LCFF_X14_Y22_N31 124 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 124; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.e.ldbp1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 745 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.053 ns) 1.343 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|divi.op1\[9\]~610 2 COMB LCCOMB_X23_Y18_N4 53 " "Info: 2: + IC(1.290 ns) + CELL(0.053 ns) = 1.343 ns; Loc. = LCCOMB_X23_Y18_N4; Fanout = 53; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|divi.op1\[9\]~610'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.309 ns) 2.619 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~530 3 COMB LCCOMB_X14_Y20_N4 2 " "Info: 3: + IC(0.967 ns) + CELL(0.309 ns) = 2.619 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~530'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.654 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~534 4 COMB LCCOMB_X14_Y20_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.654 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~534'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.689 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~538 5 COMB LCCOMB_X14_Y20_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.689 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~538'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.724 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~542 6 COMB LCCOMB_X14_Y20_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.724 ns; Loc. = LCCOMB_X14_Y20_N10; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~542'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.759 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~546 7 COMB LCCOMB_X14_Y20_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.759 ns; Loc. = LCCOMB_X14_Y20_N12; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~546'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 2.968 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~550 8 COMB LCCOMB_X14_Y20_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.209 ns) = 2.968 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~550'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.003 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~554 9 COMB LCCOMB_X14_Y19_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 3.003 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~554'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.038 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~558 10 COMB LCCOMB_X14_Y19_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 3.038 ns; Loc. = LCCOMB_X14_Y19_N2; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~558'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.073 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~562 11 COMB LCCOMB_X14_Y19_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 3.073 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~562'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.108 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~566 12 COMB LCCOMB_X14_Y19_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 3.108 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~566'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.143 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~570 13 COMB LCCOMB_X14_Y19_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 3.143 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~570'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.178 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~574 14 COMB LCCOMB_X14_Y19_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 3.178 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~574'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.213 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~578 15 COMB LCCOMB_X14_Y19_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 3.213 ns; Loc. = LCCOMB_X14_Y19_N12; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~578'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 3.422 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~582 16 COMB LCCOMB_X14_Y19_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.209 ns) = 3.422 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~582'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.457 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~586 17 COMB LCCOMB_X14_Y18_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.457 ns; Loc. = LCCOMB_X14_Y18_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~586'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.492 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~590 18 COMB LCCOMB_X14_Y18_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 3.492 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~590'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.527 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~594 19 COMB LCCOMB_X14_Y18_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 3.527 ns; Loc. = LCCOMB_X14_Y18_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~594'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.562 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~598 20 COMB LCCOMB_X14_Y18_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 3.562 ns; Loc. = LCCOMB_X14_Y18_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~598'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.597 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~602 21 COMB LCCOMB_X14_Y18_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 3.597 ns; Loc. = LCCOMB_X14_Y18_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~602'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.722 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~605 22 COMB LCCOMB_X14_Y18_N10 10 " "Info: 22: + IC(0.000 ns) + CELL(0.125 ns) = 3.722 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 10; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.225 ns) 4.797 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal35~162 23 COMB LCCOMB_X15_Y22_N28 1 " "Info: 23: + IC(0.850 ns) + CELL(0.225 ns) = 4.797 ns; Loc. = LCCOMB_X15_Y22_N28; Fanout = 1; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal35~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 1877 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.272 ns) 5.585 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal35~175 24 COMB LCCOMB_X19_Y22_N0 8 " "Info: 24: + IC(0.516 ns) + CELL(0.272 ns) = 5.585 ns; Loc. = LCCOMB_X19_Y22_N0; Fanout = 8; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal35~175'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 1877 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.053 ns) 6.757 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|mmudci.trans_op~64 25 COMB LCCOMB_X24_Y29_N6 33 " "Info: 25: + IC(1.119 ns) + CELL(0.053 ns) = 6.757 ns; Loc. = LCCOMB_X24_Y29_N6; Fanout = 33; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|mmudci.trans_op~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.225 ns) 7.651 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|Mux119~192 26 COMB LCCOMB_X24_Y32_N10 6 " "Info: 26: + IC(0.669 ns) + CELL(0.225 ns) = 7.651 ns; Loc. = LCCOMB_X24_Y32_N10; Fanout = 6; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|Mux119~192'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 641 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.154 ns) 8.480 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|dcrami.dwrite\[1\]~169 27 COMB LCCOMB_X24_Y28_N28 8 " "Info: 27: + IC(0.675 ns) + CELL(0.154 ns) = 8.480 ns; Loc. = LCCOMB_X24_Y28_N28; Fanout = 8; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|dcrami.dwrite\[1\]~169'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.234 ns) 10.558 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg 28 MEM M4K_X8_Y20 4 " "Info: 28: + IC(1.844 ns) + CELL(0.234 ns) = 10.558 ns; Loc. = M4K_X8_Y20; Fanout = 4; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_a7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 171 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 24.89 % ) " "Info: Total cell delay = 2.628 ns ( 24.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.930 ns ( 75.11 % ) " "Info: Total interconnect delay = 7.930 ns ( 75.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.558 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.558 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.290ns 0.967ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.850ns 0.516ns 1.119ns 0.669ns 0.675ns 1.844ns } { 0.000ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.272ns 0.053ns 0.225ns 0.154ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.292 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 } { 0.000ns 1.556ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.558 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.558 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ldbp1 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[9]~610 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~590 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~594 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~598 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~602 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~605 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~162 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal35~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux119~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a4~porta_we_reg } { 0.000ns 1.290ns 0.967ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.850ns 0.516ns 1.119ns 0.669ns 0.675ns 1.844ns } { 0.000ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.272ns 0.053ns 0.225ns 0.154ns 0.234ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 981 ps " "Info: Slack time is 981 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.987 ns + Largest register register " "Info: + Largest register to register requirement is 1.987 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.498 ns + " "Info: + Setup relationship between source and destination is 2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.259 ns " "Info: + Latch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.761 ns " "Info: - Launch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.295 ns + Largest " "Info: + Largest clock skew is -0.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.278 ns) 2.730 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 3 REG IOC_X68_Y52_N0 1 " "Info: 3: + IC(1.149 ns) + CELL(0.278 ns) = 2.730 ns; Loc. = IOC_X68_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 10.18 % ) " "Info: Total cell delay = 0.278 ns ( 10.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 89.82 % ) " "Info: Total interconnect delay = 2.452 ns ( 89.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 source 3.025 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to source register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 131 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 131; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.618 ns) 3.025 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X60_Y51_N21 2 " "Info: 3: + IC(1.104 ns) + CELL(0.618 ns) = 3.025 ns; Loc. = LCFF_X60_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.43 % ) " "Info: Total cell delay = 0.618 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.407 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.122 ns - " "Info: - Micro setup delay of destination is 0.122 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.006 ns - Longest register register " "Info: - Longest register to register delay is 1.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 1 REG LCFF_X60_Y51_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.278 ns) 1.006 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 2 REG IOC_X68_Y52_N0 1 " "Info: 2: + IC(0.728 ns) + CELL(0.278 ns) = 1.006 ns; Loc. = IOC_X68_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 27.63 % ) " "Info: Total cell delay = 0.278 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.728 ns ( 72.37 % ) " "Info: Total interconnect delay = 0.728 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.006 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 0.728ns } { 0.000ns 0.278ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.006 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 0.728ns } { 0.000ns 0.278ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 1.88 ns " "Info: Slack time is 1.88 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.309 ns + Largest register register " "Info: + Largest register to register requirement is 2.309 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.759 ns " "Info: + Latch edge is 9.759 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.031 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 3.031 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y51_N21 2 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 3.031 ns; Loc. = LCFF_X56_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.39 % ) " "Info: Total cell delay = 0.618 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.413 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.038 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.618 ns) 3.038 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X56_Y51_N11 19 " "Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 3.038 ns; Loc. = LCFF_X56_Y51_N11; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.34 % ) " "Info: Total cell delay = 0.618 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.420 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.429 ns - Longest register register " "Info: - Longest register to register delay is 0.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X56_Y51_N11 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y51_N11; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder 2 COMB LCCOMB_X56_Y51_N20 1 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X56_Y51_N20; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.429 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y51_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.429 ns; Loc. = LCFF_X56_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.48 % ) " "Info: Total cell delay = 0.208 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.221 ns ( 51.52 % ) " "Info: Total interconnect delay = 0.221 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 memory ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg 2.415 ns " "Info: Slack time is 2.415 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source memory \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.863 ns + Largest memory register " "Info: + Largest memory to register requirement is 6.863 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.502 ns + " "Info: + Setup relationship between source and destination is 7.502 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 14.761 ns " "Info: + Latch edge is 14.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.153 ns + Largest " "Info: + Largest clock skew is -0.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 2.742 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 131 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 131; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.290 ns) 2.742 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg 3 REG IOC_X68_Y52_N1 1 " "Info: 3: + IC(1.149 ns) + CELL(0.290 ns) = 2.742 ns; Loc. = IOC_X68_Y52_N1; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_bidir_tkj.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_bidir_tkj.tdf" 37 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.290 ns ( 10.58 % ) " "Info: Total cell delay = 0.290 ns ( 10.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 89.42 % ) " "Info: Total interconnect delay = 2.452 ns ( 89.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.290ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 2.895 ns - Longest memory " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source memory is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.481 ns) 2.895 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5 3 MEM M4K_X47_Y45 14 " "Info: 3: + IC(1.111 ns) + CELL(0.481 ns) = 2.895 ns; Loc. = M4K_X47_Y45; Fanout = 14; MEM Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_k4r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_k4r.tdf" 231 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.481 ns ( 16.61 % ) " "Info: Total cell delay = 0.481 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 83.39 % ) " "Info: Total interconnect delay = 2.414 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_k4r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_k4r.tdf" 231 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.350 ns - " "Info: - Micro setup delay of destination is 0.350 ns" {  } { { "db/ddio_bidir_tkj.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_bidir_tkj.tdf" 37 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.448 ns - Longest memory register " "Info: - Longest memory to register delay is 4.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5 1 MEM M4K_X47_Y45 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X47_Y45; Fanout = 14; MEM Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_k4r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_k4r.tdf" 231 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.130 ns) 2.130 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|q_a\[9\] 2 MEM M4K_X47_Y45 2 " "Info: 2: + IC(0.000 ns) + CELL(2.130 ns) = 2.130 ns; Loc. = M4K_X47_Y45; Fanout = 2; MEM Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|syncram_2p:write_buff\|altera_syncram_dp:\\alt:x0\|altsyncram:u0\|altsyncram_k4r:auto_generated\|q_a\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_k4r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_k4r.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.269 ns) 4.448 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg 3 REG IOC_X68_Y52_N1 1 " "Info: 3: + IC(2.049 ns) + CELL(0.269 ns) = 4.448 ns; Loc. = IOC_X68_Y52_N1; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_bidir:\\dqgen:1:qi\|ddio_bidir_tkj:auto_generated\|bidir_ioa\[1\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_bidir_tkj.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_bidir_tkj.tdf" 37 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.399 ns ( 53.93 % ) " "Info: Total cell delay = 2.399 ns ( 53.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.049 ns ( 46.07 % ) " "Info: Total interconnect delay = 2.049 ns ( 46.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 0.000ns 2.049ns } { 0.000ns 2.130ns 0.269ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|ram_block1a6~porta_address_reg5 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated|q_a[9] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated|bidir_ioa[1]~ddio_data_in_reg } { 0.000ns 0.000ns 2.049ns } { 0.000ns 2.130ns 0.269ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_clkin " "Info: No valid register-to-register data paths exist for clock \"ddr_clkin\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[0\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[1\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 7.937 ns " "Info: Slack time is 7.937 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "242.37 MHz 4.126 ns " "Info: Fmax is 242.37 MHz (period= 4.126 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.812 ns + Largest register register " "Info: + Largest register to register requirement is 9.812 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.756 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 1.030 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.030 ns) + CELL(0.000 ns) = 1.030 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.618 ns) 2.756 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X2_Y29_N21 1 " "Info: 3: + IC(1.108 ns) + CELL(0.618 ns) = 2.756 ns; Loc. = LCFF_X2_Y29_N21; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.42 % ) " "Info: Total cell delay = 0.618 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.138 ns ( 77.58 % ) " "Info: Total interconnect delay = 2.138 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.030ns 1.108ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.760 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 1.030 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.030 ns) + CELL(0.000 ns) = 1.030 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.618 ns) 2.760 ns sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] 3 REG LCFF_X2_Y28_N23 1 " "Info: 3: + IC(1.112 ns) + CELL(0.618 ns) = 2.760 ns; Loc. = LCFF_X2_Y28_N23; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.39 % ) " "Info: Total cell delay = 0.618 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 77.61 % ) " "Info: Total interconnect delay = 2.142 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } { 0.000ns 1.030ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.030ns 1.108ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } { 0.000ns 1.030ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.030ns 1.108ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } { 0.000ns 1.030ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.875 ns - Longest register register " "Info: - Longest register to register delay is 1.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] 1 REG LCFF_X2_Y28_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y28_N23; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.228 ns) 0.787 ns sld_hub:sld_hub_inst\|hub_tdo_reg~645 2 COMB LCCOMB_X2_Y29_N22 1 " "Info: 2: + IC(0.559 ns) + CELL(0.228 ns) = 0.787 ns; Loc. = LCCOMB_X2_Y29_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~645'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.234 ns) 1.250 ns sld_hub:sld_hub_inst\|hub_tdo_reg~647 3 COMB LCCOMB_X2_Y29_N8 1 " "Info: 3: + IC(0.229 ns) + CELL(0.234 ns) = 1.250 ns; Loc. = LCCOMB_X2_Y29_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~647'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 1.720 ns sld_hub:sld_hub_inst\|hub_tdo_reg~651 4 COMB LCCOMB_X2_Y29_N20 1 " "Info: 4: + IC(0.242 ns) + CELL(0.228 ns) = 1.720 ns; Loc. = LCCOMB_X2_Y29_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~651'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.875 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X2_Y29_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.875 ns; Loc. = LCFF_X2_Y29_N21; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.845 ns ( 45.07 % ) " "Info: Total cell delay = 0.845 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.030 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.875 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.559ns 0.229ns 0.242ns 0.000ns } { 0.000ns 0.228ns 0.234ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.030ns 1.108ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } { 0.000ns 1.030ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.875 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.559ns 0.229ns 0.242ns 0.000ns } { 0.000ns 0.228ns 0.234ns 0.228ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\] register leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\] 18 ps " "Info: Minimum slack time is 18 ps for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\]\" and destination register \"leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.073 ns + Shortest register register " "Info: + Shortest register to register delay is 0.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\] 1 REG LCFF_X38_Y19_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 1; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.073 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\] 2 REG LCFF_X38_Y19_N19 1 " "Info: 2: + IC(0.000 ns) + CELL(0.073 ns) = 0.073 ns; Loc. = LCFF_X38_Y19_N19; Fanout = 1; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.073 ns ( 100.00 % ) " "Info: Total cell delay = 0.073 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.835 ns " "Info: + Latch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.286 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.618 ns) 3.286 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\] 3 REG LCFF_X38_Y19_N19 1 " "Info: 3: + IC(1.112 ns) + CELL(0.618 ns) = 3.286 ns; Loc. = LCFF_X38_Y19_N19; Fanout = 1; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.ctrl.inst\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.81 % ) " "Info: Total cell delay = 0.618 ns ( 18.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 81.19 % ) " "Info: Total interconnect delay = 2.668 ns ( 81.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.286 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.618 ns) 3.286 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\] 3 REG LCFF_X38_Y19_N17 1 " "Info: 3: + IC(1.112 ns) + CELL(0.618 ns) = 3.286 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 1; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.m.ctrl.inst\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.81 % ) " "Info: Total cell delay = 0.618 ns ( 18.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 81.19 % ) " "Info: Total interconnect delay = 2.668 ns ( 81.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 3127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[11] } { 0.000ns 1.556ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 1 REG LCFF_X54_Y50_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401 2 COMB LCCOMB_X54_Y50_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X54_Y50_N2; Fanout = 3; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X54_Y50_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X54_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.741 ns " "Info: + Latch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.741 ns " "Info: - Launch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 3.035 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 3.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.618 ns) 3.035 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X54_Y50_N3 1 " "Info: 3: + IC(1.114 ns) + CELL(0.618 ns) = 3.035 ns; Loc. = LCFF_X54_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.36 % ) " "Info: Total cell delay = 0.618 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.417 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.417 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.035 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.618 ns) 3.035 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X54_Y50_N3 1 " "Info: 3: + IC(1.114 ns) + CELL(0.618 ns) = 3.035 ns; Loc. = LCFF_X54_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.36 % ) " "Info: Total cell delay = 0.618 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.417 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.417 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 7.881 ns " "Info: Minimum slack time is 7.881 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.429 ns + Shortest register register " "Info: + Shortest register to register delay is 0.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X56_Y51_N11 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y51_N11; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder 2 COMB LCCOMB_X56_Y51_N20 1 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X56_Y51_N20; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.429 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y51_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.429 ns; Loc. = LCFF_X56_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.48 % ) " "Info: Total cell delay = 0.208 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.221 ns ( 51.52 % ) " "Info: Total interconnect delay = 0.221 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.452 ns - Smallest register register " "Info: - Smallest register to register requirement is -7.452 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-7.500 ns + " "Info: + Hold relationship between source and destination is -7.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.241 ns " "Info: + Latch edge is -0.241 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Smallest " "Info: + Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.031 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 3.031 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y51_N21 2 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 3.031 ns; Loc. = LCFF_X56_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.39 % ) " "Info: Total cell delay = 0.618 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.413 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.038 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.618 ns) 3.038 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X56_Y51_N11 19 " "Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 3.038 ns; Loc. = LCFF_X56_Y51_N11; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.34 % ) " "Info: Total cell delay = 0.618 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.420 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.117ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3.175 ns " "Info: Minimum slack time is 3.175 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.734 ns + Shortest register register " "Info: + Shortest register to register delay is 0.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 1 REG LCFF_X60_Y49_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y49_N29; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.053 ns) 0.579 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0 2 COMB LCCOMB_X60_Y51_N20 1 " "Info: 2: + IC(0.526 ns) + CELL(0.053 ns) = 0.579 ns; Loc. = LCCOMB_X60_Y51_N20; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.734 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X60_Y51_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.734 ns; Loc. = LCFF_X60_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 28.34 % ) " "Info: Total cell delay = 0.208 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.526 ns ( 71.66 % ) " "Info: Total interconnect delay = 0.526 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 0.526ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.441 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.441 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.498 ns + " "Info: + Hold relationship between source and destination is -2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.761 ns " "Info: + Latch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Smallest " "Info: + Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 3.025 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 131 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 131; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.618 ns) 3.025 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X60_Y51_N21 2 " "Info: 3: + IC(1.104 ns) + CELL(0.618 ns) = 3.025 ns; Loc. = LCFF_X60_Y51_N21; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.43 % ) " "Info: Total cell delay = 0.618 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.407 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.023 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 304 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 304; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.618 ns) 3.023 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 3 REG LCFF_X60_Y49_N29 2 " "Info: 3: + IC(1.102 ns) + CELL(0.618 ns) = 3.023 ns; Loc. = LCFF_X60_Y49_N29; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.44 % ) " "Info: Total cell delay = 0.618 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.405 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.405 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.102ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.102ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.102ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 0.526ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.104ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.102ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]\" and destination register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 1 REG LCFF_X2_Y27_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y27_N31; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~1 2 COMB LCCOMB_X2_Y27_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y27_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X2_Y27_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y27_N31; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.763 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 1.030 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.030 ns) + CELL(0.000 ns) = 1.030 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.618 ns) 2.763 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X2_Y27_N31 3 " "Info: 3: + IC(1.115 ns) + CELL(0.618 ns) = 2.763 ns; Loc. = LCFF_X2_Y27_N31; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.37 % ) " "Info: Total cell delay = 0.618 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 77.63 % ) " "Info: Total interconnect delay = 2.145 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 1.030 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.030 ns) + CELL(0.000 ns) = 1.030 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.618 ns) 2.763 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X2_Y27_N31 3 " "Info: 3: + IC(1.115 ns) + CELL(0.618 ns) = 2.763 ns; Loc. = LCFF_X2_Y27_N31; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.37 % ) " "Info: Total cell delay = 0.618 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 77.63 % ) " "Info: Total interconnect delay = 2.145 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.030ns 1.115ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "smc_mctrl:\\mg2:sr1\|r.data\[29\] data\[29\] clk 7.303 ns register " "Info: tsu for register \"smc_mctrl:\\mg2:sr1\|r.data\[29\]\" (data pin = \"data\[29\]\", clock pin = \"clk\") is 7.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.699 ns + Longest pin register " "Info: + Longest pin to register delay is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[29\] 1 PIN PIN_D19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D19; Fanout = 1; PIN Node = 'data\[29\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns data\[29\]~2 2 COMB IOC_X2_Y52_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = IOC_X2_Y52_N2; Fanout = 1; COMB Node = 'data\[29\]~2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { data[29] data[29]~2 } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.908 ns) + CELL(0.346 ns) 6.081 ns memi.data\[29\]~231 3 COMB LCCOMB_X33_Y45_N8 1 " "Info: 3: + IC(4.908 ns) + CELL(0.346 ns) = 6.081 ns; Loc. = LCCOMB_X33_Y45_N8; Fanout = 1; COMB Node = 'memi.data\[29\]~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { data[29]~2 memi.data[29]~231 } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.309 ns) 7.699 ns smc_mctrl:\\mg2:sr1\|r.data\[29\] 4 REG LCFF_X41_Y39_N29 6 " "Info: 4: + IC(1.309 ns) + CELL(0.309 ns) = 7.699 ns; Loc. = LCFF_X41_Y39_N29; Fanout = 6; REG Node = 'smc_mctrl:\\mg2:sr1\|r.data\[29\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { memi.data[29]~231 smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 19.25 % ) " "Info: Total cell delay = 1.482 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.217 ns ( 80.75 % ) " "Info: Total interconnect delay = 6.217 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { data[29] data[29]~2 memi.data[29]~231 smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { data[29] data[29]~2 memi.data[29]~231 smc_mctrl:\mg2:sr1|r.data[29] } { 0.000ns 0.000ns 4.908ns 1.309ns } { 0.000ns 0.827ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns - " "Info: - Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.321 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.618 ns) 3.321 ns smc_mctrl:\\mg2:sr1\|r.data\[29\] 3 REG LCFF_X41_Y39_N29 6 " "Info: 3: + IC(1.147 ns) + CELL(0.618 ns) = 3.321 ns; Loc. = LCFF_X41_Y39_N29; Fanout = 6; REG Node = 'smc_mctrl:\\mg2:sr1\|r.data\[29\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.61 % ) " "Info: Total cell delay = 0.618 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.703 ns ( 81.39 % ) " "Info: Total interconnect delay = 2.703 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.data[29] } { 0.000ns 1.556ns 1.147ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { data[29] data[29]~2 memi.data[29]~231 smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { data[29] data[29]~2 memi.data[29]~231 smc_mctrl:\mg2:sr1|r.data[29] } { 0.000ns 0.000ns 4.908ns 1.309ns } { 0.000ns 0.827ns 0.346ns 0.309ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.data[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.data[29] } { 0.000ns 1.556ns 1.147ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk eth_aen smc_mctrl:\\mg2:sr1\|r.eth_aen 7.510 ns register " "Info: tco from clock \"clk\" to destination pin \"eth_aen\" through register \"smc_mctrl:\\mg2:sr1\|r.eth_aen\" is 7.510 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns + " "Info: + Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.313 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14826 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14826; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.618 ns) 3.313 ns smc_mctrl:\\mg2:sr1\|r.eth_aen 3 REG LCFF_X40_Y42_N5 5 " "Info: 3: + IC(1.139 ns) + CELL(0.618 ns) = 3.313 ns; Loc. = LCFF_X40_Y42_N5; Fanout = 5; REG Node = 'smc_mctrl:\\mg2:sr1\|r.eth_aen'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.eth_aen } "NODE_NAME" } } { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 943 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.65 % ) " "Info: Total cell delay = 0.618 ns ( 18.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 81.35 % ) " "Info: Total interconnect delay = 2.695 ns ( 81.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.eth_aen } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.313 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.eth_aen } { 0.000ns 1.556ns 1.139ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 943 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.938 ns + Longest register pin " "Info: + Longest register to pin delay is 6.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smc_mctrl:\\mg2:sr1\|r.eth_aen 1 REG LCFF_X40_Y42_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y42_N5; Fanout = 5; REG Node = 'smc_mctrl:\\mg2:sr1\|r.eth_aen'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { smc_mctrl:\mg2:sr1|r.eth_aen } "NODE_NAME" } } { "smc_mctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd" 943 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.774 ns) + CELL(2.164 ns) 6.938 ns eth_aen 2 PIN PIN_AB25 0 " "Info: 2: + IC(4.774 ns) + CELL(2.164 ns) = 6.938 ns; Loc. = PIN_AB25; Fanout = 0; PIN Node = 'eth_aen'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { smc_mctrl:\mg2:sr1|r.eth_aen eth_aen } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.164 ns ( 31.19 % ) " "Info: Total cell delay = 2.164 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.774 ns ( 68.81 % ) " "Info: Total interconnect delay = 4.774 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { smc_mctrl:\mg2:sr1|r.eth_aen eth_aen } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { smc_mctrl:\mg2:sr1|r.eth_aen eth_aen } { 0.000ns 4.774ns } { 0.000ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.eth_aen } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.313 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl smc_mctrl:\mg2:sr1|r.eth_aen } { 0.000ns 1.556ns 1.139ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { smc_mctrl:\mg2:sr1|r.eth_aen eth_aen } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { smc_mctrl:\mg2:sr1|r.eth_aen eth_aen } { 0.000ns 4.774ns } { 0.000ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.823 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y26_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.823 ns) 1.823 ns altera_reserved_tdo 2 PIN PIN_F6 0 " "Info: 2: + IC(0.000 ns) + CELL(1.823 ns) = 1.823 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 100.00 % ) " "Info: Total cell delay = 1.823 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 1.823ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] altera_internal_jtag altera_internal_jtag~TCKUTAP 2.052 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.755 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 1.030 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.030 ns) + CELL(0.000 ns) = 1.030 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.618 ns) 2.755 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 3 REG LCFF_X1_Y29_N21 2 " "Info: 3: + IC(1.107 ns) + CELL(0.618 ns) = 2.755 ns; Loc. = LCFF_X1_Y29_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.43 % ) " "Info: Total cell delay = 0.618 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.137 ns ( 77.57 % ) " "Info: Total interconnect delay = 2.137 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } { 0.000ns 1.030ns 1.107ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.852 ns - Shortest pin register " "Info: - Shortest pin to register delay is 0.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X0_Y26_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 8; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.309 ns) 0.852 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 2 REG LCFF_X1_Y29_N21 2 " "Info: 2: + IC(0.543 ns) + CELL(0.309 ns) = 0.852 ns; Loc. = LCFF_X1_Y29_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { altera_internal_jtag sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.27 % ) " "Info: Total cell delay = 0.309 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.543 ns ( 63.73 % ) " "Info: Total interconnect delay = 0.543 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { altera_internal_jtag sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.852 ns" { altera_internal_jtag sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } { 0.000ns 0.543ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } { 0.000ns 1.030ns 1.107ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { altera_internal_jtag sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.852 ns" { altera_internal_jtag sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } { 0.000ns 0.543ns } { 0.000ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQCU_MULTITHREAD_RESULT" "1 2 " "Info: Parallel compilation was enabled and used up to 1 processor(s) on your system out of a possible 2 processor(s) allowed" { { "Info" "IQCU_MULTITHREAD_SUB_RESULT" "100 1  " "Info: 100% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0}  } {  } 0 0 "Parallel compilation was enabled and used up to %1!i! processor(s) on your system out of a possible %2!i! processor(s) allowed" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Allocated 338 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 15:48:00 2010 " "Info: Processing ended: Tue Dec 14 15:48:00 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Info: Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
