Fitter report for open-scope
Sat Nov 02 00:57:10 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |TOP|sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ALTSYNCRAM
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Nov 02 00:57:10 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; open-scope                                      ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone III                                     ;
; Device                             ; EP3C5E144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 591 / 5,136 ( 12 % )                            ;
;     Total combinational functions  ; 579 / 5,136 ( 11 % )                            ;
;     Dedicated logic registers      ; 88 / 5,136 ( 2 % )                              ;
; Total registers                    ; 88                                              ;
; Total pins                         ; 85 / 95 ( 89 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 7,680 / 423,936 ( 2 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C5E144C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; RAM_nWE   ; Missing drive strength and slew rate ;
; RAM_nCAS  ; Missing drive strength and slew rate ;
; RAM_nRAS  ; Missing drive strength and slew rate ;
; RAM_nCS   ; Missing drive strength and slew rate ;
; RAM_BA0   ; Missing drive strength and slew rate ;
; RAM_BA1   ; Missing drive strength and slew rate ;
; RAM_DQM   ; Missing drive strength and slew rate ;
; RAM_CKE   ; Missing drive strength and slew rate ;
; RAM_CLK   ; Missing drive strength and slew rate ;
; RAM_A[0]  ; Missing drive strength and slew rate ;
; RAM_A[1]  ; Missing drive strength and slew rate ;
; RAM_A[2]  ; Missing drive strength and slew rate ;
; RAM_A[3]  ; Missing drive strength and slew rate ;
; RAM_A[4]  ; Missing drive strength and slew rate ;
; RAM_A[5]  ; Missing drive strength and slew rate ;
; RAM_A[6]  ; Missing drive strength and slew rate ;
; RAM_A[7]  ; Missing drive strength and slew rate ;
; RAM_A[8]  ; Missing drive strength and slew rate ;
; RAM_A[9]  ; Missing drive strength and slew rate ;
; RAM_A[10] ; Missing drive strength and slew rate ;
; RAM_A[11] ; Missing drive strength and slew rate ;
; RAM_A[12] ; Missing drive strength and slew rate ;
; AD_CLK    ; Missing drive strength and slew rate ;
; ADV_D[0]  ; Missing drive strength and slew rate ;
; ADV_D[1]  ; Missing drive strength and slew rate ;
; ADV_D[2]  ; Missing drive strength and slew rate ;
; ADV_D[3]  ; Missing drive strength and slew rate ;
; ADV_D[4]  ; Missing drive strength and slew rate ;
; ADV_D[5]  ; Missing drive strength and slew rate ;
; ADV_D[6]  ; Missing drive strength and slew rate ;
; ADV_D[7]  ; Missing drive strength and slew rate ;
; ADV_D[8]  ; Missing drive strength and slew rate ;
; ADV_D[9]  ; Missing drive strength and slew rate ;
; ADV_D[10] ; Missing drive strength and slew rate ;
; ADV_D[11] ; Missing drive strength and slew rate ;
; ADV_D[12] ; Missing drive strength and slew rate ;
; ADV_D[13] ; Missing drive strength and slew rate ;
; ADV_D[14] ; Missing drive strength and slew rate ;
; ADV_D[15] ; Missing drive strength and slew rate ;
; ADV_D[16] ; Missing drive strength and slew rate ;
; ADV_D[17] ; Missing drive strength and slew rate ;
; ADV_D[18] ; Missing drive strength and slew rate ;
; ADV_D[19] ; Missing drive strength and slew rate ;
; ADV_D[20] ; Missing drive strength and slew rate ;
; ADV_D[21] ; Missing drive strength and slew rate ;
; ADV_D[22] ; Missing drive strength and slew rate ;
; ADV_D[23] ; Missing drive strength and slew rate ;
; ADV_HSYNC ; Missing drive strength and slew rate ;
; ADV_CLK   ; Missing drive strength and slew rate ;
; ADV_VSYNC ; Missing drive strength and slew rate ;
; ADV_I2SD  ; Missing drive strength and slew rate ;
; ADV_SCLK  ; Missing drive strength and slew rate ;
; ADV_LRCLK ; Missing drive strength and slew rate ;
; ADV_DE    ; Missing drive strength and slew rate ;
; SCL       ; Missing drive strength and slew rate ;
; LED[0]    ; Missing drive strength and slew rate ;
; LED[1]    ; Missing drive strength and slew rate ;
; LED[2]    ; Missing drive strength and slew rate ;
; LED[3]    ; Missing drive strength and slew rate ;
; RAM_DQ[0] ; Missing drive strength and slew rate ;
; RAM_DQ[1] ; Missing drive strength and slew rate ;
; RAM_DQ[2] ; Missing drive strength and slew rate ;
; RAM_DQ[3] ; Missing drive strength and slew rate ;
; RAM_DQ[4] ; Missing drive strength and slew rate ;
; RAM_DQ[5] ; Missing drive strength and slew rate ;
; RAM_DQ[6] ; Missing drive strength and slew rate ;
; RAM_DQ[7] ; Missing drive strength and slew rate ;
; SDA       ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 869 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 869 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 861     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 8       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/FPGA_Cyclone_iii/open-scope/output_files/open-scope.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 591 / 5,136 ( 12 % )     ;
;     -- Combinational with no register       ; 503                      ;
;     -- Register only                        ; 12                       ;
;     -- Combinational with a register        ; 76                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 198                      ;
;     -- 3 input functions                    ; 137                      ;
;     -- <=2 input functions                  ; 244                      ;
;     -- Register only                        ; 12                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 395                      ;
;     -- arithmetic mode                      ; 184                      ;
;                                             ;                          ;
; Total registers*                            ; 88 / 5,560 ( 2 % )       ;
;     -- Dedicated logic registers            ; 88 / 5,136 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 50 / 321 ( 16 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 85 / 95 ( 89 % )         ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 7,680 / 423,936 ( 2 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 2 / 10 ( 20 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 7%             ;
; Maximum fan-out                             ; 71                       ;
; Highest non-global fan-out                  ; 52                       ;
; Total fan-out                               ; 1997                     ;
; Average fan-out                             ; 2.30                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 591 / 5136 ( 12 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 503                 ; 0                              ;
;     -- Register only                        ; 12                  ; 0                              ;
;     -- Combinational with a register        ; 76                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 198                 ; 0                              ;
;     -- 3 input functions                    ; 137                 ; 0                              ;
;     -- <=2 input functions                  ; 244                 ; 0                              ;
;     -- Register only                        ; 12                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 395                 ; 0                              ;
;     -- arithmetic mode                      ; 184                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 88                  ; 0                              ;
;     -- Dedicated logic registers            ; 88 / 5136 ( 2 % )   ; 0 / 5136 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 50 / 321 ( 16 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 85                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 7680                ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 9                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 9                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2054                ; 4                              ;
;     -- Registered Connections               ; 360                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 18                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 17                  ; 0                              ;
;     -- Output Ports                         ; 59                  ; 0                              ;
;     -- Bidir Ports                          ; 9                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AD_data[0]  ; 10    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[10] ; 28    ; 2        ; 0            ; 9            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[11] ; 32    ; 2        ; 0            ; 6            ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[1]  ; 144   ; 8        ; 1            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[2]  ; 4     ; 1        ; 0            ; 22           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[3]  ; 143   ; 8        ; 1            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[4]  ; 3     ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[5]  ; 142   ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[6]  ; 2     ; 1        ; 0            ; 23           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[7]  ; 79    ; 5        ; 34           ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[8]  ; 1     ; 1        ; 0            ; 23           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_data[9]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLK_25      ; 91    ; 6        ; 34           ; 12           ; 0            ; 72                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLK_32      ; 24    ; 2        ; 0            ; 11           ; 14           ; 22                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[0]      ; 119   ; 7        ; 23           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[1]      ; 80    ; 5        ; 34           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW          ; 105   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADV_CLK   ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_DE    ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[0]  ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[10] ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[11] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[12] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[13] ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[14] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[15] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[16] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[17] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[18] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[19] ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[1]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[20] ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[21] ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[22] ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[23] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[2]  ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[3]  ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[4]  ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[5]  ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[6]  ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[7]  ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[8]  ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_D[9]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_HSYNC ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_I2SD  ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_LRCLK ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_SCLK  ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADV_VSYNC ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD_CLK    ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]    ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]    ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]    ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]    ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[0]  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[10] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[11] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[12] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[1]  ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[2]  ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[3]  ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[4]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[5]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[6]  ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[7]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[8]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A[9]  ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_BA0   ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_BA1   ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_CKE   ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_CLK   ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_DQM   ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_nCAS  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_nCS   ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_nRAS  ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_nWE   ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCL       ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; RAM_DQ[0] ; 77    ; 5        ; 34           ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[1] ; 76    ; 5        ; 34           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[2] ; 75    ; 5        ; 34           ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[3] ; 74    ; 5        ; 34           ; 2            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[4] ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[5] ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[6] ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; RAM_DQ[7] ; 33    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SDA       ; 136   ; 8        ; 9            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_Master:U2|sda~en ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; ADV_VSYNC               ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; ADV_HSYNC               ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; ADV_DE                  ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; ADV_D[0]                ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ADV_D[2]                ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; ADV_D[3]                ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; ADV_D[19]               ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; ADV_D[20]               ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; ADV_D[22]               ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; ADV_D[23]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 10 ( 90 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; AD_data[8]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; AD_data[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; AD_data[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; AD_data[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; AD_data[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; AD_CLK                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; CLK_32                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; AD_data[10]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; AD_data[9]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; AD_data[11]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; RAM_DQ[7]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RAM_DQ[6]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RAM_DQ[5]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; RAM_DQ[4]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RAM_DQM                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RAM_CLK                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; RAM_CKE                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RAM_A[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; RAM_A[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; RAM_A[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; RAM_A[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; RAM_A[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; RAM_A[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; RAM_A[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RAM_A[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; RAM_nWE                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; RAM_nCAS                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RAM_nRAS                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RAM_nCS                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; RAM_BA0                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; RAM_BA1                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; RAM_A[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RAM_A[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RAM_A[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; RAM_A[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; RAM_A[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; RAM_DQ[3]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; RAM_DQ[2]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; RAM_DQ[1]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; RAM_DQ[0]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; AD_data[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 113        ; 5        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; ADV_LRCLK                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; ADV_SCLK                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; ADV_I2SD                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; ADV_VSYNC                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; ADV_HSYNC                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; CLK_25                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; ADV_DE                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; ADV_D[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; ADV_D[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ADV_D[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; ADV_D[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; ADV_D[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; SW                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; ADV_D[4]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; ADV_D[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; ADV_D[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; ADV_D[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; ADV_CLK                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; ADV_D[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; ADV_D[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; ADV_D[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; ADV_D[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; ADV_D[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; ADV_D[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; ADV_D[15]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; ADV_D[16]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; ADV_D[17]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; ADV_D[18]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; ADV_D[19]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; ADV_D[20]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; ADV_D[21]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; SDA                                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; ADV_D[22]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; ADV_D[23]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; SCL                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; AD_data[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; AD_data[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; AD_data[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                         ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |TOP                                           ; 591 (104)   ; 88 (28)                   ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 85   ; 0            ; 503 (76)     ; 12 (11)           ; 76 (18)          ; |TOP                                                                                                                        ; work         ;
;    |edgedetect:U3|                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TOP|edgedetect:U3                                                                                                          ; work         ;
;    |i2c_Master:U2|                             ; 73 (73)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 32 (32)          ; |TOP|i2c_Master:U2                                                                                                          ; work         ;
;    |lpm_divide:Div0|                           ; 315 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 315 (0)      ; 0 (0)             ; 0 (0)            ; |TOP|lpm_divide:Div0                                                                                                        ; work         ;
;       |lpm_divide_mvo:auto_generated|          ; 315 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 315 (0)      ; 0 (0)             ; 0 (0)            ; |TOP|lpm_divide:Div0|lpm_divide_mvo:auto_generated                                                                          ; work         ;
;          |abs_divider_qbg:divider|             ; 315 (30)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 315 (30)     ; 0 (0)             ; 0 (0)            ; |TOP|lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider                                                  ; work         ;
;             |alt_u_div_96f:divider|            ; 267 (267)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (267)    ; 0 (0)             ; 0 (0)            ; |TOP|lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider                            ; work         ;
;             |lpm_abs_dv9:my_abs_num|           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |TOP|lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num                           ; work         ;
;    |lpm_mult:Mult0|                            ; 41 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0                                                                                                         ; work         ;
;       |multcore:mult_core|                     ; 41 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (22)      ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;          |mpar_add:padder|                     ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;             |lpm_add_sub:adder[0]|             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                |add_sub_v6h:auto_generated|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated                      ; work         ;
;             |mpar_add:sub_par_add|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_4jh:auto_generated| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated ; work         ;
;    |sample_RAM:U4|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sample_RAM:U4                                                                                                          ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sample_RAM:U4|altsyncram:ram_rtl_0                                                                                     ; work         ;
;          |altsyncram_s9i1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated                                                      ; work         ;
;    |trigger_system2:U5|                        ; 13 (13)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 4 (4)            ; |TOP|trigger_system2:U5                                                                                                     ; work         ;
;    |vga_640x480:U1|                            ; 43 (43)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 21 (21)          ; |TOP|vga_640x480:U1                                                                                                         ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; RAM_nWE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_nCAS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_nRAS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_nCS     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_BA0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_BA1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_CKE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_A[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_D[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_HSYNC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_VSYNC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_I2SD    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_LRCLK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADV_DE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCL         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DQ[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_32      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK_25      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AD_data[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[10] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_data[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_data[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_data[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                      ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                ;                   ;         ;
; KEY[1]                                                                                ;                   ;         ;
; RAM_DQ[0]                                                                             ;                   ;         ;
; RAM_DQ[1]                                                                             ;                   ;         ;
; RAM_DQ[2]                                                                             ;                   ;         ;
; RAM_DQ[3]                                                                             ;                   ;         ;
; RAM_DQ[4]                                                                             ;                   ;         ;
; RAM_DQ[5]                                                                             ;                   ;         ;
; RAM_DQ[6]                                                                             ;                   ;         ;
; RAM_DQ[7]                                                                             ;                   ;         ;
; SDA                                                                                   ;                   ;         ;
; CLK_32                                                                                ;                   ;         ;
; CLK_25                                                                                ;                   ;         ;
; AD_data[8]                                                                            ;                   ;         ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a8 ; 0                 ; 6       ;
;      - trigger_system2:U5|LessThan0~0                                                 ; 0                 ; 6       ;
;      - LED[0]~output                                                                  ; 0                 ; 6       ;
; AD_data[9]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~1                                                 ; 0                 ; 6       ;
;      - LED[1]~output                                                                  ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a8 ; 0                 ; 6       ;
; AD_data[10]                                                                           ;                   ;         ;
;      - trigger_system2:U5|LessThan0~1                                                 ; 1                 ; 6       ;
;      - LED[2]~output                                                                  ; 1                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; AD_data[11]                                                                           ;                   ;         ;
;      - trigger_system2:U5|Selector3~0                                                 ; 0                 ; 6       ;
;      - trigger_system2:U5|LessThan0~3                                                 ; 0                 ; 6       ;
;      - trigger_system2:U5|Selector3~1                                                 ; 0                 ; 6       ;
;      - LED[3]~output                                                                  ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a8 ; 0                 ; 6       ;
; AD_data[6]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~0                                                 ; 1                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; AD_data[7]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~0                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; AD_data[4]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~3                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; AD_data[5]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~0                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; AD_data[0]                                                                            ;                   ;         ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - trigger_system2:U5|LessThan0~2                                                 ; 0                 ; 6       ;
; AD_data[2]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~2                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; AD_data[3]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~2                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; AD_data[1]                                                                            ;                   ;         ;
;      - trigger_system2:U5|LessThan0~2                                                 ; 0                 ; 6       ;
;      - sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; SW                                                                                    ;                   ;         ;
;      - edgedetect:U3|reg0                                                             ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                              ;
+-----------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                              ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_25                            ; PIN_91             ; 71      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CLK_32                            ; PIN_24             ; 21      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; i2c_Master:U2|count[1]~14         ; LCCOMB_X21_Y21_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_Master:U2|r_byte_to_send[5]~2 ; LCCOMB_X19_Y21_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_Master:U2|s_FSM_state.scllo   ; FF_X18_Y21_N3      ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; s_ram_write_en                    ; FF_X13_Y16_N9      ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; vga_640x480:U1|vsenable           ; FF_X16_Y14_N31     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                              ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name   ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_25 ; PIN_91   ; 71      ; 10                                   ; Global Clock         ; GCLK9            ; --                        ;
; CLK_32 ; PIN_24   ; 21      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~18 ; 52      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[8]~14        ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[8]~14         ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[8]~14         ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[8]~14         ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[7]~12         ; 21      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[6]~10         ; 19      ;
; i2c_Master:U2|s_FSM_state.scllo                                                                                                ; 18      ;
; i2c_Master:U2|s_FSM_state.sclhi2                                                                                               ; 17      ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[8]~14        ; 16      ;
; vga_640x480:U1|visible_img~3                                                                                                   ; 15      ;
; i2c_Master:U2|Equal2~1                                                                                                         ; 13      ;
; i2c_Master:U2|Equal1~0                                                                                                         ; 13      ;
; s_mainFSM_state.readSamples                                                                                                    ; 12      ;
; s_mainFSM_state.writeSamples                                                                                                   ; 11      ;
; i2c_Master:U2|s_FSM_state.scllo2                                                                                               ; 10      ;
; vga_640x480:U1|vsenable                                                                                                        ; 10      ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a1                                                 ; 10      ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a0                                                 ; 10      ;
; i2c_Master:U2|Equal0~2                                                                                                         ; 9       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a8                                                 ; 9       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a4                                                 ; 9       ;
; i2c_Master:U2|s_FSM_state.idle                                                                                                 ; 8       ;
; i2c_Master:U2|count[1]~14                                                                                                      ; 8       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a9                                                 ; 8       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a2                                                 ; 8       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a5                                                 ; 8       ;
; i2c_Master:U2|r_byte_to_send[5]~2                                                                                              ; 7       ;
; i2c_Master:U2|r_no_of_bytes_to_send[1]                                                                                         ; 7       ;
; red~3                                                                                                                          ; 7       ;
; vga_640x480:U1|vcs[9]                                                                                                          ; 7       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a6                                                 ; 7       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a10                                                ; 7       ;
; i2c_Master:U2|r_no_of_bytes_to_send[0]                                                                                         ; 6       ;
; i2c_Master:U2|s_FSM_state.stop                                                                                                 ; 6       ;
; i2c_Master:U2|s_FSM_state.sclhi                                                                                                ; 6       ;
; s_ram_write_en                                                                                                                 ; 6       ;
; i2c_Master:U2|\FSM:bit_count[1]                                                                                                ; 6       ;
; i2c_Master:U2|count[6]                                                                                                         ; 6       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a11                                                ; 6       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~16                      ; 6       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a3                                                 ; 6       ;
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ram_block1a7                                                 ; 6       ;
; AD_data[11]~input                                                                                                              ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[2]~20                        ; 5       ;
; trigger_system2:U5|s_state.triggered                                                                                           ; 5       ;
; i2c_Master:U2|\FSM:bit_count[0]                                                                                                ; 5       ;
; i2c_Master:U2|s_FSM_state.start                                                                                                ; 5       ;
; addr_write[9]                                                                                                                  ; 5       ;
; addr_write[8]                                                                                                                  ; 5       ;
; addr_write[7]                                                                                                                  ; 5       ;
; addr_write[6]                                                                                                                  ; 5       ;
; addr_write[5]                                                                                                                  ; 5       ;
; addr_write[4]                                                                                                                  ; 5       ;
; addr_write[3]                                                                                                                  ; 5       ;
; addr_write[2]                                                                                                                  ; 5       ;
; addr_write[1]                                                                                                                  ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|_~0                                                      ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[10]~7                        ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[8]~6                         ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[6]~5                         ; 5       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[4]~4                         ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][3]~18                                                                              ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][8]~1                                                                               ; 5       ;
; vga_640x480:U1|vcs[0]                                                                                                          ; 5       ;
; vga_640x480:U1|vcs[1]                                                                                                          ; 5       ;
; vga_640x480:U1|hcs[7]                                                                                                          ; 5       ;
; vga_640x480:U1|hcs[8]                                                                                                          ; 5       ;
; vga_640x480:U1|hcs[9]                                                                                                          ; 5       ;
; vga_640x480:U1|hcs[5]                                                                                                          ; 5       ;
; vga_640x480:U1|hcs[6]                                                                                                          ; 5       ;
; i2c_Master:U2|\FSM:bit_count[2]                                                                                                ; 5       ;
; i2c_Master:U2|count[1]                                                                                                         ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~6  ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~2  ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~6                       ; 5       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~2                       ; 5       ;
; trigger_system2:U5|s_state.ready                                                                                               ; 4       ;
; trigger_system2:U5|LessThan0~3                                                                                                 ; 4       ;
; edgedetect:U3|OUTPUT_PULSE~0                                                                                                   ; 4       ;
; addr_write[0]                                                                                                                  ; 4       ;
; vga_640x480:U1|Equal1~2                                                                                                        ; 4       ;
; vga_640x480:U1|Equal0~2                                                                                                        ; 4       ;
; red~0                                                                                                                          ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[4]~19                        ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[6]~18                        ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[8]~17                        ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[10]~16                       ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[12]~15                       ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[14]~9                        ; 4       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[12]~8                        ; 4       ;
; vga_640x480:U1|hcs[4]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[4]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[3]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[2]                                                                                                          ; 4       ;
; vga_640x480:U1|Equal1~0                                                                                                        ; 4       ;
; vga_640x480:U1|vcs[8]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[7]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[6]                                                                                                          ; 4       ;
; vga_640x480:U1|vcs[5]                                                                                                          ; 4       ;
; i2c_Master:U2|\FSM:bit_count[3]                                                                                                ; 4       ;
; i2c_Master:U2|count[2]                                                                                                         ; 4       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~14 ; 4       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~10 ; 4       ;
; AD_data[10]~input                                                                                                              ; 3       ;
; AD_data[9]~input                                                                                                               ; 3       ;
; AD_data[8]~input                                                                                                               ; 3       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[2]~21                        ; 3       ;
; trigger_system2:U5|Selector3~1                                                                                                 ; 3       ;
; trigger_system2:U5|LessThan0~1                                                                                                 ; 3       ;
; trigger_system2:U5|s_state.belowLevel                                                                                          ; 3       ;
; i2c_Master:U2|Equal6~1                                                                                                         ; 3       ;
; Selector11~0                                                                                                                   ; 3       ;
; trigger_system2:U5|o_triggered                                                                                                 ; 3       ;
; Equal0~2                                                                                                                       ; 3       ;
; edgedetect:U3|reg0                                                                                                             ; 3       ;
; i2c_Master:U2|Equal6~0                                                                                                         ; 3       ;
; vga_640x480:U1|hcs[0]                                                                                                          ; 3       ;
; vga_640x480:U1|hcs[1]                                                                                                          ; 3       ;
; vga_640x480:U1|hcs[2]                                                                                                          ; 3       ;
; vga_640x480:U1|hcs[3]                                                                                                          ; 3       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[14]~13                       ; 3       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[16]~11                       ; 3       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[16]~10                       ; 3       ;
; vga_640x480:U1|LessThan4~1                                                                                                     ; 3       ;
; i2c_Master:U2|count[7]                                                                                                         ; 3       ;
; i2c_Master:U2|count[0]                                                                                                         ; 3       ;
; i2c_Master:U2|count[5]                                                                                                         ; 3       ;
; i2c_Master:U2|count[4]                                                                                                         ; 3       ;
; i2c_Master:U2|count[3]                                                                                                         ; 3       ;
; AD_data[1]~input                                                                                                               ; 2       ;
; AD_data[3]~input                                                                                                               ; 2       ;
; AD_data[2]~input                                                                                                               ; 2       ;
; AD_data[0]~input                                                                                                               ; 2       ;
; AD_data[5]~input                                                                                                               ; 2       ;
; AD_data[4]~input                                                                                                               ; 2       ;
; AD_data[7]~input                                                                                                               ; 2       ;
; AD_data[6]~input                                                                                                               ; 2       ;
; addr_write[0]~_wirecell                                                                                                        ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[122]~327                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[106]~326                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[90]~325                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[74]~324                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[58]~323                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[51]~322                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[53]~321                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[123]~314                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[124]~313                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[125]~312                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[114]~310                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[115]~309                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[116]~308                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[117]~307                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[107]~305                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[108]~304                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[109]~303                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[98]~301                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[99]~300                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[100]~299                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[101]~298                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[91]~296                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[92]~295                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[93]~294                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[82]~292                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[83]~291                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[84]~290                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[85]~289                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[75]~287                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[76]~286                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[77]~285                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[66]~283                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[67]~282                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[68]~281                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[69]~280                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[59]~278                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[60]~277                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[61]~276                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[50]~274                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[52]~273                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[41]~272                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[43]~271                   ; 2       ;
; i2c_Master:U2|r_byte_to_send[0]                                                                                                ; 2       ;
; trigger_system2:U5|Selector2~1                                                                                                 ; 2       ;
; trigger_system2:U5|s_state.start                                                                                               ; 2       ;
; i2c_Master:U2|Selector3~0                                                                                                      ; 2       ;
; i2c_Master:U2|r_byte_to_send[5]~1                                                                                              ; 2       ;
; i2c_Master:U2|WideOr0~0                                                                                                        ; 2       ;
; s_mainFSM_state.start                                                                                                          ; 2       ;
; i2c_Master:U2|Equal3~0                                                                                                         ; 2       ;
; i2c_Master:U2|Equal4~0                                                                                                         ; 2       ;
; i2c_Master:U2|run_timer                                                                                                        ; 2       ;
; edgedetect:U3|reg1                                                                                                             ; 2       ;
; i2c_Master:U2|sda~en                                                                                                           ; 2       ;
; i2c_Master:U2|Equal2~0                                                                                                         ; 2       ;
; i2c_Master:U2|Equal0~1                                                                                                         ; 2       ;
; i2c_Master:U2|Equal0~0                                                                                                         ; 2       ;
; Add3~17                                                                                                                        ; 2       ;
; Add3~14                                                                                                                        ; 2       ;
; Add3~11                                                                                                                        ; 2       ;
; Add3~8                                                                                                                         ; 2       ;
; Add3~5                                                                                                                         ; 2       ;
; Add3~2                                                                                                                         ; 2       ;
; addr_read[3]~3                                                                                                                 ; 2       ;
; addr_read[2]~2                                                                                                                 ; 2       ;
; addr_read[1]~1                                                                                                                 ; 2       ;
; addr_read[0]~0                                                                                                                 ; 2       ;
; i2c_Master:U2|scl~en                                                                                                           ; 2       ;
; Equal1~6                                                                                                                       ; 2       ;
; Equal1~5                                                                                                                       ; 2       ;
; Equal1~4                                                                                                                       ; 2       ;
; Equal1~2                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[121]~258                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[105]~240                  ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[89]~222                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[73]~204                   ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[57]~186                   ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][8]~11                                                                              ; 2       ;
; vga_640x480:U1|visible_img~2                                                                                                   ; 2       ;
; vga_640x480:U1|LessThan4~0                                                                                                     ; 2       ;
; Add1~16                                                                                                                        ; 2       ;
; Add1~14                                                                                                                        ; 2       ;
; Add2~36                                                                                                                        ; 2       ;
; Add2~26                                                                                                                        ; 2       ;
; Add2~24                                                                                                                        ; 2       ;
; Add2~18                                                                                                                        ; 2       ;
; Add2~16                                                                                                                        ; 2       ;
; Add1~12                                                                                                                        ; 2       ;
; Add1~10                                                                                                                        ; 2       ;
; Add2~14                                                                                                                        ; 2       ;
; Add2~12                                                                                                                        ; 2       ;
; Add1~8                                                                                                                         ; 2       ;
; Add1~6                                                                                                                         ; 2       ;
; Add2~10                                                                                                                        ; 2       ;
; Add2~8                                                                                                                         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[8]~14        ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[5]~8         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[4]~6         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[3]~4         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[2]~2         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[1]~0         ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[5]~8          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[4]~6          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[3]~4          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[2]~2          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[1]~0          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[5]~8          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[4]~6          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[3]~4          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[2]~2          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[1]~0          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[5]~8          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[4]~6          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[3]~4          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[2]~2          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[1]~0          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[5]~8          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[4]~6          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[3]~4          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[2]~2          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[1]~0          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[5]~8          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[4]~6          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[3]~4          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[2]~2          ; 2       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[1]~0          ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~16 ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~12 ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~8  ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~4  ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~0  ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~4                       ; 2       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~0                       ; 2       ;
; SW~input                                                                                                                       ; 1       ;
; CLK_25~input                                                                                                                   ; 1       ;
; CLK_32~input                                                                                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[54]~320                   ; 1       ;
; i2c_Master:U2|Selector8~3                                                                                                      ; 1       ;
; i2c_Master:U2|scl~4                                                                                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[130]~319                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[131]~318                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[132]~317                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[133]~316                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[134]~315                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[126]~311                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[118]~306                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[110]~302                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[102]~297                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[94]~293                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[86]~288                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[78]~284                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[70]~279                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[62]~275                   ; 1       ;
; i2c_Master:U2|Selector7~1                                                                                                      ; 1       ;
; i2c_Master:U2|Selector7~0                                                                                                      ; 1       ;
; i2c_Master:U2|Selector6~0                                                                                                      ; 1       ;
; i2c_Master:U2|Selector5~0                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[1]                                                                                                ; 1       ;
; i2c_Master:U2|Selector4~0                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[2]                                                                                                ; 1       ;
; i2c_Master:U2|Selector3~1                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[3]                                                                                                ; 1       ;
; trigger_system2:U5|s_state.start~0                                                                                             ; 1       ;
; trigger_system2:U5|Selector1~1                                                                                                 ; 1       ;
; trigger_system2:U5|Selector1~0                                                                                                 ; 1       ;
; i2c_Master:U2|Selector2~0                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[4]                                                                                                ; 1       ;
; trigger_system2:U5|Selector2~2                                                                                                 ; 1       ;
; trigger_system2:U5|Selector2~0                                                                                                 ; 1       ;
; trigger_system2:U5|LessThan0~2                                                                                                 ; 1       ;
; i2c_Master:U2|Selector1~0                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[5]                                                                                                ; 1       ;
; trigger_system2:U5|Selector3~0                                                                                                 ; 1       ;
; trigger_system2:U5|LessThan0~0                                                                                                 ; 1       ;
; Selector10~0                                                                                                                   ; 1       ;
; i2c_Master:U2|r_byte_to_send[5]~0                                                                                              ; 1       ;
; i2c_Master:U2|Selector0~0                                                                                                      ; 1       ;
; i2c_Master:U2|r_byte_to_send[6]                                                                                                ; 1       ;
; i2c_Master:U2|Selector19~0                                                                                                     ; 1       ;
; i2c_Master:U2|Add0~2                                                                                                           ; 1       ;
; i2c_Master:U2|Selector20~0                                                                                                     ; 1       ;
; i2c_Master:U2|Add0~1                                                                                                           ; 1       ;
; i2c_Master:U2|Selector21~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector18~0                                                                                                     ; 1       ;
; i2c_Master:U2|Add0~0                                                                                                           ; 1       ;
; i2c_Master:U2|Selector8~2                                                                                                      ; 1       ;
; i2c_Master:U2|Selector9~1                                                                                                      ; 1       ;
; i2c_Master:U2|Selector9~0                                                                                                      ; 1       ;
; i2c_Master:U2|Selector10~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector17~0                                                                                                     ; 1       ;
; Selector11~1                                                                                                                   ; 1       ;
; Selector12~0                                                                                                                   ; 1       ;
; i2c_Master:U2|sda~3                                                                                                            ; 1       ;
; i2c_Master:U2|Selector22~2                                                                                                     ; 1       ;
; i2c_Master:U2|Selector22~1                                                                                                     ; 1       ;
; i2c_Master:U2|sda~2                                                                                                            ; 1       ;
; i2c_Master:U2|sda~1                                                                                                            ; 1       ;
; i2c_Master:U2|r_byte_to_send[7]                                                                                                ; 1       ;
; i2c_Master:U2|Selector13~2                                                                                                     ; 1       ;
; i2c_Master:U2|Selector13~1                                                                                                     ; 1       ;
; i2c_Master:U2|Selector13~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector14~1                                                                                                     ; 1       ;
; i2c_Master:U2|Selector14~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector16~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector15~4                                                                                                     ; 1       ;
; i2c_Master:U2|Selector12~2                                                                                                     ; 1       ;
; i2c_Master:U2|Selector12~1                                                                                                     ; 1       ;
; i2c_Master:U2|Selector15~3                                                                                                     ; 1       ;
; i2c_Master:U2|Selector15~2                                                                                                     ; 1       ;
; i2c_Master:U2|Selector12~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector11~0                                                                                                     ; 1       ;
; Selector0~0                                                                                                                    ; 1       ;
; Selector1~0                                                                                                                    ; 1       ;
; Selector2~0                                                                                                                    ; 1       ;
; Selector3~0                                                                                                                    ; 1       ;
; Selector4~0                                                                                                                    ; 1       ;
; Selector5~0                                                                                                                    ; 1       ;
; Selector6~0                                                                                                                    ; 1       ;
; Selector7~0                                                                                                                    ; 1       ;
; Selector8~0                                                                                                                    ; 1       ;
; Selector9~0                                                                                                                    ; 1       ;
; s_ram_write_en~2                                                                                                               ; 1       ;
; s_ram_write_en~1                                                                                                               ; 1       ;
; s_ram_write_en~0                                                                                                               ; 1       ;
; Equal0~1                                                                                                                       ; 1       ;
; Equal0~0                                                                                                                       ; 1       ;
; i2c_Master:U2|scl~3                                                                                                            ; 1       ;
; i2c_Master:U2|Selector25~2                                                                                                     ; 1       ;
; i2c_Master:U2|Selector25~1                                                                                                     ; 1       ;
; i2c_Master:U2|Selector25~0                                                                                                     ; 1       ;
; i2c_Master:U2|Selector22~0                                                                                                     ; 1       ;
; vga_640x480:U1|vcs~3                                                                                                           ; 1       ;
; vga_640x480:U1|vcs~2                                                                                                           ; 1       ;
; vga_640x480:U1|vcs~1                                                                                                           ; 1       ;
; vga_640x480:U1|vcs~0                                                                                                           ; 1       ;
; vga_640x480:U1|Equal1~1                                                                                                        ; 1       ;
; vga_640x480:U1|hcs~2                                                                                                           ; 1       ;
; vga_640x480:U1|hcs~1                                                                                                           ; 1       ;
; vga_640x480:U1|hcs~0                                                                                                           ; 1       ;
; vga_640x480:U1|Equal0~1                                                                                                        ; 1       ;
; vga_640x480:U1|Equal0~0                                                                                                        ; 1       ;
; red~2                                                                                                                          ; 1       ;
; red~1                                                                                                                          ; 1       ;
; Equal1~14                                                                                                                      ; 1       ;
; Equal1~13                                                                                                                      ; 1       ;
; Equal1~12                                                                                                                      ; 1       ;
; Equal1~11                                                                                                                      ; 1       ;
; Equal1~10                                                                                                                      ; 1       ;
; Equal1~9                                                                                                                       ; 1       ;
; Equal1~8                                                                                                                       ; 1       ;
; Equal1~7                                                                                                                       ; 1       ;
; Equal1~3                                                                                                                       ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[8]~12                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[9]~11                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[10]~10                                          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[11]~9                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[12]~8                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|_~1                                                      ; 1       ;
; Equal1~1                                                                                                                       ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[7]~7                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[6]~6                                            ; 1       ;
; Equal1~0                                                                                                                       ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[5]~5                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[0]~4                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[1]~3                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[2]~2                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[3]~1                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|quotient[4]~0                                            ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[128]~270                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[128]~269                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[129]~268                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[129]~267                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[130]~266                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[131]~265                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[132]~264                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[133]~263                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[134]~262                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[120]~261                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[120]~260                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[121]~259                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[122]~257                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[123]~256                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[124]~255                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[125]~254                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[126]~253                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[112]~252                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[112]~251                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[113]~250                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[113]~249                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[114]~248                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[115]~247                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[116]~246                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[117]~245                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[118]~244                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[104]~243                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[104]~242                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[105]~241                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[106]~239                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[107]~238                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[108]~237                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[109]~236                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[110]~235                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[96]~234                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[96]~233                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[97]~232                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[97]~231                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[98]~230                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[99]~229                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[100]~228                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[101]~227                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[102]~226                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[88]~225                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[88]~224                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[89]~223                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[90]~221                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[91]~220                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[92]~219                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[93]~218                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[94]~217                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[80]~216                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[80]~215                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[81]~214                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[81]~213                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[82]~212                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[83]~211                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[84]~210                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[85]~209                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[86]~208                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[72]~207                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[72]~206                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[73]~205                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[74]~203                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[75]~202                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[76]~201                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[77]~200                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[78]~199                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[64]~198                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[64]~197                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[65]~196                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[65]~195                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[66]~194                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[67]~193                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[68]~192                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[69]~191                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[70]~190                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[56]~189                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[56]~188                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[57]~187                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[58]~185                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[59]~184                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[60]~183                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[61]~182                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[62]~181                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[48]~180                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[48]~179                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[49]~178                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[49]~177                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[50]~176                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[51]~175                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[52]~174                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[53]~173                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[54]~172                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[40]~171                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[40]~170                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[41]~169                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[42]~168                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[42]~167                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[43]~166                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[44]~165                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[44]~164                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[45]~163                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|StageOut[45]~162                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[13]~14                       ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|lpm_abs_dv9:my_abs_num|cs2a[15]~12                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][1]~17                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][2]~16                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][3]~15                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][4]~14                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][5]                                                                                 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][6]~13                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][7]~12                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                                                 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][1]~9                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][6]~8                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][2]~7                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][7]~6                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][3]~5                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][4]~4                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][5]                                                                                 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][6]~3                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][7]~2                                                                               ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][8]~0                                                                               ; 1       ;
; vga_640x480:U1|visible_img~1                                                                                                   ; 1       ;
; vga_640x480:U1|visible_img~0                                                                                                   ; 1       ;
; vga_640x480:U1|LessThan5~0                                                                                                     ; 1       ;
; vga_640x480:U1|LessThan1~0                                                                                                     ; 1       ;
; vga_640x480:U1|LessThan0~1                                                                                                     ; 1       ;
; vga_640x480:U1|LessThan0~0                                                                                                     ; 1       ;
; red[7]                                                                                                                         ; 1       ;
; red[6]                                                                                                                         ; 1       ;
; red[5]                                                                                                                         ; 1       ;
; red[3]                                                                                                                         ; 1       ;
; red[2]                                                                                                                         ; 1       ;
; red[1]                                                                                                                         ; 1       ;
; green[7]                                                                                                                       ; 1       ;
; green[6]                                                                                                                       ; 1       ;
; green[5]                                                                                                                       ; 1       ;
; green[3]                                                                                                                       ; 1       ;
; green[2]                                                                                                                       ; 1       ;
; green[1]                                                                                                                       ; 1       ;
; blue[4]                                                                                                                        ; 1       ;
; blue[3]                                                                                                                        ; 1       ;
; i2c_Master:U2|\FSM:bit_count[2]~0                                                                                              ; 1       ;
; i2c_Master:U2|\FSM:bit_count[1]~0                                                                                              ; 1       ;
; i2c_Master:U2|\FSM:bit_count[3]~0                                                                                              ; 1       ;
; i2c_Master:U2|count[7]~23                                                                                                      ; 1       ;
; i2c_Master:U2|count[6]~22                                                                                                      ; 1       ;
; i2c_Master:U2|count[6]~21                                                                                                      ; 1       ;
; i2c_Master:U2|count[5]~20                                                                                                      ; 1       ;
; i2c_Master:U2|count[5]~19                                                                                                      ; 1       ;
; i2c_Master:U2|count[4]~18                                                                                                      ; 1       ;
; i2c_Master:U2|count[4]~17                                                                                                      ; 1       ;
; i2c_Master:U2|count[3]~16                                                                                                      ; 1       ;
; i2c_Master:U2|count[3]~15                                                                                                      ; 1       ;
; i2c_Master:U2|count[2]~13                                                                                                      ; 1       ;
; i2c_Master:U2|count[2]~12                                                                                                      ; 1       ;
; i2c_Master:U2|count[1]~11                                                                                                      ; 1       ;
; i2c_Master:U2|count[1]~10                                                                                                      ; 1       ;
; i2c_Master:U2|count[0]~9                                                                                                       ; 1       ;
; i2c_Master:U2|count[0]~8                                                                                                       ; 1       ;
; Add0~18                                                                                                                        ; 1       ;
; Add0~17                                                                                                                        ; 1       ;
; Add0~16                                                                                                                        ; 1       ;
; Add0~15                                                                                                                        ; 1       ;
; Add0~14                                                                                                                        ; 1       ;
; Add0~13                                                                                                                        ; 1       ;
; Add0~12                                                                                                                        ; 1       ;
; Add0~11                                                                                                                        ; 1       ;
; Add0~10                                                                                                                        ; 1       ;
; Add0~9                                                                                                                         ; 1       ;
; Add0~8                                                                                                                         ; 1       ;
; Add0~7                                                                                                                         ; 1       ;
; Add0~6                                                                                                                         ; 1       ;
; Add0~5                                                                                                                         ; 1       ;
; Add0~4                                                                                                                         ; 1       ;
; Add0~3                                                                                                                         ; 1       ;
; Add0~2                                                                                                                         ; 1       ;
; Add0~1                                                                                                                         ; 1       ;
; Add0~0                                                                                                                         ; 1       ;
; Add3~15                                                                                                                        ; 1       ;
; Add3~13                                                                                                                        ; 1       ;
; Add3~12                                                                                                                        ; 1       ;
; Add3~10                                                                                                                        ; 1       ;
; Add3~9                                                                                                                         ; 1       ;
; Add3~7                                                                                                                         ; 1       ;
; Add3~6                                                                                                                         ; 1       ;
; Add3~4                                                                                                                         ; 1       ;
; Add3~3                                                                                                                         ; 1       ;
; Add3~1                                                                                                                         ; 1       ;
; Add3~0                                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~18                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~17                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~16                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~15                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~14                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~13                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~12                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~11                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~10                                                                                                         ; 1       ;
; vga_640x480:U1|Add1~9                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~8                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~7                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~6                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~5                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~4                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~3                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~2                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~1                                                                                                          ; 1       ;
; vga_640x480:U1|Add1~0                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~18                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~17                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~16                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~15                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~14                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~13                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~12                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~11                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~10                                                                                                         ; 1       ;
; vga_640x480:U1|Add0~9                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~8                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~7                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~6                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~5                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~4                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~3                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~2                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~1                                                                                                          ; 1       ;
; vga_640x480:U1|Add0~0                                                                                                          ; 1       ;
; Add1~15                                                                                                                        ; 1       ;
; Add2~35                                                                                                                        ; 1       ;
; Add2~34                                                                                                                        ; 1       ;
; Add2~33                                                                                                                        ; 1       ;
; Add2~32                                                                                                                        ; 1       ;
; Add2~31                                                                                                                        ; 1       ;
; Add2~30                                                                                                                        ; 1       ;
; Add2~29                                                                                                                        ; 1       ;
; Add2~28                                                                                                                        ; 1       ;
; Add2~27                                                                                                                        ; 1       ;
; Add2~25                                                                                                                        ; 1       ;
; Add2~23                                                                                                                        ; 1       ;
; Add2~22                                                                                                                        ; 1       ;
; Add2~21                                                                                                                        ; 1       ;
; Add2~20                                                                                                                        ; 1       ;
; Add2~19                                                                                                                        ; 1       ;
; Add2~17                                                                                                                        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~28                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~27                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~26                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~25                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~24                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~23                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~22                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~21                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~20                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~19                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~18                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~17                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~16                                                  ; 1       ;
; Add1~13                                                                                                                        ; 1       ;
; Add1~11                                                                                                                        ; 1       ;
; Add2~15                                                                                                                        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~15                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~14                                                  ; 1       ;
; Add2~13                                                                                                                        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~13                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~12                                                  ; 1       ;
; Add1~9                                                                                                                         ; 1       ;
; Add1~7                                                                                                                         ; 1       ;
; Add1~5                                                                                                                         ; 1       ;
; Add1~4                                                                                                                         ; 1       ;
; Add1~3                                                                                                                         ; 1       ;
; Add1~2                                                                                                                         ; 1       ;
; Add1~1                                                                                                                         ; 1       ;
; Add1~0                                                                                                                         ; 1       ;
; Add2~11                                                                                                                        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~11                                                  ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~10                                                  ; 1       ;
; Add2~9                                                                                                                         ; 1       ;
; Add2~7                                                                                                                         ; 1       ;
; Add2~6                                                                                                                         ; 1       ;
; Add2~5                                                                                                                         ; 1       ;
; Add2~4                                                                                                                         ; 1       ;
; Add2~3                                                                                                                         ; 1       ;
; Add2~2                                                                                                                         ; 1       ;
; Add2~1                                                                                                                         ; 1       ;
; Add2~0                                                                                                                         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~9                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~8                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~7                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~6                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~5                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~4                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~3                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~2                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~1                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|op_1~0                                                   ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_17_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[5]~8         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[4]~6         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[3]~4         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[2]~2         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_16_result_int[1]~0         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_15_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_14_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_13_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_12_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_11_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[7]~13        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[6]~11        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[6]~10        ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[5]~9         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[4]~7         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[3]~5         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[2]~3         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_10_result_int[1]~1         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[7]~13         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[6]~11         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[6]~10         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[5]~9          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[4]~7          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[3]~5          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[2]~3          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_9_result_int[1]~1          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[7]~13         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[6]~11         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[6]~10         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[5]~9          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[4]~7          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[3]~5          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[2]~3          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_8_result_int[1]~1          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[7]~13         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[6]~11         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[6]~10         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[5]~9          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[4]~7          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[3]~5          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[2]~3          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_7_result_int[1]~1          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[6]~11         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[6]~10         ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[5]~9          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[4]~7          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[3]~5          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[2]~3          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_6_result_int[1]~1          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[5]~9          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[4]~7          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[3]~5          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[2]~3          ; 1       ;
; lpm_divide:Div0|lpm_divide_mvo:auto_generated|abs_divider_qbg:divider|alt_u_div_96f:divider|add_sub_5_result_int[1]~1          ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~17 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~15 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~13 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~11 ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~9  ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~7  ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~5  ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~3  ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4jh:auto_generated|op_1~1  ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~15                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~14                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~13                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~12                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~11                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~10                      ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~9                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~8                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~7                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~5                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~3                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v6h:auto_generated|op_1~1                       ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+-----------------+-----------------+
; Name                                                                         ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                            ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+-----------------+-----------------+
; sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 640          ; 12           ; 640          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 7680 ; 640                         ; 12                          ; 640                         ; 12                          ; 7680                ; 2    ; db/open-scope.ram0_sample_RAM_212a43dc.hdl.mif ; M9K_X15_Y19_N0, M9K_X15_Y16_N0 ; Don't care           ; Old data        ; Old data        ;
+------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|sample_RAM:U4|altsyncram:ram_rtl_0|altsyncram_s9i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;8;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;16;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;24;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;32;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;40;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;48;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;56;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;64;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;72;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;80;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;88;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;96;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;104;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;112;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;120;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;128;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;136;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;144;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;152;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;160;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;168;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;176;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;184;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;192;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;200;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;208;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;216;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;224;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;232;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;240;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;248;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;256;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;264;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;272;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;280;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;288;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;296;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;304;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;312;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;320;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;328;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;336;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;344;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;352;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;360;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;368;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;376;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;384;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;392;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;400;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;408;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;416;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;424;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;432;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;440;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;448;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;456;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;464;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;472;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;480;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;488;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;496;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;504;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;512;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;520;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;528;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;536;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;544;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;552;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;560;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;568;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;576;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;584;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;592;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;600;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;608;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;616;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;624;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;
;632;(000011110000) (360) (240) (F0)    ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 749 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 14 / 1,326 ( 1 % )     ;
; C4 interconnects            ; 347 / 21,816 ( 2 % )   ;
; Direct links                ; 167 / 32,401 ( < 1 % ) ;
; Global clocks               ; 2 / 10 ( 20 % )        ;
; Local interconnects         ; 276 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 26 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 414 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.82) ; Number of LABs  (Total = 50) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 3                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 3                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 3                            ;
; 15                                          ; 2                            ;
; 16                                          ; 25                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.36) ; Number of LABs  (Total = 50) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 1                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.24) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 11                           ;
; 16                                           ; 10                           ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.94) ; Number of LABs  (Total = 50) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 2                            ;
; 3                                               ; 2                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 5                            ;
; 7                                               ; 5                            ;
; 8                                               ; 2                            ;
; 9                                               ; 6                            ;
; 10                                              ; 6                            ;
; 11                                              ; 4                            ;
; 12                                              ; 6                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.42) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 4                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 3                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 4                            ;
; 12                                           ; 3                            ;
; 13                                           ; 0                            ;
; 14                                           ; 3                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 5                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 85        ; 0            ; 85        ; 0            ; 0            ; 85        ; 85        ; 0            ; 85        ; 85        ; 0            ; 68           ; 0            ; 0            ; 26           ; 0            ; 68           ; 26           ; 0            ; 0            ; 10           ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 85        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 85           ; 0         ; 85           ; 85           ; 0         ; 0         ; 85           ; 0         ; 0         ; 85           ; 17           ; 85           ; 85           ; 59           ; 85           ; 17           ; 59           ; 85           ; 85           ; 75           ; 17           ; 85           ; 85           ; 85           ; 85           ; 85           ; 0         ; 85           ; 85           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; RAM_nWE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_nCAS           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_nRAS           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_nCS            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_BA0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_BA1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQM            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_CKE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[8]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[9]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[10]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[11]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A[12]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[8]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[9]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[10]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[11]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[12]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[13]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[14]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[15]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[16]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[17]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[18]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[19]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[20]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[21]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[22]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_D[23]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_HSYNC          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_VSYNC          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_I2SD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_SCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_LRCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADV_DE             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DQ[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_32             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_data[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C5E144C8 for design "open-scope"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'SDC1.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK_25 (Rise) to CLK_25 (Rise) (setup and hold)
    Critical Warning (332169): From CLK_25 (Rise) to CLK_32 (Rise) (setup and hold)
    Critical Warning (332169): From CLK_32 (Rise) to CLK_32 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000       CLK_25
    Info (332111):   31.250       CLK_32
Info (176353): Automatically promoted node CLK_25~input (placed in PIN 91 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADV_CLK~output
Info (176353): Automatically promoted node CLK_32~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AD_CLK~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin RAM_DQ[0] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[1] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[2] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[3] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[4] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[5] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[6] has a permanently disabled output enable
    Info (169065): Pin RAM_DQ[7] has a permanently disabled output enable
Info (144001): Generated suppressed messages file G:/FPGA_Cyclone_iii/open-scope/output_files/open-scope.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Sat Nov 02 00:57:10 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/FPGA_Cyclone_iii/open-scope/output_files/open-scope.fit.smsg.


