# Day 20 â€“ Modulo-10 (Decade) Counter

## ğŸ“˜ Overview
On **Day 20**, I designed a **Modulo-10 counter (Decade Counter)** in Verilog.  
This counter counts from **0 â†’ 9** and then resets back to 0, repeating the cycle.  

It is commonly used in:
- Digital clocks (0â€“9 digits for seconds, minutes)
- Timers
- Frequency dividers

## ğŸ“‚ Files
- `design.sv` â€“ RTL for Mod-10 counter  
- `testbench.sv` â€“ Testbench with clock & reset  
- `mod10_counter.vcd` â€“ Waveform output  

## âš¡ Simulation
1. Reset applied at the start  
2. Counter increments from 0 to 9  
3. Rolls back to 0 and continues  

## ğŸ“Š Waveform
- Shows counting sequence 0000 â†’ 0001 â†’ â€¦ â†’ 1001 â†’ 0000  
- Repeats cyclically  

---

ğŸ› ï¸ Tools: **Verilog, Icarus Verilog, EDA Playground**
