$date
	Mon Sep 11 13:41:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder3x8_testbench $end
$var wire 8 ! data_out [7:0] $end
$var reg 3 " data_in [2:0] $end
$var reg 1 # enable $end
$scope module uut $end
$var wire 3 $ data_in [2:0] $end
$var wire 1 # enable $end
$var reg 8 % data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b1 $
0#
b1 "
bx !
$end
#10
b10 "
b10 $
#20
b11 "
b11 $
#30
b1 !
b1 %
b0 "
b0 $
1#
#40
b10 !
b10 %
b1 "
b1 $
#50
b100 !
b100 %
b10 "
b10 $
#60
b1000 !
b1000 %
b11 "
b11 $
#70
b10000 !
b10000 %
b100 "
b100 $
#80
b100000 !
b100000 %
b101 "
b101 $
#90
b1000000 !
b1000000 %
b110 "
b110 $
#100
b10000000 !
b10000000 %
b111 "
b111 $
