Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 13:58:32 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.899        0.000                      0                 1503        0.024        0.000                      0                 1503       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.899        0.000                      0                 1499        0.024        0.000                      0                 1499       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.894        0.000                      0                    4        0.668        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.410ns  (logic 60.654ns (57.541%)  route 44.756ns (42.459%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.828   106.721    sm/M_alum_out[0]
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.124   106.845 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.048   107.893    display/M_sm_bra[0]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.017 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.621   109.637    sm/override_address
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.153   109.790 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.769   110.559    brams/bram2/ram_reg_1[0]
    RAMB18_X0Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.492   116.007    brams/bram2/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.267    
                         clock uncertainty           -0.035   116.232    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773   115.459    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.459    
                         arrival time                        -110.559    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.391ns  (logic 60.625ns (57.524%)  route 44.766ns (42.476%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.828   106.721    sm/M_alum_out[0]
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.124   106.845 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.048   107.893    display/M_sm_bra[0]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.017 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.621   109.637    sm/override_address
    SLICE_X12Y4          LUT4 (Prop_lut4_I0_O)        0.124   109.761 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.779   110.540    brams/bram1/ADDRARDADDR[0]
    RAMB18_X0Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.492   116.007    brams/bram1/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.267    
                         clock uncertainty           -0.035   116.232    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.666    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.666    
                         arrival time                        -110.540    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.909ns  (logic 60.625ns (58.344%)  route 43.284ns (41.656%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.711   106.603    sm/M_alum_out[0]
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.727 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.623   107.350    sm/D_states_q[2]_i_12_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.124   107.474 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.664   108.138    sm/D_states_q[2]_i_4_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124   108.262 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.796   109.058    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y3          FDRE (Setup_fdre_C_D)       -0.056   116.057    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.057    
                         arrival time                        -109.058    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.727ns  (logic 60.625ns (58.447%)  route 43.102ns (41.553%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.711   106.603    sm/M_alum_out[0]
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.727 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.623   107.350    sm/D_states_q[2]_i_12_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.124   107.474 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.661   108.135    sm/D_states_q[2]_i_4_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124   108.259 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.617   108.876    sm/D_states_d__0[2]
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)       -0.067   116.046    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -108.876    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.610ns  (logic 60.625ns (58.513%)  route 42.985ns (41.488%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.718   106.611    sm/M_alum_out[0]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.735 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.626   107.361    sm/D_states_q[0]_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I2_O)        0.124   107.485 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.507   107.992    sm/D_states_q[0]_i_6_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124   108.116 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.644   108.760    sm/D_states_d__0[0]
    SLICE_X39Y4          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X39Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y4          FDSE (Setup_fdse_C_D)       -0.103   116.010    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.010    
                         arrival time                        -108.760    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.447ns  (logic 60.362ns (58.351%)  route 43.085ns (41.650%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.475   105.411    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I1_O)        0.124   105.535 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.446   105.981    sm/D_states_q[3]_i_32_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124   106.105 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.668   106.773    sm/D_states_q[3]_i_26_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124   106.897 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.656   107.553    sm/D_states_q[3]_i_7_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124   107.677 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.455   108.132    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   108.256 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   108.596    sm/D_states_d__0[3]
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y3          FDSE (Setup_fdse_C_D)       -0.067   116.158    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.158    
                         arrival time                        -108.597    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.193ns  (logic 60.821ns (58.939%)  route 42.372ns (41.061%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.841   106.734    sm/M_alum_out[0]
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.118   106.852 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.298   107.150    sm/D_states_q[4]_i_15_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326   107.476 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.407   107.883    sm/D_states_q[4]_i_6_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.124   108.007 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.336   108.342    sm/D_states_d__0[4]
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -108.343    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.208ns  (logic 60.625ns (58.741%)  route 42.583ns (41.260%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.779   106.671    sm/M_alum_out[0]
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.124   106.795 f  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           0.492   107.287    sm/D_states_q[1]_i_12_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.124   107.411 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.822   108.233    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124   108.357 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.357    sm/D_states_d__0[1]
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.357    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.766ns  (logic 60.377ns (58.752%)  route 42.389ns (41.248%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=28 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.733   106.625    sm/M_alum_out[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I4_O)        0.124   106.749 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.166   107.915    L_reg/D[0]
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.450   115.966    L_reg/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.187   116.153    
                         clock uncertainty           -0.035   116.118    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)       -0.031   116.087    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        116.087    
                         arrival time                        -107.915    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.781ns  (logic 60.501ns (58.864%)  route 42.280ns (41.136%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.693     7.299    sm/D_states_q[5]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.154     7.453 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.808     8.261    sm/ram_reg_i_159_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327     8.588 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.655     9.243    sm/ram_reg_i_130_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.135    10.501    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.625 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.894    11.519    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.643 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.727    12.370    sm/M_alum_a[31]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.494 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.494    alum/S[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.007 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.007    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.124 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.124    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.241 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.241    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.358 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.358    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.475 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.592 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.592    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.709 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    13.718    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.835    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.089 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.293    15.383    alum/temp_out0[31]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.367    15.750 r  alum/D_registers_q[7][30]_i_61/O
                         net (fo=1, routed)           0.000    15.750    alum/D_registers_q[7][30]_i_61_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.283 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.283    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.517    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.634    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.751 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.760    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.151 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.240    18.391    alum/temp_out0[30]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.723 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.723    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.273    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.387    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.501    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.615    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.729    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.843    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.957    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.071    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.228 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.933    21.162    alum/temp_out0[29]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.491 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.491    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.041 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.041    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.155    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.269    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.383 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.383    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.497 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.497    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.611    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.839    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.996 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.871    23.867    alum/temp_out0[28]
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.196 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.746 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.746    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.860 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.860    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.974 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.974    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.088    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.553    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.710 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.242    26.952    alum/temp_out0[27]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.281 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.281    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.814 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.814    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.931 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.931    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.048 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.048    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.165    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.516    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.790 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.863    29.653    alum/temp_out0[26]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.332    29.985 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.535 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.649 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.763    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.877 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.991 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.991    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.105 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.105    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.219 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.333 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.490 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.278    32.768    alum/temp_out0[25]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.097 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.097    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.630 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.747 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.747    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.864 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.864    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.981 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.981    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.098 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.215 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.215    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.332 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.332    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.449 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.449    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.606 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.047    35.653    alum/temp_out0[24]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.985 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.985    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.535 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.649 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.649    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.763 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.763    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.877 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.877    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.991 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.991    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.105 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.105    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.219 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.219    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.333    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.490 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.990    38.480    alum/temp_out0[23]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.809 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.809    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.359 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.359    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.473    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.815    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.938    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.052    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.323 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.063    41.386    alum/temp_out0[22]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    41.715 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.715    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.248 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.842    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.959 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.959    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.076 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.076    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.233 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.034    44.268    alum/temp_out0[21]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.600 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.600    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.150 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.150    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.264    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.378    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.492 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.492    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.606 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.606    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.720 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.720    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.834 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.834    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.948 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.957    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.114 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.260    47.373    alum/temp_out0[20]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.157    50.364    alum/temp_out0[19]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    50.693 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.693    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.243 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.243    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.357 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.357    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.471    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.585 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.585    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.699 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.813 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.927 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.927    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.041 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.041    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.198 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.952    53.150    alum/temp_out0[18]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.479 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.029 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.029    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.143 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.143    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.257 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.257    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.371 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.371    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.485 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.485    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.599 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.599    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.713 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.713    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.827 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.827    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.018    56.002    alum/temp_out0[17]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.331 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.331    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.881 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.995 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.995    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.109    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.223    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.069    58.905    alum/temp_out0[16]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.234 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.234    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.767 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.767    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.884 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.884    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.001 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.001    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.118 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.235 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.235    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.352 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.352    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.469 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.469    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.586 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.586    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.743 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.080    61.823    alum/temp_out0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.155 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.687 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.687    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.801 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.801    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.915 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.915    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.029 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.029    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.143 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.143    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.257 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.257    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.371 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.371    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.528 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.174    64.701    alum/temp_out0[14]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    65.030 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.030    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.580 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.580    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.694 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.694    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.808 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.808    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.922 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.922    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.036 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.036    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.150 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.150    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.264 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.264    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.378 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.535 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.916    67.452    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.781 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.781    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.331 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.331    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.445 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.445    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.559 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.559    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.673 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.673    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.787 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.787    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.901 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.901    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.015 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.015    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.129 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.129    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.286 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.928    70.214    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.543 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.093 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.093    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.207 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.207    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.321 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.321    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.435 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.435    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.549 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.549    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.663 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.663    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.777 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.777    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.891 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.891    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.048 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.153    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.482 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.482    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.032 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.032    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.146 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.146    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.260 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.260    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.374    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.488    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.725    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.839 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.839    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.996 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.259    76.255    alum/temp_out0[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.040 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.040    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.154 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.154    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.268 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.268    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.382 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.382    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.496 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.496    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.610 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.610    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.724 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.724    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.838 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.838    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.995 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.160    79.155    alum/temp_out0[9]
    SLICE_X42Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.955 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.955    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.072 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.072    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.189 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.189    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.306 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.306    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.423 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.423    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.540 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.540    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.657 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.657    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.774 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.774    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.931 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.124    82.055    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.332    82.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.990    84.882    alum/temp_out0[7]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.667 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.895 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.895    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.009 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.009    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.123 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.123    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.237 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.351 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.351    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.465 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.465    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.622 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.960    87.583    alum/temp_out0[6]
    SLICE_X34Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.383 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.500 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.617 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.734 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.734    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.851 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.968 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.085 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.202 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.202    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.359 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.145    90.504    alum/temp_out0[5]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.332    90.836 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.836    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.369 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.369    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.486 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.486    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.603 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.603    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.720 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.954 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.071 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.071    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.188 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.188    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.345 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.808    93.153    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.485 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.035 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.035    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.263    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.377    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.491    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.605    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.719 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.719    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.833 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.833    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.990 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.095    96.085    alum/temp_out0[3]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329    96.414 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.414    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.964 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.964    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.078 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.078    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.192 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.306 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.420 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.420    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.534 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.648 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.648    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.762 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.762    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.919 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.904    alum/temp_out0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.233 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.233    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.766 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.766    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.883 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.000 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.000    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.117 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.234 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.234    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.351 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.351    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.468 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.468    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.585 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.050   101.792    alum/temp_out0[1]
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.124 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.124    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.674 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.902 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.902    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.016 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.016    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.130 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.130    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.244 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.244    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.358 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.358    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.472 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.472    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.629 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.979   104.608    sm/temp_out0[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.937 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.937    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.149 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.445   105.594    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299   105.893 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.631   106.524    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124   106.648 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.590   107.238    sm/D_states_q[7]_i_10_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   107.362 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.568   107.930    sm/D_states_d__0[6]
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.061   116.164    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.164    
                         arrival time                        -107.931    
  -------------------------------------------------------------------
                         slack                                  8.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.162%)  route 0.284ns (66.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.162%)  route 0.284ns (66.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.162%)  route 0.284ns (66.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.162%)  route 0.284ns (66.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.860    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.777    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr2/clk
    SLICE_X15Y8          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.860    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.777    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X31Y31   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y31   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y14   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y19   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y21   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y21   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.704ns (18.955%)  route 3.010ns (81.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.977     6.582    sm/D_states_q[4]
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.646     8.352    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.864    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.758    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.758    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.704ns (18.955%)  route 3.010ns (81.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.977     6.582    sm/D_states_q[4]
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.646     8.352    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.864    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.758    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.758    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.704ns (18.955%)  route 3.010ns (81.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.977     6.582    sm/D_states_q[4]
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.646     8.352    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.864    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.758    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.758    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.704ns (18.955%)  route 3.010ns (81.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    sm/clk
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.977     6.582    sm/D_states_q[4]
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.646     8.352    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.864    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.758    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.758    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                106.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.132%)  route 0.654ns (77.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.535     2.183    sm/D_states_q[6]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.347    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.774    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.132%)  route 0.654ns (77.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.535     2.183    sm/D_states_q[6]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.347    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.774    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.132%)  route 0.654ns (77.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.535     2.183    sm/D_states_q[6]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.347    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.774    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.132%)  route 0.654ns (77.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.535     2.183    sm/D_states_q[6]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.347    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.774    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.668    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.228ns  (logic 12.055ns (32.380%)  route 25.174ns (67.620%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.761     7.419    L_reg/M_sm_pac[13]
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.150     7.569 r  L_reg/L_1ec090bf_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.750     8.320    L_reg/L_1ec090bf_remainder0_carry_i_23_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.646 f  L_reg/L_1ec090bf_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.589     9.234    L_reg/L_1ec090bf_remainder0_carry_i_18_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.384 f  L_reg/L_1ec090bf_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.122    10.506    L_reg/L_1ec090bf_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.832 r  L_reg/L_1ec090bf_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.811    11.643    L_reg/L_1ec090bf_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.767 r  L_reg/L_1ec090bf_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.767    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.280 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.603 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.659    14.263    L_reg/L_1ec090bf_remainder0[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.306    14.569 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.763    15.331    L_reg/i__carry__0_i_18_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.455 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    15.925    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I3_O)        0.118    16.043 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.694    16.737    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.352    17.089 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.917    L_reg/i__carry_i_19_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.354    18.271 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.142    19.412    L_reg/i__carry_i_11_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.738 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.480    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.725 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.725    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.839    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.173 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.133    22.307    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.610 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.496    23.106    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.230 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.986    24.216    L_reg/i__carry_i_14_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.368 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.673    25.041    L_reg/i__carry_i_25_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.367 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.982    26.349    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.473 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    27.486    L_reg/i__carry_i_13_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.638 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.340    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y7          LUT5 (Prop_lut5_I0_O)        0.326    28.666 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.666    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.216 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.216    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.330 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.330    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.643 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.920    30.564    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.306    30.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.640    31.509    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.633 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    32.613    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.737 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.008    33.745    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124    33.869 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.666    34.536    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.150    34.686 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.905    38.591    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.369 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.369    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.945ns  (logic 11.695ns (31.654%)  route 25.251ns (68.346%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.834    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.958 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.625    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.749 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.525    34.274    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.152    34.426 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.907    38.333    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.094 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.094    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.953ns  (logic 11.824ns (31.998%)  route 25.129ns (68.002%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.761     7.419    L_reg/M_sm_pac[13]
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.150     7.569 r  L_reg/L_1ec090bf_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.750     8.320    L_reg/L_1ec090bf_remainder0_carry_i_23_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.646 f  L_reg/L_1ec090bf_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.589     9.234    L_reg/L_1ec090bf_remainder0_carry_i_18_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.384 f  L_reg/L_1ec090bf_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.122    10.506    L_reg/L_1ec090bf_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.832 r  L_reg/L_1ec090bf_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.811    11.643    L_reg/L_1ec090bf_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.767 r  L_reg/L_1ec090bf_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.767    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.280 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.603 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.659    14.263    L_reg/L_1ec090bf_remainder0[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.306    14.569 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.763    15.331    L_reg/i__carry__0_i_18_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.455 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    15.925    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I3_O)        0.118    16.043 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.694    16.737    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.352    17.089 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.917    L_reg/i__carry_i_19_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.354    18.271 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.142    19.412    L_reg/i__carry_i_11_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.738 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.480    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.725 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.725    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.839    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.173 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.133    22.307    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.610 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.496    23.106    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.230 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.986    24.216    L_reg/i__carry_i_14_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.368 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.673    25.041    L_reg/i__carry_i_25_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.367 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.982    26.349    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.473 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    27.486    L_reg/i__carry_i_13_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.638 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.340    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y7          LUT5 (Prop_lut5_I0_O)        0.326    28.666 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.666    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.216 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.216    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.330 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.330    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.643 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.920    30.564    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.306    30.870 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.640    31.509    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.633 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    32.613    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.737 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.744    33.481    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.605 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.054    34.660    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.124    34.784 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.736    38.520    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.093 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.093    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.923ns  (logic 11.691ns (31.663%)  route 25.232ns (68.337%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.834    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.958 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.625    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.749 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.518    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.152    34.419 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.896    38.314    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.071 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.071    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.588ns  (logic 11.462ns (31.326%)  route 25.126ns (68.674%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.713    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124    31.837 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.717    32.554    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.678 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.456    34.134    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124    34.258 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.923    38.181    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.736 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.736    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.574ns  (logic 11.819ns (32.316%)  route 24.754ns (67.684%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.761     7.419    L_reg/M_sm_pac[13]
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.150     7.569 r  L_reg/L_1ec090bf_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.750     8.320    L_reg/L_1ec090bf_remainder0_carry_i_23_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.646 f  L_reg/L_1ec090bf_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.589     9.234    L_reg/L_1ec090bf_remainder0_carry_i_18_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.384 f  L_reg/L_1ec090bf_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.122    10.506    L_reg/L_1ec090bf_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.832 r  L_reg/L_1ec090bf_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.811    11.643    L_reg/L_1ec090bf_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.767 r  L_reg/L_1ec090bf_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.767    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.280 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.603 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.659    14.263    L_reg/L_1ec090bf_remainder0[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.306    14.569 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.763    15.331    L_reg/i__carry__0_i_18_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.455 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    15.925    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I3_O)        0.118    16.043 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.694    16.737    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.352    17.089 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.917    L_reg/i__carry_i_19_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.354    18.271 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.142    19.412    L_reg/i__carry_i_11_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.738 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.480    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.725 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.725    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.839    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.173 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.133    22.307    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.610 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.496    23.106    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.230 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.986    24.216    L_reg/i__carry_i_14_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.368 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.673    25.041    L_reg/i__carry_i_25_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.367 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.982    26.349    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.473 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    27.486    L_reg/i__carry_i_13_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.638 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.340    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y7          LUT5 (Prop_lut5_I0_O)        0.326    28.666 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.666    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.216 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.216    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.330 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.330    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.643 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.920    30.564    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.306    30.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.640    31.509    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.633 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    32.613    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.737 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.008    33.745    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124    33.869 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.666    34.536    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124    34.660 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.486    38.146    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.714 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.714    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.526ns  (logic 11.450ns (31.348%)  route 25.075ns (68.652%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.834    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.958 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.625    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.749 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.518    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124    34.391 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.739    38.130    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.674 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.674    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.462ns  (logic 11.457ns (31.421%)  route 25.006ns (68.579%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.834    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.958 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.625    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.749 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.525    34.274    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    34.398 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.662    38.060    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.611 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.611    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.293ns  (logic 11.459ns (31.574%)  route 24.834ns (68.426%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.467     7.133    L_reg/M_sm_timer[4]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.257 f  L_reg/L_1ec090bf_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.231     8.488    L_reg/L_1ec090bf_remainder0_carry_i_25__1_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  L_reg/L_1ec090bf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.195     9.807    L_reg/L_1ec090bf_remainder0_carry_i_12__1_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.959 f  L_reg/L_1ec090bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.095    11.054    L_reg/L_1ec090bf_remainder0_carry_i_20__1_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.352    11.406 r  L_reg/L_1ec090bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    12.239    L_reg/L_1ec090bf_remainder0_carry_i_10__1_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.565 r  L_reg/L_1ec090bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.565    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.098 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.421 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.291    L_reg/L_1ec090bf_remainder0_3[5]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.306    14.597 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.294    15.891    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    16.484    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.118    16.602 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.061    17.663    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.352    18.015 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.458    18.473    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.321    18.794 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.783    19.577    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    19.909 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    20.520    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.040 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.040    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.157 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.157    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.396 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    22.510    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.301    22.811 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.244    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.368 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.700    24.068    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.192 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.054    25.246    L_reg/i__carry_i_13__3_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.124    25.370 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.187    L_reg/i__carry_i_18__3_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    26.311 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.435    26.746    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.119    26.865 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.587    27.452    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.332    27.784 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.784    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.317 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.317    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.434 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.434    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.551 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.551    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.770 r  timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.771    timerseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.910    30.975    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.099 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.834    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.958 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.625    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.749 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.308    34.057    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    34.181 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.707    37.888    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.442 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.442    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.198ns  (logic 11.789ns (32.569%)  route 24.409ns (67.431%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.761     7.419    L_reg/M_sm_pac[13]
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.150     7.569 r  L_reg/L_1ec090bf_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.750     8.320    L_reg/L_1ec090bf_remainder0_carry_i_23_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.646 f  L_reg/L_1ec090bf_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.589     9.234    L_reg/L_1ec090bf_remainder0_carry_i_18_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.384 f  L_reg/L_1ec090bf_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.122    10.506    L_reg/L_1ec090bf_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.832 r  L_reg/L_1ec090bf_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.811    11.643    L_reg/L_1ec090bf_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.767 r  L_reg/L_1ec090bf_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.767    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.280 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.603 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.659    14.263    L_reg/L_1ec090bf_remainder0[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.306    14.569 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.763    15.331    L_reg/i__carry__0_i_18_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.455 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    15.925    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I3_O)        0.118    16.043 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.694    16.737    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.352    17.089 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.917    L_reg/i__carry_i_19_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.354    18.271 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.142    19.412    L_reg/i__carry_i_11_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.738 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.480    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.725 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.725    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.839    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.173 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.133    22.307    L_reg/L_1ec090bf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.610 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.496    23.106    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.230 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.986    24.216    L_reg/i__carry_i_14_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.368 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.673    25.041    L_reg/i__carry_i_25_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.367 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.982    26.349    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.473 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    27.486    L_reg/i__carry_i_13_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.638 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.340    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y7          LUT5 (Prop_lut5_I0_O)        0.326    28.666 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.666    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.216 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.216    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.330 r  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.330    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.643 f  aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.920    30.564    aseg_driver/decimal_renderer/L_1ec090bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.306    30.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.640    31.509    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.633 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    32.613    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.737 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.008    33.745    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124    33.869 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.964    34.833    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.124    34.957 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.843    37.800    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.339 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.339    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.445ns (72.145%)  route 0.558ns (27.855%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.590     1.534    butt_cond/clk
    SLICE_X5Y37          FDRE                                         r  butt_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  butt_cond/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.081     1.755    butt_cond/D_ctr_q_reg[10]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  butt_cond/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.860    butt_cond/led_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.418     2.323    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.537 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.407ns (62.217%)  route 0.855ns (37.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.553     1.497    display/clk
    SLICE_X32Y27         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.855     2.492    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.758 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.758    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.454ns (63.069%)  route 0.851ns (36.931%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X56Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.447     2.110    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.155 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.560    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.805 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.805    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.456ns (62.419%)  route 0.877ns (37.581%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X56Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.460     2.124    bseg_driver/ctr/S[0]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.585    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.833 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.833    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.492ns (63.769%)  route 0.848ns (36.231%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X56Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.460     2.124    bseg_driver/ctr/S[0]
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.043     2.167 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.554    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.839 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.839    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.479ns (62.703%)  route 0.879ns (37.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X56Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.447     2.110    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.046     2.156 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.589    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.858 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.858    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.343ns (55.509%)  route 1.076ns (44.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.555     1.499    display/clk
    SLICE_X32Y30         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.076     2.716    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.918 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.918    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.410ns (57.172%)  route 1.056ns (42.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.551     1.495    display/clk
    SLICE_X31Y26         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.056     2.692    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.961 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.409ns (56.990%)  route 1.064ns (43.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.550     1.494    display/clk
    SLICE_X32Y25         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.064     2.698    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.966 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.418ns (57.044%)  route 1.067ns (42.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.553     1.497    display/clk
    SLICE_X33Y27         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           1.067     2.705    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.982 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.982    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.669ns  (logic 1.474ns (25.999%)  route 4.195ns (74.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           4.195     5.669    butt_cond/sync/D[0]
    SLICE_X6Y37          FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.513     4.918    butt_cond/sync/clk
    SLICE_X6Y37          FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.643ns (31.548%)  route 3.565ns (68.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.689    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.394     5.208    reset_cond/M_reset_cond_in
    SLICE_X45Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.440     4.845    reset_cond/clk
    SLICE_X45Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.643ns (34.181%)  route 3.163ns (65.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.689    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.993     4.806    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.643ns (34.181%)  route 3.163ns (65.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.689    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.993     4.806    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.643ns (35.195%)  route 3.025ns (64.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.689    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.854     4.668    reset_cond/M_reset_cond_in
    SLICE_X40Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.436     4.841    reset_cond/clk
    SLICE_X40Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.641ns (36.055%)  route 2.911ns (63.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.911     4.429    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.553 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.553    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X41Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.448     4.853    cond_butt_next_play/sync/clk
    SLICE_X41Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.359ns  (logic 1.640ns (37.622%)  route 2.719ns (62.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.719     4.235    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.359    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y2          FDRE                                         r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446     4.851    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y2          FDRE                                         r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 1.624ns (40.491%)  route 2.387ns (59.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.387     3.887    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.011    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y0          FDRE                                         r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.448     4.853    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/clk
    SLICE_X29Y0          FDRE                                         r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 1.658ns (41.954%)  route 2.294ns (58.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.294     3.829    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.953 r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.953    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X15Y2          FDRE                                         r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.451     4.856    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/clk
    SLICE_X15Y2          FDRE                                         r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.565ns  (logic 1.639ns (45.961%)  route 1.926ns (54.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.926     3.441    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.565 r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.565    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.451     4.856    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/clk
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_452868576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.319ns (32.520%)  route 0.662ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.662     0.936    forLoop_idx_0_452868576[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.981 r  forLoop_idx_0_452868576[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    forLoop_idx_0_452868576[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_452868576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.865     2.055    forLoop_idx_0_452868576[0].cond_butt_dirs/sync/clk
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_452868576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_452868576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.341ns (32.565%)  route 0.707ns (67.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.707     1.003    forLoop_idx_0_452868576[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  forLoop_idx_0_452868576[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.048    forLoop_idx_0_452868576[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_452868576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.865     2.055    forLoop_idx_0_452868576[3].cond_butt_dirs/sync/clk
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_452868576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.327ns (29.343%)  route 0.787ns (70.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.787     1.070    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.115 r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.115    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     2.027    forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/clk
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1061399173[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.347ns (26.482%)  route 0.962ns (73.518%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.962     1.264    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.309    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X15Y2          FDRE                                         r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     2.027    forLoop_idx_0_452868576[2].cond_butt_dirs/sync/clk
    SLICE_X15Y2          FDRE                                         r  forLoop_idx_0_452868576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.313ns (22.938%)  route 1.051ns (77.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.051     1.319    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.364 r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.364    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y0          FDRE                                         r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    forLoop_idx_0_452868576[1].cond_butt_dirs/sync/clk
    SLICE_X29Y0          FDRE                                         r  forLoop_idx_0_452868576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.329ns (21.864%)  route 1.174ns (78.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.174     1.458    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.503 r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.503    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y2          FDRE                                         r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y2          FDRE                                         r  forLoop_idx_0_1061399173[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.331ns (20.729%)  route 1.267ns (79.271%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.215    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.260 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.338     1.598    reset_cond/M_reset_cond_in
    SLICE_X40Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.012    reset_cond/clk
    SLICE_X40Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.330ns (20.478%)  route 1.281ns (79.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.281     1.566    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.611 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.611    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X41Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    cond_butt_next_play/sync/clk
    SLICE_X41Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.331ns (20.059%)  route 1.320ns (79.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.215    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.260 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.392     1.652    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    reset_cond/clk
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.331ns (20.059%)  route 1.320ns (79.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.215    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.260 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.392     1.652    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    reset_cond/clk
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





