// Seed: 2121751184
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_4 = 1'h0;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    output logic id_6
    , id_17,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input wand id_11,
    output supply0 id_12,
    input wor id_13,
    output wor id_14,
    input tri0 id_15
);
  always @(negedge 1'b0 or posedge -1 | id_11, posedge 1'h0) id_6 <= -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
