INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:25:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 buffer27/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.641ns (18.966%)  route 2.739ns (81.033%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1265, unset)         0.508     0.508    buffer27/control/clk
    SLICE_X8Y106         FDRE                                         r  buffer27/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer27/control/outputValid_reg/Q
                         net (fo=45, routed)          0.559     1.321    buffer27/control/outputValid_reg_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.043     1.364 f  buffer27/control/i___4_i_7/O
                         net (fo=2, routed)           0.214     1.578    buffer27/control/i___4_i_7_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.043     1.621 f  buffer27/control/i___4_i_5/O
                         net (fo=3, routed)           0.219     1.840    fork24/control/generateBlocks[0].regblock/shli5_result_ready
    SLICE_X7Y106         LUT5 (Prop_lut5_I3_O)        0.043     1.883 r  fork24/control/generateBlocks[0].regblock/i___4_i_3/O
                         net (fo=3, routed)           0.270     2.153    buffer48/control/blockStopArray[0]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.043     2.196 f  buffer48/control/transmitValue_i_2__37/O
                         net (fo=6, routed)           0.177     2.373    fork20/control/generateBlocks[4].regblock/addi13_result_ready
    SLICE_X6Y107         LUT6 (Prop_lut6_I3_O)        0.043     2.416 f  fork20/control/generateBlocks[4].regblock/transmitValue_i_2__35/O
                         net (fo=7, routed)           0.308     2.723    fork14/control/generateBlocks[1].regblock/addi20_result_ready
    SLICE_X7Y108         LUT6 (Prop_lut6_I1_O)        0.043     2.766 f  fork14/control/generateBlocks[1].regblock/i___0_i_7/O
                         net (fo=1, routed)           0.301     3.067    fork12/control/generateBlocks[5].regblock/fullReg_i_3__3_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.043     3.110 r  fork12/control/generateBlocks[5].regblock/i___0_i_2/O
                         net (fo=2, routed)           0.296     3.406    fork12/control/generateBlocks[5].regblock/transmitValue_reg_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.043     3.449 f  fork12/control/generateBlocks[5].regblock/join_inputs//i___0/O
                         net (fo=1, routed)           0.090     3.539    buffer23/control/buffer24_outs_ready
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.043     3.582 r  buffer23/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.306     3.888    buffer25/E[0]
    SLICE_X4Y110         FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1265, unset)         0.483     3.683    buffer25/clk
    SLICE_X4Y110         FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X4Y110         FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 -0.434    




