<stg><name>attention</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="19" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="28" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="32" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="34" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:0  %quantized_hidden_sta = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:1  %quantized_hidden_sta_1 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:2  %quantized_hidden_sta_2 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:3  %quantized_hidden_sta_3 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:4  %q_proj_re_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="q_proj_re_0_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:5  %k_proj_re_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="k_proj_re_0_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:6  %v_proj_re_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="v_proj_re_0_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:7  %q_proj_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="q_proj_0_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:8  %k_proj_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="k_proj_0_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:9  %v_proj_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="v_proj_0_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:10  %q_embed_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="q_embed_0_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:11  %k_embed_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="k_embed_0_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:12  %k_cache_upd_V = alloca [144 x i38], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:13  %v_cache_upd_V = alloca [144 x i38], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:14  %k_proj_transposed_V = alloca [144 x i38], align 8

]]></Node>
<StgValue><ssdm name="k_proj_transposed_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:15  %attn_weights_0_V = alloca [12 x i38], align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:16  %attn_output_0 = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:17  %attn_output_2D_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:18  %quantized_final_outp = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:19  %quantized_final_outp_1 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:20  %quantized_final_outp_2 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:21  %quantized_final_outp_3 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38">
<![CDATA[
arrayctor.loop.preheader:22  call fastcc void @"rms_norm<24>"([24 x i38]* %hidden_states_0_V, [24 x i38]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:24  call fastcc void @init_2d_mem([24 x i38]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:25  call fastcc void @init_2d_mem([24 x i38]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:26  call fastcc void @init_2d_mem([24 x i38]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38">
<![CDATA[
arrayctor.loop.preheader:22  call fastcc void @"rms_norm<24>"([24 x i38]* %hidden_states_0_V, [24 x i38]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:24  call fastcc void @init_2d_mem([24 x i38]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:25  call fastcc void @init_2d_mem([24 x i38]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
arrayctor.loop.preheader:26  call fastcc void @init_2d_mem([24 x i38]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="38" op_1_bw="38" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayctor.loop.preheader:23  %scales_0_V = call fastcc i38 @quantize_activation([24 x i38]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="38" op_1_bw="38" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayctor.loop.preheader:23  %scales_0_V = call fastcc i38 @quantize_activation([24 x i38]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="38" op_11_bw="38">
<![CDATA[
arrayctor.loop.preheader:27  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @q_weights, i26 20098600)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="38" op_11_bw="38">
<![CDATA[
arrayctor.loop.preheader:27  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @q_weights, i26 20098600)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayctor.loop.preheader:28  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @k_weights, i26 19749183)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:30  call fastcc void @reshape_2D_to_3D([24 x i38]* %q_proj_re_0_V, [24 x i38]* %q_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayctor.loop.preheader:28  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @k_weights, i26 19749183)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:30  call fastcc void @reshape_2D_to_3D([24 x i38]* %q_proj_re_0_V, [24 x i38]* %q_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayctor.loop.preheader:29  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @v_weights, i26 11456976)

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:31  call fastcc void @reshape_2D_to_3D([24 x i38]* %k_proj_re_0_V, [24 x i38]* %k_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayctor.loop.preheader:29  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [144 x i8]* @v_weights, i26 11456976)

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:31  call fastcc void @reshape_2D_to_3D([24 x i38]* %k_proj_re_0_V, [24 x i38]* %k_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:32  call fastcc void @reshape_2D_to_3D([24 x i38]* %v_proj_re_0_V, [24 x i38]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="38" op_5_bw="21" op_6_bw="21" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:33  call fastcc void @apply_rotary_pos_emb([24 x i38]* %q_proj_0_V, [24 x i38]* %k_proj_0_V, [24 x i38]* %q_embed_0_V, [24 x i38]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:32  call fastcc void @reshape_2D_to_3D([24 x i38]* %v_proj_re_0_V, [24 x i38]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="38" op_5_bw="21" op_6_bw="21" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:33  call fastcc void @apply_rotary_pos_emb([24 x i38]* %q_proj_0_V, [24 x i38]* %k_proj_0_V, [24 x i38]* %q_embed_0_V, [24 x i38]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="86" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="24" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:34  call fastcc void @cache_update([144 x i38]* %k_cache_upd_V, [24 x i38]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="27" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop.preheader:35  call fastcc void @cache_update.1([144 x i38]* %v_cache_upd_V, [24 x i38]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="24" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:34  call fastcc void @cache_update([144 x i38]* %k_cache_upd_V, [24 x i38]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="27" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop.preheader:35  call fastcc void @cache_update.1([144 x i38]* %v_cache_upd_V, [24 x i38]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="90" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:36  call fastcc void @transpose_last_two_d([144 x i38]* %k_cache_upd_V, [144 x i38]* %k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="91" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:36  call fastcc void @transpose_last_two_d([144 x i38]* %k_cache_upd_V, [144 x i38]* %k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:37  call fastcc void @GEMM_3D_float.1([24 x i38]* %q_embed_0_V, [144 x i38]* %k_proj_transposed_V, [12 x i38]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="93" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:37  call fastcc void @GEMM_3D_float.1([24 x i38]* %q_embed_0_V, [144 x i38]* %k_proj_transposed_V, [12 x i38]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="94" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:38  br label %0

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="95" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i2 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln176 = icmp eq i2 %h_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %h = add i2 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln176, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
SF_LOOP_2_begin:1  %tmp_61 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %h_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
SF_LOOP_2_begin:2  %tmp_62 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="3">
<![CDATA[
SF_LOOP_2_begin:3  %zext_ln1265 = zext i3 %tmp_62 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
SF_LOOP_2_begin:4  %sub_ln1265 = sub i5 %tmp_61, %zext_ln1265

]]></Node>
<StgValue><ssdm name="sub_ln1265"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_begin:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="6" op_3_bw="7" op_4_bw="8" op_5_bw="32" op_6_bw="46" op_7_bw="50" op_8_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  call fastcc void @"softmax<1, 2, 6>"([12 x i38]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln178, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln178 = icmp eq i3 %d_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln178 = add i3 %d_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln178, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:1  %zext_ln1265_2 = zext i3 %d_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1265_2"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:2  %add_ln1265 = add i5 %sub_ln1265, %zext_ln1265_2

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:3  %sext_ln1265 = sext i5 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:4  %attn_weights_0_V_ad = getelementptr [12 x i38]* %attn_weights_0_V, i64 0, i64 %sext_ln1265

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="38" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SF_LOOP_2_end:0  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="38" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:10  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %attn_weights_0_V_lo, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:6  %shl_ln2 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %attn_weights_0_V_lo, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="117" op_0_bw="58">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:7  %sext_ln1148 = sext i58 %shl_ln2 to i117

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i117 332819845212655522, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i117 332819845212655522, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="126" st_id="24" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i117 332819845212655522, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="127" st_id="25" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i117 332819845212655522, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i117 332819845212655522, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="37" op_0_bw="37" op_1_bw="117" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:12  %tmp_91 = call i37 @_ssdm_op_PartSelect.i37.i117.i32.i32(i117 %mul_ln1148, i32 80, i32 116)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="130" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:9  %sub_ln1148 = sub i117 0, %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="37" op_0_bw="37" op_1_bw="117" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:11  %tmp_90 = call i37 @_ssdm_op_PartSelect.i37.i117.i32.i32(i117 %sub_ln1148, i32 80, i32 116)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:13  %select_ln1148 = select i1 %tmp_89, i37 %tmp_90, i37 %tmp_91

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln179"/></StgValue>
</operation>

<operation id="134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="38" op_0_bw="37">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:14  %sext_ln703 = sext i37 %select_ln1148 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="135" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:15  %sub_ln703 = sub i38 0, %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="38" op_0_bw="37">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:16  %sext_ln703_6 = sext i37 %select_ln1148 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="137" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:17  %select_ln1148_2 = select i1 %tmp_89, i38 %sub_ln703, i38 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="138" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="38" op_1_bw="4" op_2_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:18  store i38 %select_ln1148_2, i38* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="140" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="6" op_3_bw="7" op_4_bw="8" op_5_bw="32" op_6_bw="46" op_7_bw="50" op_8_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  call fastcc void @"softmax<1, 2, 6>"([12 x i38]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="141" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  call fastcc void @GEMM_3D_float([12 x i38]* %attn_weights_0_V, [144 x i38]* %v_cache_upd_V, [24 x i38]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln193"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="142" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  call fastcc void @GEMM_3D_float([12 x i38]* %attn_weights_0_V, [144 x i38]* %v_cache_upd_V, [24 x i38]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln193"/></StgValue>
</operation>

<operation id="143" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="144" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="145" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %h106_0_0 = phi i2 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln208, %ATTN_2D_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h106_0_0"/></StgValue>
</operation>

<operation id="146" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln208 = icmp eq i2 %h106_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="147" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="148" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln208 = add i2 %h106_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="149" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln208, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="150" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="2">
<![CDATA[
ATTN_2D_LOOP_2_begin:2  %trunc_ln210 = trunc i2 %h106_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="153" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:3  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln210, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="154" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="5">
<![CDATA[
ATTN_2D_LOOP_2_begin:4  %zext_ln210 = zext i5 %shl_ln to i6

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
ATTN_2D_LOOP_2_begin:5  %shl_ln210_1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln210, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln210_1"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="3">
<![CDATA[
ATTN_2D_LOOP_2_begin:6  %zext_ln210_2 = zext i3 %shl_ln210_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln210_2"/></StgValue>
</operation>

<operation id="157" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ATTN_2D_LOOP_2_begin:7  %sub_ln210 = sub i6 %zext_ln210, %zext_ln210_2

]]></Node>
<StgValue><ssdm name="sub_ln210"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:8  %tmp_63 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %h106_0_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
ATTN_2D_LOOP_2_begin:9  %tmp_64 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %h106_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:10  %zext_ln203 = zext i4 %tmp_64 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ATTN_2D_LOOP_2_begin:11  %sub_ln203 = sub i6 %tmp_63, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<24>"([24 x i38]* %attn_output_2D_0_V, [24 x i38]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:3  call fastcc void @init_2d_mem([24 x i38]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln231"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %d107_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln209, %4 ]

]]></Node>
<StgValue><ssdm name="d107_0_0"/></StgValue>
</operation>

<operation id="166" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="4">
<![CDATA[
:1  %zext_ln209 = zext i4 %d107_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="167" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln209 = icmp eq i4 %d107_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln209 = add i4 %d107_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="170" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln209, label %ATTN_2D_LOOP_2_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="171" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln210 = add i6 %zext_ln209, %sub_ln210

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="172" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln203 = add i6 %sub_ln203, %zext_ln209

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="173" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="6">
<![CDATA[
:5  %sext_ln203 = sext i6 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="174" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %attn_output_0_addr = getelementptr [24 x i38]* %attn_output_0, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="attn_output_0_addr"/></StgValue>
</operation>

<operation id="175" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="38" op_0_bw="5">
<![CDATA[
:7  %attn_output_0_load = load i38* %attn_output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_2_end:0  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str25, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="179" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
:2  %sext_ln210 = sext i6 %add_ln210 to i32

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="180" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln210_1 = zext i32 %sext_ln210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="181" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="38" op_0_bw="5">
<![CDATA[
:7  %attn_output_0_load = load i38* %attn_output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_0_V_s = getelementptr [24 x i38]* %attn_output_2D_0_V, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_s"/></StgValue>
</operation>

<operation id="183" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="38" op_1_bw="5">
<![CDATA[
:9  store i38 %attn_output_0_load, i38* %attn_output_2D_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<24>"([24 x i38]* %attn_output_2D_0_V, [24 x i38]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="186" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:3  call fastcc void @init_2d_mem([24 x i38]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln231"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="187" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="38" op_0_bw="38" op_1_bw="38" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %final_scales_0_V = call fastcc i38 @quantize_activation([24 x i38]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="188" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="38" op_0_bw="38" op_1_bw="38" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %final_scales_0_V = call fastcc i38 @quantize_activation([24 x i38]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="189" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="38" op_11_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:4  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i38]* %final_output_0_V, i38 %final_scales_0_V, [144 x i8]* @o_weights, i26 11650164)

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_end:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="191" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="38" op_6_bw="38" op_7_bw="8" op_8_bw="26" op_9_bw="0" op_10_bw="38" op_11_bw="38">
<![CDATA[
ATTN_2D_LOOP_1_end:4  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i38]* %final_output_0_V, i38 %final_scales_0_V, [144 x i8]* @o_weights, i26 11650164)

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>

<operation id="192" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln239"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
