#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n64_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n64_.out[0] (.names)                               0.261     4.659
n144.in[2] (.names)                                              1.338     5.997
n144.out[0] (.names)                                             0.261     6.258
recv_DATA[2].D[0] (.latch)                                       1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[2].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 2
Startpoint: R_INST.CLK_COUNT[3].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[3].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n63_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n63_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n62_.in[1] (.names)                                1.338     4.398
$abc$2350$new_n62_.out[0] (.names)                               0.261     4.659
n107.in[0] (.names)                                              1.338     5.997
n107.out[0] (.names)                                             0.261     6.258
R_INST.BIT_POS[2].D[0] (.latch)                                  1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 3
Startpoint: R_INST.CLK_COUNT[3].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[3].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n63_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n63_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n66_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n66_.out[0] (.names)                               0.261     4.659
n42.in[0] (.names)                                               1.338     5.997
n42.out[0] (.names)                                              0.261     6.258
R_INST.STATE[2].D[0] (.latch)                                    1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[2].clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 4
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n59_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n59_.out[0] (.names)                               0.261     4.659
n37.in[0] (.names)                                               1.338     5.997
n37.out[0] (.names)                                              0.261     6.258
R_INST.STATE[1].D[0] (.latch)                                    1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[1].clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 5
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[7].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n77_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n77_.out[0] (.names)                               0.261     4.659
n82.in[0] (.names)                                               1.338     5.997
n82.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[7].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[7].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 6
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[6].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n102_.in[1] (.names)                               1.338     4.398
$abc$2350$new_n102_.out[0] (.names)                              0.261     4.659
n77.in[1] (.names)                                               1.338     5.997
n77.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[6].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[6].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 7
Startpoint: R_INST.CLK_COUNT[5].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[5].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[5].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[5].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n58_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n58_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n93_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n93_.out[0] (.names)                               0.261     4.659
n72.in[1] (.names)                                               1.338     5.997
n72.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[5].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[5].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 8
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[9].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n79_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n79_.out[0] (.names)                               0.261     4.659
n92.in[0] (.names)                                               1.338     5.997
n92.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[9].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 9
Startpoint: R_INST.CLK_COUNT[3].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[8].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[3].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n63_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n63_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n107_.in[0] (.names)                               1.338     4.398
$abc$2350$new_n107_.out[0] (.names)                              0.261     4.659
n87.in[0] (.names)                                               1.338     5.997
n87.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[8].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[8].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 10
Startpoint: R_INST.CLK_COUNT[7].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[7].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[7].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n56_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n56_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n84_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n84_.out[0] (.names)                               0.261     4.659
n57.in[0] (.names)                                               1.338     5.997
n57.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[2].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[2].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 11
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[4].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n79_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n79_.out[0] (.names)                               0.261     4.659
n67.in[0] (.names)                                               1.338     5.997
n67.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[4].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[4].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 12
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n79_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n79_.out[0] (.names)                               0.261     4.659
n62.in[0] (.names)                                               1.338     5.997
n62.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[3].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 13
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n79_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n79_.out[0] (.names)                               0.261     4.659
n52.in[0] (.names)                                               1.338     5.997
n52.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[1].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 14
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n77_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n77_.out[0] (.names)                               0.261     4.659
n47.in[0] (.names)                                               1.338     5.997
n47.out[0] (.names)                                              0.261     6.258
R_INST.CLK_COUNT[0].D[0] (.latch)                                1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[0].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 15
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n64_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n64_.out[0] (.names)                               0.261     4.659
n148.in[2] (.names)                                              1.338     5.997
n148.out[0] (.names)                                             0.261     6.258
recv_DATA[3].D[0] (.latch)                                       1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[3].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 16
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n64_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n64_.out[0] (.names)                               0.261     4.659
n140.in[2] (.names)                                              1.338     5.997
n140.out[0] (.names)                                             0.261     6.258
recv_DATA[1].D[0] (.latch)                                       1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[1].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 17
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n64_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n64_.out[0] (.names)                               0.261     4.659
n136.in[2] (.names)                                              1.338     5.997
n136.out[0] (.names)                                             0.261     6.258
recv_DATA[0].D[0] (.latch)                                       1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[0].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 18
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n64_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n64_.out[0] (.names)                               0.261     4.659
n32.in[0] (.names)                                               1.338     5.997
n32.out[0] (.names)                                              0.261     6.258
R_INST.STATE[0].D[0] (.latch)                                    1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[0].clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 19
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : rec_done.D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n57_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n57_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n55_.in[0] (.names)                                1.338     4.398
$abc$2350$new_n55_.out[0] (.names)                               0.261     4.659
n132.in[0] (.names)                                              1.338     5.997
n132.out[0] (.names)                                             0.261     6.258
rec_done.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
rec_done.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 20
Startpoint: R_INST.CLK_COUNT[3].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[3].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n63_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n63_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n62_.in[1] (.names)                                1.338     4.398
$abc$2350$new_n62_.out[0] (.names)                               0.261     4.659
n102.in[0] (.names)                                              1.338     5.997
n102.out[0] (.names)                                             0.261     6.258
R_INST.BIT_POS[1].D[0] (.latch)                                  1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[1].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 21
Startpoint: R_INST.CLK_COUNT[3].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              1.338     1.338
R_INST.CLK_COUNT[3].Q[0] (.latch) [clock-to-output]              0.124     1.462
$abc$2350$new_n63_.in[0] (.names)                                1.338     2.800
$abc$2350$new_n63_.out[0] (.names)                               0.261     3.061
$abc$2350$new_n62_.in[1] (.names)                                1.338     4.398
$abc$2350$new_n62_.out[0] (.names)                               0.261     4.659
n97.in[1] (.names)                                               1.338     5.997
n97.out[0] (.names)                                              0.261     6.258
R_INST.BIT_POS[0].D[0] (.latch)                                  1.338     7.596
data arrival time                                                          7.596

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[0].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 22
Startpoint: R_INST.BIT_POS[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                1.338     1.338
R_INST.BIT_POS[2].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$2350$new_n113_.in[0] (.names)                               1.338     2.800
$abc$2350$new_n113_.out[0] (.names)                              0.261     3.061
n127.in[2] (.names)                                              1.338     4.398
n127.out[0] (.names)                                             0.261     4.659
R_INST.DATA_BYTE[3].D[0] (.latch)                                1.338     5.997
data arrival time                                                          5.997

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[3].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 23
Startpoint: R_INST.BIT_POS[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                1.338     1.338
R_INST.BIT_POS[2].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$2350$new_n113_.in[0] (.names)                               1.338     2.800
$abc$2350$new_n113_.out[0] (.names)                              0.261     3.061
n122.in[3] (.names)                                              1.338     4.398
n122.out[0] (.names)                                             0.261     4.659
R_INST.DATA_BYTE[2].D[0] (.latch)                                1.338     5.997
data arrival time                                                          5.997

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[2].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 24
Startpoint: R_INST.BIT_POS[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                1.338     1.338
R_INST.BIT_POS[2].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$2350$new_n113_.in[0] (.names)                               1.338     2.800
$abc$2350$new_n113_.out[0] (.names)                              0.261     3.061
n117.in[3] (.names)                                              1.338     4.398
n117.out[0] (.names)                                             0.261     4.659
R_INST.DATA_BYTE[1].D[0] (.latch)                                1.338     5.997
data arrival time                                                          5.997

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[1].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 25
Startpoint: R_INST.BIT_POS[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                1.338     1.338
R_INST.BIT_POS[2].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$2350$new_n113_.in[0] (.names)                               1.338     2.800
$abc$2350$new_n113_.out[0] (.names)                              0.261     3.061
n112.in[3] (.names)                                              1.338     4.398
n112.out[0] (.names)                                             0.261     4.659
R_INST.DATA_BYTE[0].D[0] (.latch)                                1.338     5.997
data arrival time                                                          5.997

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[0].clk[0] (.latch)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 26
Startpoint: rec_done.Q[0] (.latch clocked by i_clk)
Endpoint  : out:rec_done.outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
rec_done.clk[0] (.latch)                                         1.338     1.338
rec_done.Q[0] (.latch) [clock-to-output]                         0.124     1.462
out:rec_done.outpad[0] (.output)                                 1.338     2.800
data arrival time                                                          2.800

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 27
Startpoint: recv_DATA[3].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[3].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[3].clk[0] (.latch)                                     1.338     1.338
recv_DATA[3].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:recv_DATA[3].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 28
Startpoint: recv_DATA[2].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[2].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[2].clk[0] (.latch)                                     1.338     1.338
recv_DATA[2].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:recv_DATA[2].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 29
Startpoint: recv_DATA[1].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[1].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[1].clk[0] (.latch)                                     1.338     1.338
recv_DATA[1].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:recv_DATA[1].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 30
Startpoint: recv_DATA[0].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[0].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[0].clk[0] (.latch)                                     1.338     1.338
recv_DATA[0].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:recv_DATA[0].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#End of timing report
