{"Source Block": ["oh/elink/hdl/etx_io.v@51:61@HdlIdDef", "   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@53:63", "   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n"], ["oh/elink/hdl/ecfg_if.v@54:64", "   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   wire \t rxsel;\n"], ["oh/elink/hdl/ecfg_if.v@65:75", "   wire \t mi_en;\n   \n   //regs;\n   reg \t\t access_out;   \n   reg [31:0] \t dstaddr_reg;\n   reg [31:0] \t srcaddr_reg;\n   reg [1:0] \t datamode_reg;\n   reg [3:0] \t ctrlmode_reg;\n   reg \t\t write_reg;\n   reg \t\t readback_reg;   \n   reg [31:0] \t data_reg;\n"], ["oh/elink/hdl/ecfg_if.v@66:76", "   \n   //regs;\n   reg \t\t access_out;   \n   reg [31:0] \t dstaddr_reg;\n   reg [31:0] \t srcaddr_reg;\n   reg [1:0] \t datamode_reg;\n   reg [3:0] \t ctrlmode_reg;\n   reg \t\t write_reg;\n   reg \t\t readback_reg;   \n   reg [31:0] \t data_reg;\n   wire [31:0] \t data_out;\n"], ["oh/elink/dv/elink_e16_model.v@2184:2194", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_fifo_read;\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire\t\t\temesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"], ["oh/elink/hdl/etx_io.v@54:64", "   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n"], ["oh/elink/hdl/etx_io.v@56:66", "   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n"], ["oh/elink/hdl/ecfg_if.v@57:67", "   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   wire \t rxsel;\n   wire \t mi_en;\n   \n   //regs;\n"], ["oh/elink/hdl/etx_io.v@50:60", "   \n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n"], ["oh/elink/hdl/etx_io.v@52:62", "   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n"], ["oh/elink/hdl/etx_io.v@49:59", "   reg \t\t  tx_access_reg;\n   \n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n"], ["oh/elink/hdl/ecfg_if.v@53:63", "   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n"], ["oh/elink/hdl/etx_io.v@55:65", "   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n"]], "Diff Content": {"Delete": [[56, "   wire \t  write;\n"]], "Add": []}}