Levent Aksoy , Ece Olcay Güneş , Paulo Flores, Search algorithms for the multiple constant multiplications problem: Exact and approximate, Microprocessors & Microsystems, v.34 n.5, p.151-162, August, 2010[doi>10.1016/j.micpro.2009.10.001]
Levent Aksoy , Eduardo Costa , Paulo Flores , Jose Monteiro, Optimization Algorithms for the Multiplierless Realization of Linear Transforms, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-27, January 2012[doi>10.1145/2071356.2071359]
Aktan, M., Yurdakul, A., and Dündar, G.2008. An algorithm for the design of low-power hardware-efficient FIR filters.IEEE Trans. Circ. Syst. I, Reg. Papers55, 6, 1536--1545.
Cappello, P. and Steiglitz, K.1984. Some complexity issues in digital signal processing.IEEE Trans. Acoust., Speech, Signal Process. 32, 5, 1037--1041.
Chen, H.2009. Transformation optics in orthogonal coordinates.J. Optics A: Pure Appl. Optics 11, 7, 075102.
Dempster, A., Demirsoy, S., and Kale, I.2002. Designing multiplier blocks with low logic depth. InProceedings of the IEEE International Symposium Circuits Systems. Vol. 5. 773--776.
Dempster, A. G. and Macleod, M. D.1995. Use of minimum-adder multiplier blocks in FIR digital filters.IEEE Trans. Circ. Syst. II, Analog Digit. Signal Process. 42, 9, 569--577.
Gene F. Franklin , Michael L. Workman , Dave Powell, Digital Control of Dynamic Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
Gately, M. B., Yeary, M. B., and Tang, C.2011. Reduced-Hardware digital filter design via joint quantization and multiple constant multiplication optimization. InProceedings of the IEEE International Conference on Acoustics Speech Signal Processing. 4368--4371.
Andrea Goldsmith, Wireless Communications, Cambridge University Press, New York, NY, 2005
Gross, J. L. and Yellen, J., Eds. 2004.Handbook of Graph Theory. Discrete Mathematics and Its Applications. CRC Press.
Gustafsson, O.2007a. A difference based adder graph heuristic for multiple constant multiplication problems. InProceedings of the IEEE International Symposium on Circuits Systems. 1097--1100.
Gustafsson, O.2007b. Lower bounds for constant multiplication problems.IEEE Trans. Circ. Syst. II, Exp. Briefs54, 11, 974--978.
Intel. 2011. Intel® Xeon® processor E5405 (12M cache, 2.00 GHz, 1333 MHz FSB)with SPEC code(s) SLAP2, SLBBP. http://ark.intel.com/Product.aspx?id=33079 (Last accessed 3/11).
Johansson, K., Gustafsson, O., and Wanhammar, L.2007. Bit-level optimization of shift-and-add based FIR filters. InProceedings of the IEEE International Conference on Electronic Circuits Systems. 713--716.
Kenny Johansson , Linda S. DeBrunner , Oscar Gustafsson , Victor DeBrunner, Design of multiplierless FIR filters with an adder depth versus filter order trade-off, Proceedings of the 43rd Asilomar conference on Signals, systems and computers, November 01-04, 2009, Pacific Grove, California, USA
Kang, H.-J. and Park, I.-C.2001. FIR filter synthesis algorithms for minimizing the delay and the number of adders.IEEE Trans. Circ. Syst. II, Analog Digit. Signal Process. 48, 8, 770--777.
Maskell, D. L.2007. Design of efficient multiplierless FIR filters.IET Circ. Dev. Syst. 1, 2, 175--180.
MathWorks. 2011. Parks-McClellan optimal FIR filter design. R2011b Documentation: Signal processing toolbox. http://www.mathworks.com/help/toolbox/signal/ref/firpm.html (Last accessed 11/11).
McClellan, J., Parks, T., and Rabiner, L.1973. A computer program for designing optimum FIR linear phase digital filters.IEEE Trans. Audio Electroacoust. 21, 6, 506--526.
Mitra, S. K.2010.Digital Signal Processing: A Computer-Based Approach4th Ed. McGraw-Hill Higher Education.
Miodrag Potkonjak , Mani B. Srivastava , Anantha Chandrakasan, Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching, Proceedings of the 31st annual Design Automation Conference, p.189-194, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196343]
M. Potkonjak , M. B. Srivastava , A. P. Chandrakasan, Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.2, p.151-165, November 2006[doi>10.1109/43.486662]
Shi, D. and Yu, Y. J.2011. Design of linear phase FIR filters with high probability of achieving minimum number of adders.IEEE Trans. Circ. Syst. I, Reg. Papers 58, 1, 126--136.
J.Q. Trelewicz , T.J. Trenary, Multidimensional rational approximations with an application to linear transforms, IEEE Transactions on Signal Processing, v.52 n.5, p.1343-1351, May 2004[doi>10.1109/TSP.2004.826172]
Voronenko, Y.2009. SPIRAL multiplier block generator. http://spiral.ece.cmu.edu/mcm/gen.html (Last accessed 10/10).
Yevgen Voronenko , Markus Püschel, Multiplierless multiple constant multiplication, ACM Transactions on Algorithms (TALG), v.3 n.2, p.11-es, May 2007[doi>10.1145/1240233.1240234]
Wang, K., Chen, J., Cao, W., Wang, Y., Wang, L., and Tong, J.2011. A reconfigurable multi-transform VLSI architecture supporting video codec design.IEEE Trans. Circ. Syst. II, Exp. Briefs 58, 7, 432--436.
Fei Xu , Chip Hong Chang , Ching Chuen Jong, Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.10, p.1898-1907, October 2007[doi>10.1109/TCAD.2007.895615]
Yeary, M. B., Zhang, W., Trelewicz, J. Q., Zhai, Y., and McGuire, B.2006. Theory and implementation of a computationally efficient decimation filter for power-aware embedded systems.IEEE Trans. Instrum. Meas. 55, 5, 1839--1849.
Yli-Kaakinen, J. and Saramäki, T.2001. A systematic algorithm for the design of multiplierless FIR filters. InProceedings of the IEEE International Symposium Circuits Systems. Vol. 2. 185--188.
Yu, Y. J. and Lim, Y. C.2007. Design of linear phase FIR filters in subexpression space using mixed integer linear programming.IEEE Trans. Circ. Syst. I, Reg. Papers 54, 10, 2330--2338.
