<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/editor.md@1.5.0/css/editormd.css">
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js" integrity="sha512-894YE6QWD5I59HgZOGReFYm4dnWc1Qt5NtvYSaNcOP+u1T9qYdvdihz0PPSiiqn/+/3e7Jo4EaG7TubfWGUrMQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/editor-md/1.5.0/editormd.min.js" integrity="sha512-bbYbjE426azR7zve+4dGnNpiD7Hp+zKzvWttsxa4Uc0t2GyA6FjTHLZ+3Q5BkoUAG/TZHMzVYwFEIT58HHEANw==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>


#Mips Processor

###Summary
This project is the result of the 

**Table of Contents**

[TOCM]

[TOC]

##Single Cycle Design

###Summary

![](https://github.com/JMcGhee-CPE/JMcGhee-CPE.github.io/blob/main/assets/img/Single-Cycle-Schematic.png)

##Software Scheduled Pipelined Cycle Design

##Hardware Scheduled Pipelined Cycle Design

##Verilog Pipelined Cycle Design