

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_104_7'
================================================================
* Date:           Fri Jul 14 14:26:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_7  |       86|       86|        35|          4|          1|    14|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 4, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 38 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%iy = alloca i32 1"   --->   Operation 39 'alloca' 'iy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 41 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1_reload"   --->   Operation 42 'read' 'w_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %iy"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %w_1_reload_read, i64 %w"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc136"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%iy_1 = load i4 %iy" [fpga/kernel.cpp:104]   --->   Operation 46 'load' 'iy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln104 = icmp_eq  i4 %iy_1, i4 15" [fpga/kernel.cpp:104]   --->   Operation 49 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc136.split, void %for.end138.exitStub" [fpga/kernel.cpp:104]   --->   Operation 50 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %iy_1, i7 0" [fpga/kernel.cpp:106]   --->   Operation 51 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%or_ln106 = or i11 %shl_ln4, i11 112" [fpga/kernel.cpp:106]   --->   Operation 52 'or' 'or_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%zext_ln106_1 = zext i11 %or_ln106" [fpga/kernel.cpp:106]   --->   Operation 53 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln106 = add i64 %zext_ln106_1, i64 %v_read" [fpga/kernel.cpp:106]   --->   Operation 54 'add' 'add_ln106' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106, i32 3, i32 63" [fpga/kernel.cpp:106]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln104 = add i4 %iy_1, i4 1" [fpga/kernel.cpp:104]   --->   Operation 56 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln104 = store i4 %add_ln104, i4 %iy" [fpga/kernel.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i61 %trunc_ln" [fpga/kernel.cpp:106]   --->   Operation 58 'sext' 'sext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln106" [fpga/kernel.cpp:106]   --->   Operation 59 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 60 [8/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 60 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 61 [7/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 61 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [6/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 62 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 63 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [4/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 64 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [3/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 65 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 66 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i11 %shl_ln4" [fpga/kernel.cpp:106]   --->   Operation 67 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 68 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %zext_ln106, i64 %v_read" [fpga/kernel.cpp:106]   --->   Operation 69 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106_1, i32 3, i32 63" [fpga/kernel.cpp:106]   --->   Operation 70 'partselect' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 71 [1/1] (7.30ns)   --->   "%data = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:106]   --->   Operation 71 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i61 %trunc_ln106_1" [fpga/kernel.cpp:106]   --->   Operation 72 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i64 %gmem0, i64 %sext_ln106_1" [fpga/kernel.cpp:106]   --->   Operation 73 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (7.30ns)   --->   "%gmem0_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_4, i32 1" [fpga/kernel.cpp:106]   --->   Operation 74 'writereq' 'gmem0_addr_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 75 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (7.30ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_4, i64 %data, i8 255" [fpga/kernel.cpp:106]   --->   Operation 76 'write' 'write_ln106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 77 [5/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 77 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 78 [4/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 78 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 79 [3/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 79 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 80 [2/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 80 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 81 [1/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 81 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%or_ln107 = or i11 %shl_ln4, i11 8" [fpga/kernel.cpp:107]   --->   Operation 82 'or' 'or_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%zext_ln107 = zext i11 %or_ln107" [fpga/kernel.cpp:107]   --->   Operation 83 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln107 = add i64 %zext_ln107, i64 %v_read" [fpga/kernel.cpp:107]   --->   Operation 84 'add' 'add_ln107' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107, i32 3, i32 63" [fpga/kernel.cpp:107]   --->   Operation 85 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i61 %trunc_ln1" [fpga/kernel.cpp:107]   --->   Operation 86 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i64 %gmem0, i64 %sext_ln107" [fpga/kernel.cpp:107]   --->   Operation 87 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [8/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 88 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 89 [7/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 89 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 90 [6/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 90 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 91 [5/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 91 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 92 [4/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 92 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 93 [3/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 93 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 94 [2/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 94 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 95 [1/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 95 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%or_ln107_1 = or i11 %shl_ln4, i11 120" [fpga/kernel.cpp:107]   --->   Operation 96 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%zext_ln107_1 = zext i11 %or_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 97 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln107_1 = add i64 %zext_ln107_1, i64 %v_read" [fpga/kernel.cpp:107]   --->   Operation 98 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107_1, i32 3, i32 63" [fpga/kernel.cpp:107]   --->   Operation 99 'partselect' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 100 [1/1] (7.30ns)   --->   "%data_2 = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_5" [fpga/kernel.cpp:107]   --->   Operation 100 'read' 'data_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i61 %trunc_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 101 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i64 %gmem0, i64 %sext_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 102 'getelementptr' 'gmem0_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (7.30ns)   --->   "%gmem0_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_6, i32 1" [fpga/kernel.cpp:107]   --->   Operation 103 'writereq' 'gmem0_addr_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln508_2 = trunc i64 %data_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 104 'trunc' 'trunc_ln508_2' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_6, i64 %data_2, i8 255" [fpga/kernel.cpp:107]   --->   Operation 105 'write' 'write_ln107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 106 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 107 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 108 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln526_2 = bitcast i64 %t_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 109 'bitcast' 'bitcast_ln526_2' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 110 '%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2'
ST_26 : Operation 110 [5/5] (4.34ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 110 'dadd' 'add5' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 111 [5/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 111 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 112 [4/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 112 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 113 [4/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 113 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 114 [3/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 114 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 115 [3/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 115 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 116 [2/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 116 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 117 [2/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 117 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 118 [1/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 118 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%w_load_2 = load i64 %w" [fpga/kernel.cpp:108]   --->   Operation 119 'load' 'w_load_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 120 [1/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 120 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : [1/1] (0.72ns)   --->   Input mux for Operation 121 '%w_3 = dadd i64 %w_load_2, i64 %add5'
ST_31 : Operation 121 [5/5] (4.34ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 121 'dadd' 'w_3' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 130 'load' 'w_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_5_out, i64 %w_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.06>
ST_32 : Operation 122 [4/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 122 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.06>
ST_33 : Operation 123 [3/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 123 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.06>
ST_34 : Operation 124 [2/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 124 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.49>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [fpga/kernel.cpp:86]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fpga/kernel.cpp:104]   --->   Operation 126 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 127 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln104 = store i64 %w_3, i64 %w" [fpga/kernel.cpp:104]   --->   Operation 128 'store' 'store_ln104' <Predicate = true> <Delay = 0.42>
ST_35 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc136" [fpga/kernel.cpp:104]   --->   Operation 129 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('iy') [6]  (0.000 ns)
	'load' operation ('iy', fpga/kernel.cpp:104) on local variable 'iy' [14]  (0.000 ns)
	'add' operation ('add_ln104', fpga/kernel.cpp:104) [65]  (0.797 ns)
	'store' operation ('store_ln104', fpga/kernel.cpp:104) of variable 'add_ln104', fpga/kernel.cpp:104 on local variable 'iy' [66]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', fpga/kernel.cpp:106) [30]  (0.000 ns)
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_8_req', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [31]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('data', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [32]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln106', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [38]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_10_resp', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [39]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_10_resp', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [39]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_10_resp', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [39]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_10_resp', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [39]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_10_resp', fpga/kernel.cpp:106) on port 'gmem0' (fpga/kernel.cpp:106) [39]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_5', fpga/kernel.cpp:107) [45]  (0.000 ns)
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_9_req', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [46]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('data', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [47]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln107', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [55]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_12_resp', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [56]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_12_resp', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [56]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_12_resp', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [56]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_12_resp', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [56]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_12_resp', fpga/kernel.cpp:107) on port 'gmem0' (fpga/kernel.cpp:107) [56]  (7.300 ns)

 <State 32>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:108) [64]  (5.069 ns)

 <State 33>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:108) [64]  (5.069 ns)

 <State 34>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:108) [64]  (5.069 ns)

 <State 35>: 5.496ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:108) [64]  (5.069 ns)
	'store' operation ('store_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' [67]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
