Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Oct  8 16:05:35 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                Path #1                                                                                |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                |
| Path Delay                | 5.372                                                                                                                                                                 |
| Logic Delay               | 1.627(31%)                                                                                                                                                            |
| Net Delay                 | 3.745(69%)                                                                                                                                                            |
| Clock Skew                | -0.012                                                                                                                                                                |
| Slack                     | 4.502                                                                                                                                                                 |
| Clock Uncertainty         | 0.035                                                                                                                                                                 |
| Clock Relationship        | Safely Timed                                                                                                                                                          |
| Clock Delay Group         | Same Clock                                                                                                                                                            |
| Logic Levels              | 16                                                                                                                                                                    |
| Routes                    | NA                                                                                                                                                                    |
| Logical Path              | FDRE/C-(17)-LUT4-(1)-LUT5-(13)-LUT6-(4)-LUT5-(5)-LUT5-(8)-LUT6-(12)-LUT6-(4)-LUT6-(7)-LUT1-(1)-CARRY8-LUT6-(2)-LUT4-(1)-LUT6-(3)-LUT4-(2)-LUT2-(35)-LUT3-(34)-FDRE/CE |
| Start Point Clock         | ap_clk                                                                                                                                                                |
| End Point Clock           | ap_clk                                                                                                                                                                |
| DSP Block                 | None                                                                                                                                                                  |
| RAM Registers             | None-None                                                                                                                                                             |
| IO Crossings              | 0                                                                                                                                                                     |
| SLR Crossings             | 0                                                                                                                                                                     |
| PBlocks                   | 0                                                                                                                                                                     |
| High Fanout               | 35                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                     |
| Mark Debug                | 0                                                                                                                                                                     |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/CE                                                                                                                                                               |
| Start Point Pin           | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628_reg[14]/C                                                                       |
| End Point Pin             | max_exp_2_fu_94_reg[0]/CE                                                                                                                                             |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+
| End Point Clock | Requirement |  9 | 10 | 11 | 12 |  13 |  14 |  15 |  16 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+
| ap_clk          | 10.000ns    | 15 | 45 | 88 | 19 | 154 | 136 | 123 | 420 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


