# RISCV-Pipeline-Project

## TODO
1. mem stage Áî®Â§™Â§öÊù±Ë•øÔºåcritical pathÊúÉËÆäÂ§ßÔºåÁßªÂà∞wb stageÔºü(write regÊúÉËÆäcomb)
2. Icache, DcacheÂàÜÈñãÂØ´
3. Memory pre-fetch
4. cache write buffer (useless)
5. ICACHE ÊääwriteÈÉ®ÂàÜÂà™Êéâ
6. K-map ÂåñÁ∞° !test[1] & test[0]
8. cache Êúâ‰πòÊ≥ïÈÉ®ÂàÜÔºåÁî®muxÊîπÊéâ„ÄÇ([proc_addr[1:0]*32+31 -: 32];
9. L2 cache
10. BrPred

## TO-ASK
1. DcacheÂà™Èô§write backÈÉ®ÂàÜ
2. Dcache‰∏ÄÈñãÂßãÊääË≥áÊñôÂÖàÂÖ®Áµ¶0
3. Áî®‰∏çÂà∞ÁöÑÊåá‰ª§Ôºåe.g. >>>

## Usuage 
Copy content in the files below into CHIP.v, and run ...
1. $ncverilog Final_tb.v CHIP.v slow_memory.v +define+hasHazard +access+r
2. $ncverilog Final_tb.v CHIP.v slow_memory.v +define+BrPred +access+r
3. $ncverilog Final_tb.v CHIP.v slow_memory.v +define+compression +access+r 

## BaseLine
  CHIP_hasHazard.v
  
## Extension:

* BrPred:
  1. 2-bits predictor: CHIP_Bred.v
  2. 2-bits predictor(Â∞èÊîπÔºâ:  CHIP_Bred_comp2.v 
  3. without prediction: CHIP_Bred_comp1.v (from baseline)

* Compress: 
  CHIP_compress.v

* L2_cache:
  X

## file discription: üòé
* 
