/*
########################################################################
# This file is part of the toolchain for WRAMP assembly
#
# Copyright (C) 2019 The University of Waikato, Hamilton, New Zealand.
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <https://www.gnu.org/licenses/>.
########################################################################
*/

#include <iostream>
#include <iomanip>
#include <string.h>

#include "instructions.h"

using namespace std;

insn_type insn_table[] = {
	// Arithmetic instructions
	{"add", "d,s,t", 0x0, 0x0, R_TYPE},
	{"addi", "d,s,i", 0x1, 0x0, I_TYPE},
	{"addu", "d,s,t", 0x0, 0x1, R_TYPE},
	{"addui", "d,s,i", 0x1, 0x1, I_TYPE},

	{"sub", "d,s,t", 0x0, 0x2, R_TYPE},
	{"subi", "d,s,i", 0x1, 0x2, I_TYPE},
	{"subu", "d,s,t", 0x0, 0x3, R_TYPE},
	{"subui", "d,s,i", 0x1, 0x3, I_TYPE},

	{"mult", "d,s,t", 0x0, 0x4, R_TYPE},
	{"multi", "d,s,i", 0x1, 0x4, I_TYPE},
	{"multu", "d,s,t", 0x0, 0x5, R_TYPE},
	{"multui", "d,s,i", 0x1, 0x5, I_TYPE},

	{"div", "d,s,t", 0x0, 0x6, R_TYPE},
	{"divi", "d,s,i", 0x1, 0x6, I_TYPE},
	{"divu", "d,s,t", 0x0, 0x7, R_TYPE},
	{"divui", "d,s,i", 0x1, 0x7, I_TYPE},

	{"rem", "d,s,t", 0x0, 0x8, R_TYPE},
	{"remi", "d,s,i", 0x1, 0x8, I_TYPE},
	{"remu", "d,s,t", 0x0, 0x9, R_TYPE},
	{"remui", "d,s,i", 0x1, 0x9, I_TYPE},

	{"lhi", "d,i", 0x3, 0xe, I_TYPE},
	{"la", "d,j", 0xc, 0x0, J_TYPE},

	// Bitwise instructions
	{"and", "d,s,t", 0x0, 0xb, R_TYPE},
	{"andi", "d,s,i", 0x1, 0xb, I_TYPE},

	{"or", "d,s,t", 0x0, 0xd, R_TYPE},
	{"ori", "d,s,i", 0x1, 0xd, I_TYPE},

	{"xor", "d,s,t", 0x0, 0xf, R_TYPE},
	{"xori", "d,s,i", 0x1, 0xf, I_TYPE},

	{"sll", "d,s,t", 0x0, 0xa, R_TYPE},
	{"slli", "d,s,i", 0x1, 0xa, I_TYPE},

	{"srl", "d,s,t", 0x0, 0xc, R_TYPE},
	{"srli", "d,s,i", 0x1, 0xc, I_TYPE},

	{"sra", "d,s,t", 0x0, 0xe, R_TYPE},
	{"srai", "d,s,i", 0x1, 0xe, I_TYPE},

	// Test instructions
	{"slt", "d,s,t", 0x2, 0x0, R_TYPE},
	{"slti", "d,s,i", 0x3, 0x0, I_TYPE},
	{"sltu", "d,s,t", 0x2, 0x1, R_TYPE},
	{"sltui", "d,s,i", 0x3, 0x1, I_TYPE},

	{"sgt", "d,s,t", 0x2, 0x2, R_TYPE},
	{"sgti", "d,s,i", 0x3, 0x2, I_TYPE},
	{"sgtu", "d,s,t", 0x2, 0x3, R_TYPE},
	{"sgtui", "d,s,i", 0x3, 0x3, I_TYPE},

	{"sle", "d,s,t", 0x2, 0x4, R_TYPE},
	{"slei", "d,s,i", 0x3, 0x4, I_TYPE},
	{"sleu", "d,s,t", 0x2, 0x5, R_TYPE},
	{"sleui", "d,s,i", 0x3, 0x5, I_TYPE},

	{"sge", "d,s,t", 0x2, 0x6, R_TYPE},
	{"sgei", "d,s,i", 0x3, 0x6, I_TYPE},
	{"sgeu", "d,s,t", 0x2, 0x7, R_TYPE},
	{"sgeui", "d,s,i", 0x3, 0x7, I_TYPE},

	{"seq", "d,s,t", 0x2, 0x8, R_TYPE},
	{"seqi", "d,s,i", 0x3, 0x8, I_TYPE},
	{"sequ", "d,s,t", 0x2, 0x9, R_TYPE},
	{"sequi", "d,s,i", 0x3, 0x9, I_TYPE},

	{"sne", "d,s,t", 0x2, 0xa, R_TYPE},
	{"snei", "d,s,i", 0x3, 0xa, I_TYPE},
	{"sneu", "d,s,t", 0x2, 0xb, R_TYPE},
	{"sneui", "d,s,i", 0x3, 0xb, I_TYPE},

	// Branch instructions
	{"j", "j", 0x4, 0x0, J_TYPE},
	{"jr", "s", 0x5, 0x0, J_TYPE},
	{"jal", "j", 0x6, 0x0, J_TYPE},
	{"jalr", "s", 0x7, 0x0, J_TYPE},
	{"beqz", "s,b", 0xa, 0x0, J_TYPE},
	{"bnez", "s,b", 0xb, 0x0, J_TYPE},

	// Memory instructions
	{"lw", "d,o(s)", 0x8, 0x0, J_TYPE},
	{"sw", "d,o(s)", 0x9, 0x0, J_TYPE},

	// Special instructions
	{"movgs", "D,s", 0x3, 0xc, I_TYPE},
	{"movsg", "d,S", 0x3, 0xd, I_TYPE},
	{"break", "", 0x2, 0xc, I_TYPE},
	{"syscall", "", 0x2, 0xd, I_TYPE},
	{"rfe", "", 0x2, 0xe, I_TYPE},

	{".word", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".ascii", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".asciiz", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".space", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".equ", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".global", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".debug", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".extern", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".data", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".text", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".bss", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".frame", NULL, 0xfff, 0xfff, DIRECTIVE},
	{".mask", NULL, 0xfff, 0xfff, DIRECTIVE},
	{NULL, NULL, 0, 0, OTHER}};

// GPR table
char *GPR_name[] = {
	"$0", "$1", "$2", "$3",
	"$4", "$5", "$6", "$7",
	"$8", "$9", "$10", "$11",
	"$12", "$13", "$sp", "$ra"};

// SPR table
char *SPR_name[] = {
	"$spr0", "$spr1", "$spr2", "$spr3",
	"$cctrl", "$estat", "$icount", "$ccount",
	"$evec", "$ear", "$esp", "$ers",
	"$ptable", "$rbase", "$spr14", "$spr15"};

void disassemble(unsigned int insn_address, unsigned int instruction)
{
	// First we scan through to find the mnemonic
	unsigned int OPCode = (instruction >> 28) & 0xf;
	unsigned int func = (instruction >> 16) & 0xf;
	unsigned int Rd = (instruction >> 24) & 0xf;
	unsigned int Rs = (instruction >> 20) & 0xf;
	unsigned int Rt = (instruction & 0xf);
	unsigned int immediate = instruction & 0xffff;
	//  int signed_immediate = ((immediate & 0x8000) ? (0xffff0000 | immediate) : immediate);
	unsigned int address = instruction & 0xfffff;
	int signed_address = ((address & 0x80000) ? (0xfff00000 | address) : address);

	int insn_num = 0;

	// Here we look up the mnemonic in our table.
	while (insn_table[insn_num].mnemonic != NULL)
	{
		if (insn_table[insn_num].OPCode == OPCode && (insn_table[insn_num].type == J_TYPE || insn_table[insn_num].func == func))
			break; // We have a match
		insn_num++;
	}

	// If we couldn't match an instruction
	if (insn_table[insn_num].mnemonic == NULL)
	{
		cout << "???";
		return;
	}

	// Output the mnemonic
	cout << insn_table[insn_num].mnemonic << "\t";

	// Now the parameters

	// Scan through the operand format string
	for (int i = 0; (unsigned int)i < strlen(insn_table[insn_num].operands); i++)
	{
		switch (insn_table[insn_num].operands[i])
		{
		case 'd':
			cout << GPR_name[Rd];
			break;
		case 's':
			cout << GPR_name[Rs];
			break;
		case 'D':
			cout << SPR_name[Rd];
			break;
		case 'S':
			cout << SPR_name[Rs];
			break;
		case 't':
			cout << GPR_name[Rt];
			break;
		case 'o': // Twenty bit offset
			if (address == 0)
				cout << '0';
			else if (Rs != 0)
			{
				cout << signed_address;
			}
			else
				cout << "0x" << setw(5) << setfill('0') << hex << address;
			break;
		case 'b':
			cout << "0x" << setw(5) << setfill('0') << hex << (((unsigned)((signed int)insn_address + signed_address) & 0xfffff) + 1);
			break;
		case 'i': // 16 bit immediate value
			// We should check if the instruction sign extends or not, and if it does then
			// We should print a signed integer
			cout << "0x" << setw(4) << setfill('0') << hex << immediate;
			break;
		case 'j':
			cout << "0x" << setw(5) << setfill('0') << hex << address;
			break;
		default:
			cout << insn_table[insn_num].operands[i];
		}
	}
}

void disassemble_view(unsigned int insn_address, unsigned int instruction, char *label_name)
{
	// First we scan through to find the mnemonic
	unsigned int OPCode = (instruction >> 28) & 0xf;
	unsigned int func = (instruction >> 16) & 0xf;
	unsigned int Rd = (instruction >> 24) & 0xf;
	unsigned int Rs = (instruction >> 20) & 0xf;
	unsigned int Rt = (instruction & 0xf);
	unsigned int immediate = instruction & 0xffff;
	//  int signed_immediate = ((immediate & 0x8000) ? (0xffff0000 | immediate) : immediate);
	unsigned int address = instruction & 0xfffff;

	int insn_num = 0;

	// Here we look up the mnemonic in our table.
	while (insn_table[insn_num].mnemonic != NULL)
	{
		if (insn_table[insn_num].OPCode == OPCode && (insn_table[insn_num].type == J_TYPE || insn_table[insn_num].func == func))
			break; // We have a match
		insn_num++;
	}

	// If we couldn't match an instruction
	if (insn_table[insn_num].mnemonic == NULL)
	{
		cout << "???";
		return;
	}

	// Output the mnemonic
	cout << insn_table[insn_num].mnemonic << "\t";

	// Now the parameters

	// Scan through the operand format string
	for (int i = 0; (unsigned int)i < strlen(insn_table[insn_num].operands); i++)
	{
		switch (insn_table[insn_num].operands[i])
		{
		case 'd':
			cout << GPR_name[Rd];
			break;
		case 's':
			cout << GPR_name[Rs];
			break;
		case 'D':
			cout << SPR_name[Rd];
			break;
		case 'S':
			cout << SPR_name[Rs];
			break;
		case 't':
			cout << GPR_name[Rt];
			break;
		case 'o': // Twenty bit offset
			if (label_name == NULL){
				cout << "0x" << setw(5) << setfill('0') << hex << address;
			}
			else
				cout << " " << label_name;
			break;
		case 'b':
			if (label_name == NULL){
				cout << "0x" << setw(5) << setfill('0') << hex << address;
			}
			else
				cout << " " << label_name;
			break;
		case 'i': // 16 bit immediate value
			// We should check if the instruction sign extends or not, and if it does then
			// We should print a signed integer
			cout << "0x" << setw(4) << setfill('0') << hex << immediate;
			break;
		case 'j':
			if (label_name == NULL){
				cout << "0x" << setw(5) << setfill('0') << hex << address;
			}
			else
				cout << " " << label_name;
			break;
		default:
			cout << insn_table[insn_num].operands[i];
		}
	}
}