Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/AMDXilinx/VitisVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d80b92f75dc5417fba5bfed9cd6dfbf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ACC1
Compiling module xil_defaultlib.GAMMA
Compiling module xil_defaultlib.interl
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
