// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/01/2025 15:53:19"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Encoder (
	A_t,
	A_f,
	B_t,
	B_f,
	C_t,
	C_f,
	D_t,
	D_f,
	out0_t,
	out0_f,
	out1_t,
	out1_f,
	out2_t,
	out2_f,
	out3_t,
	out3_f,
	out4_t,
	out4_f,
	out5_t,
	out5_f,
	out6_t,
	out6_f);
input 	A_t;
input 	A_f;
input 	B_t;
input 	B_f;
input 	C_t;
input 	C_f;
input 	D_t;
input 	D_f;
output 	out0_t;
output 	out0_f;
output 	out1_t;
output 	out1_f;
output 	out2_t;
output 	out2_f;
output 	out3_t;
output 	out3_f;
output 	out4_t;
output 	out4_f;
output 	out5_t;
output 	out5_f;
output 	out6_t;
output 	out6_f;

// Design Ports Information
// out0_t	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0_f	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1_t	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1_f	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2_t	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2_f	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3_t	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3_f	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4_t	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4_f	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5_t	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5_f	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out6_t	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out6_f	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_t	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_f	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C_f	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_t	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_f	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C_t	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_f	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_t	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \OR0|G0|out~0_combout ;
wire \OR1|G1|comb~0_combout ;
wire \OR1|G1|comb~1_combout ;
wire \OR1|G1|out~1_combout ;
wire \OR1|G0|out~0_combout ;
wire \OR2|G0|out~0_combout ;
wire \SS0|Gout10|G1|out~1_combout ;
wire \SS0|Gout10|G0|out~0_combout ;
wire \SS0|Gout20|G1|out~1_combout ;
wire \SS0|Gout20|G0|out~0_combout ;
wire \MUX0|g2|G0|out~0_combout ;
wire \And0|G0|out~0_combout ;
wire \And1|G0|out~0_combout ;
wire \And0|G1|comb~0_combout ;
wire \And1|G1|out~1_combout ;
wire \And0|G1|out~1_combout ;
wire \And2|G0|out~0_combout ;
wire \And3|G0|out~0_combout ;
wire \And0|G1|comb~1_combout ;
wire \And4|G1|out~0_combout ;
wire \And2|G1|out~1_combout ;
wire \And3|G1|out~1_combout ;
wire \And4|G0|out~0_combout ;
wire \And5|G0|out~0_combout ;
wire \And4|G1|comb~0_combout ;
wire \And5|G1|out~1_combout ;
wire \And4|G1|out~2_combout ;
wire \MUX0|g2|G1|out~1_combout ;
wire \OR2|G1|out~1_combout ;
wire \OR0|G1|out~1_combout ;
wire \C_f~input_o ;
wire \D_t~input_o ;
wire \D_f~input_o ;
wire \C_t~input_o ;
wire \B_f~input_o ;
wire \B_t~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \A_t~input_o ;
wire \A_f~input_o ;


THDR_AND_16 And0(
	.out(\And0|G0|out~0_combout ),
	.comb(\And0|G1|comb~0_combout ),
	.out1(\And0|G1|out~1_combout ),
	.comb1(\And0|G1|comb~1_combout ),
	.C_f(\C_f~input_o ),
	.D_t(\D_t~input_o ),
	.D_f(\D_f~input_o ),
	.C_t(\C_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_17 And1(
	.out(\And1|G0|out~0_combout ),
	.comb(\And0|G1|comb~0_combout ),
	.out1(\And1|G1|out~1_combout ),
	.C_f(\C_f~input_o ),
	.D_t(\D_t~input_o ),
	.D_f(\D_f~input_o ),
	.C_t(\C_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_20 And4(
	.out(\And4|G1|out~0_combout ),
	.out1(\And4|G0|out~0_combout ),
	.comb(\And4|G1|comb~0_combout ),
	.out2(\And4|G1|out~2_combout ),
	.A_t(\A_t~input_o ),
	.A_f(\A_f~input_o ),
	.B_f(\B_f~input_o ),
	.B_t(\B_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_19 And3(
	.out(\And3|G0|out~0_combout ),
	.comb(\And0|G1|comb~1_combout ),
	.out1(\And4|G1|out~0_combout ),
	.out2(\And3|G1|out~1_combout ),
	.C_f(\C_f~input_o ),
	.C_t(\C_t~input_o ),
	.B_f(\B_f~input_o ),
	.B_t(\B_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_9 OR1(
	.comb(\OR1|G1|comb~0_combout ),
	.comb1(\OR1|G1|comb~1_combout ),
	.out(\OR1|G1|out~1_combout ),
	.out1(\OR1|G0|out~0_combout ),
	.out2(\And2|G0|out~0_combout ),
	.out3(\And3|G0|out~0_combout ),
	.out4(\And2|G1|out~1_combout ),
	.out5(\And3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_8 OR0(
	.out(\OR0|G0|out~0_combout ),
	.out1(\And0|G0|out~0_combout ),
	.out2(\And1|G0|out~0_combout ),
	.out3(\And1|G1|out~1_combout ),
	.out4(\And0|G1|out~1_combout ),
	.out5(\OR0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_18 And2(
	.out(\And2|G0|out~0_combout ),
	.comb(\And0|G1|comb~1_combout ),
	.out1(\And4|G1|out~0_combout ),
	.out2(\And2|G1|out~1_combout ),
	.C_f(\C_f~input_o ),
	.C_t(\C_t~input_o ),
	.B_f(\B_f~input_o ),
	.B_t(\B_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_10 OR2(
	.out(\OR2|G0|out~0_combout ),
	.out1(\And4|G0|out~0_combout ),
	.out2(\And5|G0|out~0_combout ),
	.out3(\And5|G1|out~1_combout ),
	.out4(\And4|G1|out~2_combout ),
	.out5(\OR2|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub SS0(
	.comb(\OR1|G1|comb~0_combout ),
	.comb1(\OR1|G1|comb~1_combout ),
	.out(\SS0|Gout10|G1|out~1_combout ),
	.out1(\SS0|Gout10|G0|out~0_combout ),
	.out2(\SS0|Gout20|G1|out~1_combout ),
	.out3(\SS0|Gout20|G0|out~0_combout ),
	.out4(\And2|G0|out~0_combout ),
	.out5(\And3|G0|out~0_combout ),
	.out6(\And4|G1|out~0_combout ),
	.out7(\And2|G1|out~1_combout ),
	.out8(\And3|G1|out~1_combout ),
	.comb2(\And4|G1|comb~0_combout ),
	.A_t(\A_t~input_o ),
	.A_f(\A_f~input_o ),
	.B_f(\B_f~input_o ),
	.B_t(\B_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_21 And5(
	.out(\And4|G1|out~0_combout ),
	.out1(\And5|G0|out~0_combout ),
	.comb(\And4|G1|comb~0_combout ),
	.out2(\And5|G1|out~1_combout ),
	.A_t(\A_t~input_o ),
	.A_f(\A_f~input_o ),
	.B_f(\B_f~input_o ),
	.B_t(\B_t~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL MUX0(
	.out(\SS0|Gout10|G1|out~1_combout ),
	.out1(\SS0|Gout10|G0|out~0_combout ),
	.out2(\SS0|Gout20|G1|out~1_combout ),
	.out3(\SS0|Gout20|G0|out~0_combout ),
	.out4(\MUX0|g2|G0|out~0_combout ),
	.out5(\And0|G0|out~0_combout ),
	.out6(\And0|G1|out~1_combout ),
	.out7(\MUX0|g2|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \C_f~input (
	.i(C_f),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C_f~input_o ));
// synopsys translate_off
defparam \C_f~input .bus_hold = "false";
defparam \C_f~input .listen_to_nsleep_signal = "false";
defparam \C_f~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \D_t~input (
	.i(D_t),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D_t~input_o ));
// synopsys translate_off
defparam \D_t~input .bus_hold = "false";
defparam \D_t~input .listen_to_nsleep_signal = "false";
defparam \D_t~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \D_f~input (
	.i(D_f),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D_f~input_o ));
// synopsys translate_off
defparam \D_f~input .bus_hold = "false";
defparam \D_f~input .listen_to_nsleep_signal = "false";
defparam \D_f~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \C_t~input (
	.i(C_t),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C_t~input_o ));
// synopsys translate_off
defparam \C_t~input .bus_hold = "false";
defparam \C_t~input .listen_to_nsleep_signal = "false";
defparam \C_t~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N15
fiftyfivenm_io_ibuf \B_f~input (
	.i(B_f),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B_f~input_o ));
// synopsys translate_off
defparam \B_f~input .bus_hold = "false";
defparam \B_f~input .listen_to_nsleep_signal = "false";
defparam \B_f~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \B_t~input (
	.i(B_t),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B_t~input_o ));
// synopsys translate_off
defparam \B_t~input .bus_hold = "false";
defparam \B_t~input .listen_to_nsleep_signal = "false";
defparam \B_t~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \out0_t~output (
	.i(\OR0|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0_t),
	.obar());
// synopsys translate_off
defparam \out0_t~output .bus_hold = "false";
defparam \out0_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \out0_f~output (
	.i(\OR0|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0_f),
	.obar());
// synopsys translate_off
defparam \out0_f~output .bus_hold = "false";
defparam \out0_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \out1_t~output (
	.i(\OR1|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1_t),
	.obar());
// synopsys translate_off
defparam \out1_t~output .bus_hold = "false";
defparam \out1_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \out1_f~output (
	.i(\OR1|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1_f),
	.obar());
// synopsys translate_off
defparam \out1_f~output .bus_hold = "false";
defparam \out1_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \out2_t~output (
	.i(\OR2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2_t),
	.obar());
// synopsys translate_off
defparam \out2_t~output .bus_hold = "false";
defparam \out2_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \out2_f~output (
	.i(\OR2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2_f),
	.obar());
// synopsys translate_off
defparam \out2_f~output .bus_hold = "false";
defparam \out2_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \out3_t~output (
	.i(\A_t~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3_t),
	.obar());
// synopsys translate_off
defparam \out3_t~output .bus_hold = "false";
defparam \out3_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \out3_f~output (
	.i(\A_f~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3_f),
	.obar());
// synopsys translate_off
defparam \out3_f~output .bus_hold = "false";
defparam \out3_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \out4_t~output (
	.i(\SS0|Gout10|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4_t),
	.obar());
// synopsys translate_off
defparam \out4_t~output .bus_hold = "false";
defparam \out4_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \out4_f~output (
	.i(\SS0|Gout10|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4_f),
	.obar());
// synopsys translate_off
defparam \out4_f~output .bus_hold = "false";
defparam \out4_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \out5_t~output (
	.i(\SS0|Gout20|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out5_t),
	.obar());
// synopsys translate_off
defparam \out5_t~output .bus_hold = "false";
defparam \out5_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \out5_f~output (
	.i(\SS0|Gout20|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out5_f),
	.obar());
// synopsys translate_off
defparam \out5_f~output .bus_hold = "false";
defparam \out5_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \out6_t~output (
	.i(\MUX0|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out6_t),
	.obar());
// synopsys translate_off
defparam \out6_t~output .bus_hold = "false";
defparam \out6_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \out6_f~output (
	.i(\MUX0|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out6_f),
	.obar());
// synopsys translate_off
defparam \out6_f~output .bus_hold = "false";
defparam \out6_f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \A_t~input (
	.i(A_t),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A_t~input_o ));
// synopsys translate_off
defparam \A_t~input .bus_hold = "false";
defparam \A_t~input .listen_to_nsleep_signal = "false";
defparam \A_t~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \A_f~input (
	.i(A_f),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A_f~input_o ));
// synopsys translate_off
defparam \A_f~input .bus_hold = "false";
defparam \A_f~input .listen_to_nsleep_signal = "false";
defparam \A_f~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule

module Full_sum_sub (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	out8,
	comb2,
	A_t,
	A_f,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
output 	out2;
output 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	out8;
input 	comb2;
input 	A_t;
input 	A_f;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout19|G1|out~1_combout ;
wire \Gout17|G1|out~1_combout ;
wire \Gout17|G0|out~0_combout ;
wire \Gout19|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout18|G1|out~1_combout ;
wire \Gout16|G1|out~1_combout ;
wire \Gout16|G0|out~0_combout ;
wire \Gout18|G0|out~0_combout ;
wire \Gout11|G0|out~0_combout ;
wire \Gout13|G0|out~0_combout ;
wire \Gout11|G1|out~1_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~1_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout14|G0|out~0_combout ;
wire \Gout15|G1|out~1_combout ;
wire \Gout15|G0|out~0_combout ;
wire \Gout14|G1|out~1_combout ;
wire \Gout12|G0|out~0_combout ;
wire \Gout12|G1|out~1_combout ;
wire \Gout13|G1|out~1_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout7|G1|out~1_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_1 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(\Gout0|G0|out~0_combout ),
	.out2(\Gout0|G1|out~1_combout ),
	.out3(\Gout1|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND Gout0(
	.comb(comb),
	.comb1(comb1),
	.out(out4),
	.out1(out5),
	.out2(out7),
	.out3(out8),
	.out4(\Gout0|G0|out~0_combout ),
	.out5(\Gout0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_8 Gout2(
	.comb(comb),
	.comb1(comb1),
	.out(out4),
	.out1(out5),
	.out2(out7),
	.out3(out8),
	.out4(\Gout2|G1|out~1_combout ),
	.out5(\Gout2|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_13 Gout7(
	.out(\Gout7|G0|out~0_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.out2(\Gout6|G1|out~1_combout ),
	.out3(\Gout7|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_10 Gout4(
	.comb(comb),
	.out(out4),
	.out1(out6),
	.out2(out7),
	.out3(\Gout4|G0|out~0_combout ),
	.out4(\Gout4|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_11 Gout5(
	.out(out5),
	.out1(out8),
	.out2(\Gout5|G0|out~0_combout ),
	.out3(\Gout4|G0|out~0_combout ),
	.out4(\Gout4|G1|out~1_combout ),
	.out5(\Gout5|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_12 Gout6(
	.comb(comb),
	.comb1(comb1),
	.out(out4),
	.out1(out5),
	.out2(out7),
	.out3(out8),
	.out4(\Gout6|G0|out~0_combout ),
	.out5(\Gout6|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_5 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_9 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(\Gout2|G1|out~1_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.out3(\Gout3|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_6 Gout9(
	.out(\Gout9|G1|out~1_combout ),
	.out1(\Gout9|G0|out~0_combout ),
	.out2(\Gout5|G0|out~0_combout ),
	.out3(\Gout7|G0|out~0_combout ),
	.out4(\Gout5|G1|out~1_combout ),
	.out5(\Gout7|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_3 Gout12(
	.out(out4),
	.out1(out7),
	.comb(comb2),
	.out2(\Gout12|G0|out~0_combout ),
	.out3(\Gout12|G1|out~1_combout ),
	.A_t(A_t),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_2 Gout11(
	.comb(comb1),
	.out(out5),
	.out1(out6),
	.out2(out8),
	.out3(\Gout11|G0|out~0_combout ),
	.out4(\Gout11|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_4 Gout13(
	.out(\Gout13|G0|out~0_combout ),
	.out1(\Gout12|G0|out~0_combout ),
	.out2(\Gout12|G1|out~1_combout ),
	.out3(\Gout13|G1|out~1_combout ),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR Gout10(
	.out(out),
	.out1(out1),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G1|out~1_combout ),
	.out4(\Gout9|G0|out~0_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_1 Gout17(
	.out(\Gout17|G1|out~1_combout ),
	.out1(\Gout17|G0|out~0_combout ),
	.out2(\Gout11|G0|out~0_combout ),
	.out3(\Gout13|G0|out~0_combout ),
	.out4(\Gout11|G1|out~1_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_6 Gout15(
	.comb(comb2),
	.out(\Gout6|G0|out~0_combout ),
	.out1(\Gout6|G1|out~1_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout15|G0|out~0_combout ),
	.A_t(A_t),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_7 Gout16(
	.comb(comb2),
	.out(\Gout16|G1|out~1_combout ),
	.out1(\Gout16|G0|out~0_combout ),
	.out2(\Gout2|G1|out~1_combout ),
	.out3(\Gout2|G0|out~0_combout ),
	.A_t(A_t),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_5 Gout14(
	.comb(comb2),
	.out(\Gout4|G0|out~0_combout ),
	.out1(\Gout4|G1|out~1_combout ),
	.out2(\Gout14|G0|out~0_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.A_t(A_t),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_2 Gout18(
	.out(\Gout18|G1|out~1_combout ),
	.out1(\Gout18|G0|out~0_combout ),
	.out2(\Gout14|G0|out~0_combout ),
	.out3(\Gout15|G1|out~1_combout ),
	.out4(\Gout15|G0|out~0_combout ),
	.out5(\Gout14|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_3 Gout19(
	.out(\Gout19|G1|out~1_combout ),
	.out1(\Gout19|G0|out~0_combout ),
	.out2(\Gout18|G1|out~1_combout ),
	.out3(\Gout16|G1|out~1_combout ),
	.out4(\Gout16|G0|out~0_combout ),
	.out5(\Gout18|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_4 Gout20(
	.out(out2),
	.out1(out3),
	.out2(\Gout19|G1|out~1_combout ),
	.out3(\Gout17|G1|out~1_combout ),
	.out4(\Gout17|G0|out~0_combout ),
	.out5(\Gout19|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out2 & ((out1) # (out))) # (!out2 & (out1 & out))

	.dataa(gnd),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout ) # ((out4 & ((!comb1) # (!comb))))

	.dataa(comb),
	.datab(comb1),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF7F0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & (((out) # (out1)))) # (!out1 & (out & (out)))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_1 (
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_7 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_7 G0(
	.out(out),
	.out1(out1),
	.B_f(B_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_2 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_1 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out4),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_1 G0(
	.out(out),
	.out1(out3),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_1 (
	out,
	out1,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X32_Y37_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\B_t~input_o  & ((out1) # (out))) # (!\B_t~input_o  & (out1 & out))

	.dataa(B_t),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_1 (
	comb,
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X29_Y37_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!comb1) # (!out))))

	.dataa(out1),
	.datab(out3),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_f~input_o  & (((out1) # (out)))) # (!\B_f~input_o  & (\B_t~input_o  & (out1)))

	.dataa(B_t),
	.datab(B_f),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_3 (
	out,
	out1,
	comb,
	out2,
	out3,
	A_t,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	comb;
output 	out2;
output 	out3;
input 	A_t;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_2 G1(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(out3),
	.A_t(A_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_2 G0(
	.out(out),
	.out1(out2),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_2 (
	out,
	out1,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\A_f~input_o ) # (out))) # (!out1 & (\A_f~input_o  & out))

	.dataa(out1),
	.datab(gnd),
	.datac(A_f),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_2 (
	out,
	out1,
	comb,
	out2,
	A_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	comb;
output 	out2;
input 	A_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((comb & (out2 & out1)) # (!comb & ((out2) # (out1))))

	.dataa(comb),
	.datab(\out~0_combout ),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFDDC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\A_t~input_o )))

	.dataa(out2),
	.datab(A_t),
	.datac(gnd),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_4 (
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_3 G0(
	.out(out),
	.out1(out1),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_3 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_3 (
	out,
	out1,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B_t~input_o  & ((out) # (out1))) # (!\B_t~input_o  & (out & out1))

	.dataa(gnd),
	.datab(B_t),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_3 (
	out,
	out1,
	out2,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out2) # ((out1) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out2) # (out1))))

	.dataa(out1),
	.datab(out),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_f~input_o ) # ((\B_t~input_o  & ((out2) # (!out1))))

	.dataa(B_t),
	.datab(B_f),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEECE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_5 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_t,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	A_t;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_4 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out3),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_4 G0(
	.out(out),
	.out1(out2),
	.A_t(A_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_4 (
	out,
	out1,
	A_t,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\A_t~input_o  & ((out1) # (out1))) # (!\A_t~input_o  & (out1 & out1))

	.dataa(gnd),
	.datab(A_t),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_4 (
	comb,
	out,
	out1,
	out2,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((comb & (out2 & out3)) # (!comb & ((out2) # (out3))))

	.dataa(\out~0_combout ),
	.datab(comb),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFBBA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((\A_f~input_o ) # (out2)))

	.dataa(A_f),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_6 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_t,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	A_t;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_5 G0(
	.out(out),
	.out1(out3),
	.A_t(A_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_5 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_5 (
	out,
	out1,
	A_t,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\A_t~input_o  & ((out2) # (out1))) # (!\A_t~input_o  & (out2 & out1))

	.dataa(gnd),
	.datab(A_t),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_5 (
	comb,
	out,
	out1,
	out2,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((comb & (out2 & out4)) # (!comb & ((out2) # (out4))))

	.dataa(comb),
	.datab(\out~0_combout ),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFDDC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((\A_f~input_o ) # (out2)))

	.dataa(gnd),
	.datab(A_f),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_7 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_t,
	A_f,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	A_t;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_6 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.A_t(A_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_6 G0(
	.out(out1),
	.out1(out3),
	.A_f(A_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_6 (
	out,
	out1,
	A_f,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	A_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\A_f~input_o  & ((out) # (out2))) # (!\A_f~input_o  & (out & out2))

	.dataa(A_f),
	.datab(out),
	.datac(out1),
	.datad(gnd),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hE8E8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_6 (
	comb,
	out,
	out1,
	out2,
	A_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	A_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X31_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out4) # (!comb))) # (!out & (!comb & out4)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((\A_t~input_o ) # (out)))

	.dataa(gnd),
	.datab(A_t),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module TH22_7 (
	out,
	out1,
	B_f,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X27_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out2 & ((\B_f~input_o ) # (out))) # (!out2 & (\B_f~input_o  & out))

	.dataa(out1),
	.datab(gnd),
	.datac(B_f),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_7 (
	out,
	out1,
	out2,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out2) # ((out4) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out2) # (out4))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_t~input_o ) # ((\B_f~input_o  & ((out4) # (!out2))))

	.dataa(B_f),
	.datab(B_t),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECEE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_8 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_8 G0(
	.out(out),
	.out1(out1),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_8 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_8 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out2 & ((out) # (out))) # (!out2 & (out & out))

	.dataa(gnd),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_8 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout ) # ((out4 & ((!comb) # (!comb1))))

	.dataa(\out~0_combout ),
	.datab(out4),
	.datac(comb1),
	.datad(comb),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hAEEE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out) # ((out1)))) # (!out1 & (((out & out1))))

	.dataa(out),
	.datab(out3),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_9 (
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_9 G0(
	.out(out),
	.out1(out2),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_9 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_9 (
	out,
	out1,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B_t~input_o  & ((out2) # (out))) # (!\B_t~input_o  & (out2 & out))

	.dataa(gnd),
	.datab(B_t),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_9 (
	out,
	out1,
	out2,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X31_Y37_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out4) # ((out2) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out4) # (out2))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_f~input_o ) # ((\B_t~input_o  & ((out4) # (!out2))))

	.dataa(B_f),
	.datab(B_t),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEAE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_10 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_10 G0(
	.out(out2),
	.out1(out3),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_10 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out4),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_10 (
	out,
	out1,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\B_t~input_o  & ((out1) # (out1))) # (!\B_t~input_o  & (out1 & out1))

	.dataa(gnd),
	.datab(B_t),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_10 (
	comb,
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!comb) # (!out))))

	.dataa(out3),
	.datab(\out~0_combout ),
	.datac(out1),
	.datad(comb),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hCEEE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\B_t~input_o ) # ((\B_f~input_o )))) # (!out & (((\B_f~input_o  & out1))))

	.dataa(out),
	.datab(B_t),
	.datac(B_f),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8A8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_11 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_11 G0(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_11 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_11 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X31_Y37_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((out1) # (out1))) # (!out1 & (out1 & out1))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_11 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out1) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out1))))

	.dataa(out),
	.datab(out4),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out3) # ((out1 & ((out) # (!out1))))

	.dataa(out),
	.datab(out1),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFFB0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_12 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_12 G0(
	.out(out1),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_12 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_12 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out & ((out2) # (out1))) # (!out & (out2 & out1))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_12 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout ) # ((out4 & ((!comb) # (!comb1))))

	.dataa(out4),
	.datab(\out~0_combout ),
	.datac(comb1),
	.datad(comb),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hCEEE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out)))) # (!out & (out1 & ((out1))))

	.dataa(out),
	.datab(out3),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_13 (
	out,
	out1,
	out2,
	out3,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_13 G0(
	.out(out),
	.out1(out1),
	.B_f(B_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_13 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_13 (
	out,
	out1,
	B_f,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (\B_f~input_o ))) # (!out & (out2 & \B_f~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(B_f),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_13 (
	out,
	out1,
	out2,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out2) # ((out4) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out2) # (out4))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_t~input_o ) # ((\B_f~input_o  & ((out4) # (!out2))))

	.dataa(B_f),
	.datab(B_t),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEECE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_14 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_14 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_14 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X27_Y37_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_14 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_1 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_15 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_15 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_15 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X34_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out3))) # (!out & (out2 & out3))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_15 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out3 & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out) # ((out2) # (out)))) # (!out1 & (out & ((out) # (out2))))

	.dataa(out2),
	.datab(out1),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_2 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_16 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_16 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_16 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X34_Y37_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_16 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out1) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # ((out1) # (out1)))) # (!out & (out1 & ((out2) # (out1))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_3 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_17 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_17 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_17 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X34_Y37_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_17 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out3),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_4 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_18 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_18 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_18 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X34_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_18 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X34_Y37_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_5 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_19 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_19 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_19 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X27_Y37_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_19 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # ((out) # (out)))) # (!out & (out & ((out2) # (out))))

	.dataa(out4),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_6 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_20 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_20 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_20 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X27_Y37_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out2 & ((out) # (out4))) # (!out2 & (out & out4))

	.dataa(gnd),
	.datab(out2),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_20 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X27_Y37_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out4 & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out2) # ((out) # (out)))) # (!out1 & (out & ((out2) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
input 	out5;
input 	out6;
output 	out7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_14 g0(
	.out(out),
	.out1(out1),
	.out2(out5),
	.out3(out6),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_15 g1(
	.out(out2),
	.out1(out3),
	.out2(out5),
	.out3(out6),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_7 g2(
	.out(out4),
	.out1(\g0|G0|out~0_combout ),
	.out2(\g1|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g0|G1|out~1_combout ),
	.out5(out7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_14 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_21 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_21 G0(
	.out(out),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_21 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out & ((out2) # (out))) # (!out & (out2 & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_21 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y37_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout ) # ((out & ((out) # (out4))))

	.dataa(out3),
	.datab(out4),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out4 & ((out) # ((out) # (out)))) # (!out4 & (out & ((out) # (out))))

	.dataa(out4),
	.datab(out2),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_15 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_22 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_22 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_22 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out & ((out) # (out2))) # (!out & (out & out2))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_22 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y37_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout ) # ((out & ((out4) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out4 & ((out) # ((out) # (out)))) # (!out4 & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_7 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_23 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_23 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_23 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out4 & ((out4) # (out))) # (!out4 & (out4 & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_23 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y37_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout  & ((out2) # ((out4) # (out4)))) # (!\out~0_combout  & (out4 & ((out2) # (out4))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out3),
	.datad(out4),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2) # ((out4 & ((out2) # (!out4))))

	.dataa(out2),
	.datab(out),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFF8A;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_16 (
	out,
	comb,
	out1,
	comb1,
	C_f,
	D_t,
	D_f,
	C_t,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	comb;
output 	out1;
output 	comb1;
input 	C_f;
input 	D_t;
input 	D_f;
input 	C_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_24 G0(
	.out(out),
	.C_f(C_f),
	.D_t(D_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_24 G1(
	.comb(comb),
	.out(out1),
	.comb1(comb1),
	.C_f(C_f),
	.D_t(D_t),
	.D_f(D_f),
	.C_t(C_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_24 (
	out,
	C_f,
	D_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	C_f;
input 	D_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\D_t~input_o  & ((\C_f~input_o ) # (out))) # (!\D_t~input_o  & (\C_f~input_o  & out))

	.dataa(D_t),
	.datab(gnd),
	.datac(C_f),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_24 (
	comb,
	out,
	comb1,
	C_f,
	D_t,
	D_f,
	C_t,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	comb1;
input 	C_f;
input 	D_t;
input 	D_f;
input 	C_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y38_N30
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\C_t~input_o ) # ((\D_f~input_o ) # ((\C_f~input_o ) # (\D_t~input_o )))

	.dataa(C_t),
	.datab(D_f),
	.datac(C_f),
	.datad(D_t),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(gnd),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N30
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\C_t~input_o  & !\C_f~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(C_t),
	.datad(C_f),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h000F;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\C_t~input_o  & ((\D_f~input_o ) # ((\D_t~input_o )))) # (!\C_t~input_o  & (\D_f~input_o  & (\C_f~input_o )))

	.dataa(C_t),
	.datab(D_f),
	.datac(C_f),
	.datad(D_t),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_17 (
	out,
	comb,
	out1,
	C_f,
	D_t,
	D_f,
	C_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
output 	out1;
input 	C_f;
input 	D_t;
input 	D_f;
input 	C_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_25 G0(
	.out(out),
	.D_f(D_f),
	.C_t(C_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_25 G1(
	.comb(comb),
	.out(out1),
	.C_f(C_f),
	.D_t(D_t),
	.D_f(D_f),
	.C_t(C_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_25 (
	out,
	D_f,
	C_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	D_f;
input 	C_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\C_t~input_o  & ((out) # (\D_f~input_o ))) # (!\C_t~input_o  & (out & \D_f~input_o ))

	.dataa(C_t),
	.datab(gnd),
	.datac(out),
	.datad(D_f),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_25 (
	comb,
	out,
	C_f,
	D_t,
	D_f,
	C_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	C_f;
input 	D_t;
input 	D_f;
input 	C_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y37_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(gnd),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCCC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\C_f~input_o  & (((\D_f~input_o ) # (\D_t~input_o )))) # (!\C_f~input_o  & (\C_t~input_o  & ((\D_t~input_o ))))

	.dataa(C_t),
	.datab(D_f),
	.datac(C_f),
	.datad(D_t),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_18 (
	out,
	comb,
	out1,
	out2,
	C_f,
	C_t,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
input 	out1;
output 	out2;
input 	C_f;
input 	C_t;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_26 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.C_f(C_f),
	.C_t(C_t),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_26 G0(
	.out(out),
	.C_t(C_t),
	.B_f(B_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_26 (
	out,
	C_t,
	B_f,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	C_t;
input 	B_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X30_Y37_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\C_t~input_o  & ((out) # (\B_f~input_o ))) # (!\C_t~input_o  & (out & \B_f~input_o ))

	.dataa(gnd),
	.datab(C_t),
	.datac(out),
	.datad(B_f),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_26 (
	comb,
	out,
	out1,
	C_f,
	C_t,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	C_f;
input 	C_t;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF2A;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_t~input_o  & ((\C_t~input_o ) # ((\C_f~input_o )))) # (!\B_t~input_o  & (((\B_f~input_o  & \C_f~input_o ))))

	.dataa(B_t),
	.datab(C_t),
	.datac(B_f),
	.datad(C_f),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_19 (
	out,
	comb,
	out1,
	out2,
	C_f,
	C_t,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
input 	out1;
output 	out2;
input 	C_f;
input 	C_t;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_27 G0(
	.out(out),
	.C_f(C_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_27 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.C_f(C_f),
	.C_t(C_t),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_27 (
	out,
	C_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	C_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X30_Y37_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B_t~input_o  & ((out) # (\C_f~input_o ))) # (!\B_t~input_o  & (out & \C_f~input_o ))

	.dataa(B_t),
	.datab(gnd),
	.datac(out),
	.datad(C_f),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_27 (
	comb,
	out,
	out1,
	C_f,
	C_t,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	C_f;
input 	C_t;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!out) # (!comb1))))

	.dataa(comb),
	.datab(out1),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\C_t~input_o  & ((\B_t~input_o ) # ((\B_f~input_o )))) # (!\C_t~input_o  & (((\B_f~input_o  & \C_f~input_o ))))

	.dataa(C_t),
	.datab(B_t),
	.datac(B_f),
	.datad(C_f),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8A8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_20 (
	out,
	out1,
	comb,
	out2,
	A_t,
	A_f,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
output 	comb;
output 	out2;
input 	A_t;
input 	A_f;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_28 G0(
	.out(out1),
	.A_f(A_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_28 G1(
	.out(out),
	.comb(comb),
	.out1(out2),
	.A_t(A_t),
	.A_f(A_f),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_28 (
	out,
	A_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\A_f~input_o  & ((\B_t~input_o ) # (out))) # (!\A_f~input_o  & (\B_t~input_o  & out))

	.dataa(gnd),
	.datab(A_f),
	.datac(B_t),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_28 (
	out,
	comb,
	out1,
	A_t,
	A_f,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	comb;
output 	out1;
input 	A_t;
input 	A_f;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~1_combout ;


// Location: LCCOMB_X29_Y37_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (!\B_t~input_o  & !\B_f~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_t),
	.datad(B_f),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h000F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N2
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!\A_f~input_o  & !\A_t~input_o )

	.dataa(gnd),
	.datab(A_f),
	.datac(gnd),
	.datad(A_t),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h0033;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N16
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out1 = (\out~1_combout ) # ((out1 & ((!comb) # (!out))))

	.dataa(out),
	.datab(comb),
	.datac(\out~1_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hF7F0;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = (\A_t~input_o  & (((\B_f~input_o ) # (\B_t~input_o )))) # (!\A_t~input_o  & (\A_f~input_o  & (\B_f~input_o )))

	.dataa(A_f),
	.datab(A_t),
	.datac(B_f),
	.datad(B_t),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hECE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_21 (
	out,
	out1,
	comb,
	out2,
	A_t,
	A_f,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	comb;
output 	out2;
input 	A_t;
input 	A_f;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_29 G1(
	.out(out),
	.comb(comb),
	.out1(out2),
	.A_t(A_t),
	.A_f(A_f),
	.B_f(B_f),
	.B_t(B_t),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_29 G0(
	.out(out1),
	.A_t(A_t),
	.B_f(B_f),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_29 (
	out,
	A_t,
	B_f,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_t;
input 	B_f;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X29_Y37_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\A_t~input_o  & ((\B_f~input_o ) # (out))) # (!\A_t~input_o  & (\B_f~input_o  & out))

	.dataa(gnd),
	.datab(A_t),
	.datac(B_f),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_29 (
	out,
	comb,
	out1,
	A_t,
	A_f,
	B_f,
	B_t,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	comb;
output 	out1;
input 	A_t;
input 	A_f;
input 	B_f;
input 	B_t;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X29_Y37_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb) # (!out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out1),
	.datad(comb),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hDCFC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B_t~input_o  & ((\A_f~input_o ) # ((\A_t~input_o )))) # (!\B_t~input_o  & (\A_f~input_o  & (\B_f~input_o )))

	.dataa(B_t),
	.datab(A_f),
	.datac(B_f),
	.datad(A_t),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_8 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_30 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_30 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_30 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X26_Y37_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_30 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X26_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout  & ((out) # ((out) # (out4)))) # (!\out~0_combout  & (out4 & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out),
	.datab(out3),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFBF0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_9 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_31 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_31 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_31 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X32_Y37_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out1 & ((out1) # (out))) # (!out1 & (out1 & out))

	.dataa(gnd),
	.datab(out1),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_31 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X30_Y37_N12
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!out & !out1)

	.dataa(gnd),
	.datab(gnd),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N14
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!out & !out1)

	.dataa(gnd),
	.datab(gnd),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h000F;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb1) # (!comb))))

	.dataa(comb),
	.datab(\out~0_combout ),
	.datac(comb1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hDFCC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out1)))) # (!out & (out & (out1)))

	.dataa(out2),
	.datab(out1),
	.datac(out4),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_10 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_32 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_32 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_32 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X32_Y37_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out1 & ((out1) # (out))) # (!out1 & (out1 & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_32 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X29_Y37_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (\out~0_combout  & ((out1) # ((out) # (out4)))) # (!\out~0_combout  & (out4 & ((out1) # (out))))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out1 & ((out) # (!out1))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEECE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
