# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/lookahead_adder.sv 
# -- Compiling module lookahead_adder
# 
# Top level modules:
# 	lookahead_adder
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/4bitCLAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/4bitCLAdder.sv 
# -- Compiling module full_adder_PG
# -- Compiling module fourbitCLAdder
# 
# Top level modules:
# 	fourbitCLAdder
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/lookahead.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/lookahead.sv 
# -- Compiling module lookahead
# 
# Top level modules:
# 	lookahead
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/testbench_CLA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:19 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/testbench_CLA.sv 
# -- Compiling module testbench_CLA
# 
# Top level modules:
# 	testbench_CLA
# End time: 02:11:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_CLA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_CLA 
# Start time: 02:11:19 on Feb 10,2022
# Loading sv_std.std
# Loading work.testbench_CLA
# Loading work.lookahead_adder
# Loading work.fourbitCLAdder
# Loading work.full_adder_PG
# Loading work.lookahead
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# End time: 02:12:00 on Feb 10,2022, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
