<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:116:34:116:41:@W:CD434:@XP_MSG">rcb.vhd(116)</a><!@TM:0> | Signal dbb_bus.startcmd in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>


</pre></samp></body></html>
