
bme680.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006e58  08006e58  00016e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fc8  08006fc8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006fc8  08006fc8  00016fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fd0  08006fd0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fd0  08006fd0  00016fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fd4  08006fd4  00016fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  2000005c  08007034  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000504  200003c4  08007034  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd5a  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ec  00000000  00000000  0002fe29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f18  00000000  00000000  00032418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b90  00000000  00000000  00033330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022213  00000000  00000000  00033ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000120cd  00000000  00000000  000560d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1c65  00000000  00000000  000681a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004450  00000000  00000000  00139e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0013e258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e40 	.word	0x08006e40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006e40 	.word	0x08006e40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_ldivmod>:
 8000280:	b97b      	cbnz	r3, 80002a2 <__aeabi_ldivmod+0x22>
 8000282:	b972      	cbnz	r2, 80002a2 <__aeabi_ldivmod+0x22>
 8000284:	2900      	cmp	r1, #0
 8000286:	bfbe      	ittt	lt
 8000288:	2000      	movlt	r0, #0
 800028a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800028e:	e006      	blt.n	800029e <__aeabi_ldivmod+0x1e>
 8000290:	bf08      	it	eq
 8000292:	2800      	cmpeq	r0, #0
 8000294:	bf1c      	itt	ne
 8000296:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800029a:	f04f 30ff 	movne.w	r0, #4294967295
 800029e:	f000 b9a3 	b.w	80005e8 <__aeabi_idiv0>
 80002a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002aa:	2900      	cmp	r1, #0
 80002ac:	db09      	blt.n	80002c2 <__aeabi_ldivmod+0x42>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db1a      	blt.n	80002e8 <__aeabi_ldivmod+0x68>
 80002b2:	f000 f835 	bl	8000320 <__udivmoddi4>
 80002b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002be:	b004      	add	sp, #16
 80002c0:	4770      	bx	lr
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db1b      	blt.n	8000304 <__aeabi_ldivmod+0x84>
 80002cc:	f000 f828 	bl	8000320 <__udivmoddi4>
 80002d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d8:	b004      	add	sp, #16
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr
 80002e8:	4252      	negs	r2, r2
 80002ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ee:	f000 f817 	bl	8000320 <__udivmoddi4>
 80002f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fa:	b004      	add	sp, #16
 80002fc:	4240      	negs	r0, r0
 80002fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000302:	4770      	bx	lr
 8000304:	4252      	negs	r2, r2
 8000306:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030a:	f000 f809 	bl	8000320 <__udivmoddi4>
 800030e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000316:	b004      	add	sp, #16
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <bme680_init>:
/*!
 *@brief This API is the entry point.
 *It reads the chip-id and calibration data from the sensor.
 */
int8_t bme680_init(struct bme680_dev *dev)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f001 fa65 	bl	8001ac4 <null_ptr_check>
 80005fa:	4603      	mov	r3, r0
 80005fc:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 80005fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d120      	bne.n	8000648 <bme680_init+0x5c>
		/* Soft reset to restore it to default values*/
		rslt = bme680_soft_reset(dev);
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f000 f8ee 	bl	80007e8 <bme680_soft_reset>
 800060c:	4603      	mov	r3, r0
 800060e:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 8000610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d117      	bne.n	8000648 <bme680_init+0x5c>
			rslt = bme680_get_regs(BME680_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 8000618:	6879      	ldr	r1, [r7, #4]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	20d0      	movs	r0, #208	; 0xd0
 8000620:	f000 f818 	bl	8000654 <bme680_get_regs>
 8000624:	4603      	mov	r3, r0
 8000626:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8000628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d10b      	bne.n	8000648 <bme680_init+0x5c>
				if (dev->chip_id == BME680_CHIP_ID) {
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b61      	cmp	r3, #97	; 0x61
 8000636:	d105      	bne.n	8000644 <bme680_init+0x58>
					/* Get the Calibration data */
					rslt = get_calib_data(dev);
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f000 fbcf 	bl	8000ddc <get_calib_data>
 800063e:	4603      	mov	r3, r0
 8000640:	73fb      	strb	r3, [r7, #15]
 8000642:	e001      	b.n	8000648 <bme680_init+0x5c>
				} else {
					rslt = BME680_E_DEV_NOT_FOUND;
 8000644:	23fd      	movs	r3, #253	; 0xfd
 8000646:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 8000648:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800064c:	4618      	mov	r0, r3
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <bme680_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme680_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme680_dev *dev)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b087      	sub	sp, #28
 8000658:	af00      	add	r7, sp, #0
 800065a:	60b9      	str	r1, [r7, #8]
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	4603      	mov	r3, r0
 8000660:	73fb      	strb	r3, [r7, #15]
 8000662:	4613      	mov	r3, r2
 8000664:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f001 fa2c 	bl	8001ac4 <null_ptr_check>
 800066c:	4603      	mov	r3, r0
 800066e:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME680_OK) {
 8000670:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d126      	bne.n	80006c6 <bme680_get_regs+0x72>
		if (dev->intf == BME680_SPI_INTF) {
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	789b      	ldrb	r3, [r3, #2]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d10e      	bne.n	800069e <bme680_get_regs+0x4a>
			/* Set the memory page */
			rslt = set_mem_page(reg_addr, dev);
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	f001 f94e 	bl	8001926 <set_mem_page>
 800068a:	4603      	mov	r3, r0
 800068c:	75fb      	strb	r3, [r7, #23]
			if (rslt == BME680_OK)
 800068e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d103      	bne.n	800069e <bme680_get_regs+0x4a>
				reg_addr = reg_addr | BME680_SPI_RD_MSK;
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800069c:	73fb      	strb	r3, [r7, #15]
		}
		dev->com_rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	7858      	ldrb	r0, [r3, #1]
 80006a6:	89bb      	ldrh	r3, [r7, #12]
 80006a8:	7bf9      	ldrb	r1, [r7, #15]
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	47a0      	blx	r4
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <bme680_get_regs+0x72>
			rslt = BME680_E_COM_FAIL;
 80006c2:	23fe      	movs	r3, #254	; 0xfe
 80006c4:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80006c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	371c      	adds	r7, #28
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd90      	pop	{r4, r7, pc}

080006d2 <bme680_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme680_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme680_dev *dev)
{
 80006d2:	b5b0      	push	{r4, r5, r7, lr}
 80006d4:	b090      	sub	sp, #64	; 0x40
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	60f8      	str	r0, [r7, #12]
 80006da:	60b9      	str	r1, [r7, #8]
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	4613      	mov	r3, r2
 80006e0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	/* Length of the temporary buffer is 2*(length of register)*/
	uint8_t tmp_buff[BME680_TMP_BUFFER_LENGTH] = { 0 };
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
 80006e6:	f107 0318 	add.w	r3, r7, #24
 80006ea:	2224      	movs	r2, #36	; 0x24
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f005 ffce 	bl	8006690 <memset>
	uint16_t index;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80006f4:	6838      	ldr	r0, [r7, #0]
 80006f6:	f001 f9e5 	bl	8001ac4 <null_ptr_check>
 80006fa:	4603      	mov	r3, r0
 80006fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (rslt == BME680_OK) {
 8000700:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000704:	2b00      	cmp	r3, #0
 8000706:	d169      	bne.n	80007dc <bme680_set_regs+0x10a>
		if ((len > 0) && (len < BME680_TMP_BUFFER_LENGTH / 2)) {
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d061      	beq.n	80007d2 <bme680_set_regs+0x100>
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b13      	cmp	r3, #19
 8000712:	d85e      	bhi.n	80007d2 <bme680_set_regs+0x100>
			/* Interleave the 2 arrays */
			for (index = 0; index < len; index++) {
 8000714:	2300      	movs	r3, #0
 8000716:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000718:	e034      	b.n	8000784 <bme680_set_regs+0xb2>
				if (dev->intf == BME680_SPI_INTF) {
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	789b      	ldrb	r3, [r3, #2]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d118      	bne.n	8000754 <bme680_set_regs+0x82>
					/* Set the memory page */
					rslt = set_mem_page(reg_addr[index], dev);
 8000722:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000724:	68fa      	ldr	r2, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	6839      	ldr	r1, [r7, #0]
 800072c:	4618      	mov	r0, r3
 800072e:	f001 f8fa 	bl	8001926 <set_mem_page>
 8000732:	4603      	mov	r3, r0
 8000734:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					tmp_buff[(2 * index)] = reg_addr[index] & BME680_SPI_WR_MSK;
 8000738:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	4413      	add	r3, r2
 800073e:	781a      	ldrb	r2, [r3, #0]
 8000740:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	3340      	adds	r3, #64	; 0x40
 800074c:	443b      	add	r3, r7
 800074e:	f803 2c2c 	strb.w	r2, [r3, #-44]
 8000752:	e009      	b.n	8000768 <bme680_set_regs+0x96>
				} else {
					tmp_buff[(2 * index)] = reg_addr[index];
 8000754:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	441a      	add	r2, r3
 800075a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	7812      	ldrb	r2, [r2, #0]
 8000760:	3340      	adds	r3, #64	; 0x40
 8000762:	443b      	add	r3, r7
 8000764:	f803 2c2c 	strb.w	r2, [r3, #-44]
				}
				tmp_buff[(2 * index) + 1] = reg_data[index];
 8000768:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	441a      	add	r2, r3
 800076e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	3301      	adds	r3, #1
 8000774:	7812      	ldrb	r2, [r2, #0]
 8000776:	3340      	adds	r3, #64	; 0x40
 8000778:	443b      	add	r3, r7
 800077a:	f803 2c2c 	strb.w	r2, [r3, #-44]
			for (index = 0; index < len; index++) {
 800077e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000780:	3301      	adds	r3, #1
 8000782:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	b29b      	uxth	r3, r3
 8000788:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800078a:	429a      	cmp	r2, r3
 800078c:	d3c5      	bcc.n	800071a <bme680_set_regs+0x48>
			}
			/* Write the interleaved array */
			if (rslt == BME680_OK) {
 800078e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000792:	2b00      	cmp	r3, #0
 8000794:	d121      	bne.n	80007da <bme680_set_regs+0x108>
				dev->com_rslt = dev->write(dev->dev_id, tmp_buff[0], &tmp_buff[1], (2 * len) - 1);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	7858      	ldrb	r0, [r3, #1]
 800079e:	7d39      	ldrb	r1, [r7, #20]
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	3b01      	subs	r3, #1
 80007aa:	b29d      	uxth	r5, r3
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	462b      	mov	r3, r5
 80007b4:	47a0      	blx	r4
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				if (dev->com_rslt != 0)
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d007      	beq.n	80007da <bme680_set_regs+0x108>
					rslt = BME680_E_COM_FAIL;
 80007ca:	23fe      	movs	r3, #254	; 0xfe
 80007cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			if (rslt == BME680_OK) {
 80007d0:	e003      	b.n	80007da <bme680_set_regs+0x108>
			}
		} else {
			rslt = BME680_E_INVALID_LENGTH;
 80007d2:	23fc      	movs	r3, #252	; 0xfc
 80007d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80007d8:	e000      	b.n	80007dc <bme680_set_regs+0x10a>
			if (rslt == BME680_OK) {
 80007da:	bf00      	nop
		}
	}

	return rslt;
 80007dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3740      	adds	r7, #64	; 0x40
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bdb0      	pop	{r4, r5, r7, pc}

080007e8 <bme680_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme680_soft_reset(struct bme680_dev *dev)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME680_SOFT_RESET_ADDR;
 80007f0:	23e0      	movs	r3, #224	; 0xe0
 80007f2:	73bb      	strb	r3, [r7, #14]
	/* 0xb6 is the soft reset command */
	uint8_t soft_rst_cmd = BME680_SOFT_RESET_CMD;
 80007f4:	23b6      	movs	r3, #182	; 0xb6
 80007f6:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f001 f963 	bl	8001ac4 <null_ptr_check>
 80007fe:	4603      	mov	r3, r0
 8000800:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d127      	bne.n	800085a <bme680_soft_reset+0x72>
		if (dev->intf == BME680_SPI_INTF)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	789b      	ldrb	r3, [r3, #2]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d104      	bne.n	800081c <bme680_soft_reset+0x34>
			rslt = get_mem_page(dev);
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f001 f8ec 	bl	80019f0 <get_mem_page>
 8000818:	4603      	mov	r3, r0
 800081a:	73fb      	strb	r3, [r7, #15]

		/* Reset the device */
		if (rslt == BME680_OK) {
 800081c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d11a      	bne.n	800085a <bme680_soft_reset+0x72>
			rslt = bme680_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000824:	f107 010d 	add.w	r1, r7, #13
 8000828:	f107 000e 	add.w	r0, r7, #14
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	f7ff ff4f 	bl	80006d2 <bme680_set_regs>
 8000834:	4603      	mov	r3, r0
 8000836:	73fb      	strb	r3, [r7, #15]
			/* Wait for 5ms */
			dev->delay_ms(BME680_RESET_PERIOD);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800083c:	200a      	movs	r0, #10
 800083e:	4798      	blx	r3

			if (rslt == BME680_OK) {
 8000840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d108      	bne.n	800085a <bme680_soft_reset+0x72>
				/* After reset get the memory page */
				if (dev->intf == BME680_SPI_INTF)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	789b      	ldrb	r3, [r3, #2]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d104      	bne.n	800085a <bme680_soft_reset+0x72>
					rslt = get_mem_page(dev);
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f001 f8cd 	bl	80019f0 <get_mem_page>
 8000856:	4603      	mov	r3, r0
 8000858:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <bme680_set_sensor_settings>:
/*!
 * @brief This API is used to set the oversampling, filter and T,P,H, gas selection
 * settings in the sensor.
 */
int8_t bme680_set_sensor_settings(uint16_t desired_settings, struct bme680_dev *dev)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b088      	sub	sp, #32
 800086a:	af00      	add	r7, sp, #0
 800086c:	4603      	mov	r3, r0
 800086e:	6039      	str	r1, [r7, #0]
 8000870:	80fb      	strh	r3, [r7, #6]
	int8_t rslt;
	uint8_t reg_addr;
	uint8_t data = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	76fb      	strb	r3, [r7, #27]
	uint8_t count = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	77bb      	strb	r3, [r7, #30]
	uint8_t reg_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
 800087e:	2300      	movs	r3, #0
 8000880:	833b      	strh	r3, [r7, #24]
	uint8_t data_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	2300      	movs	r3, #0
 8000888:	823b      	strh	r3, [r7, #16]
	uint8_t intended_power_mode = dev->power_mode; /* Save intended power mode */
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000890:	777b      	strb	r3, [r7, #29]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000892:	6838      	ldr	r0, [r7, #0]
 8000894:	f001 f916 	bl	8001ac4 <null_ptr_check>
 8000898:	4603      	mov	r3, r0
 800089a:	77fb      	strb	r3, [r7, #31]
	if (rslt == BME680_OK) {
 800089c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f040 81a2 	bne.w	8000bea <bme680_set_sensor_settings+0x384>
		if (desired_settings & BME680_GAS_MEAS_SEL)
 80008a6:	88fb      	ldrh	r3, [r7, #6]
 80008a8:	f003 0308 	and.w	r3, r3, #8
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d004      	beq.n	80008ba <bme680_set_sensor_settings+0x54>
			rslt = set_gas_config(dev);
 80008b0:	6838      	ldr	r0, [r7, #0]
 80008b2:	f000 fbbf 	bl	8001034 <set_gas_config>
 80008b6:	4603      	mov	r3, r0
 80008b8:	77fb      	strb	r3, [r7, #31]

		dev->power_mode = BME680_SLEEP_MODE;
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		if (rslt == BME680_OK)
 80008c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d104      	bne.n	80008d4 <bme680_set_sensor_settings+0x6e>
			rslt = bme680_set_sensor_mode(dev);
 80008ca:	6838      	ldr	r0, [r7, #0]
 80008cc:	f000 f993 	bl	8000bf6 <bme680_set_sensor_mode>
 80008d0:	4603      	mov	r3, r0
 80008d2:	77fb      	strb	r3, [r7, #31]

		/* Selecting the filter */
		if (desired_settings & BME680_FILTER_SEL) {
 80008d4:	88fb      	ldrh	r3, [r7, #6]
 80008d6:	f003 0310 	and.w	r3, r3, #16
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d03d      	beq.n	800095a <bme680_set_sensor_settings+0xf4>
			rslt = boundary_check(&dev->tph_sett.filter, BME680_FILTER_SIZE_0, BME680_FILTER_SIZE_127, dev);
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	f103 003b 	add.w	r0, r3, #59	; 0x3b
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	2207      	movs	r2, #7
 80008e8:	2100      	movs	r1, #0
 80008ea:	f001 f8b0 	bl	8001a4e <boundary_check>
 80008ee:	4603      	mov	r3, r0
 80008f0:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_ODR_FILT_ADDR;
 80008f2:	2375      	movs	r3, #117	; 0x75
 80008f4:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 80008f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d108      	bne.n	8000910 <bme680_set_sensor_settings+0xaa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 80008fe:	f107 011b 	add.w	r1, r7, #27
 8000902:	7f38      	ldrb	r0, [r7, #28]
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	2201      	movs	r2, #1
 8000908:	f7ff fea4 	bl	8000654 <bme680_get_regs>
 800090c:	4603      	mov	r3, r0
 800090e:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_FILTER_SEL)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 0310 	and.w	r3, r3, #16
 8000916:	2b00      	cmp	r3, #0
 8000918:	d010      	beq.n	800093c <bme680_set_sensor_settings+0xd6>
				data = BME680_SET_BITS(data, BME680_FILTER, dev->tph_sett.filter);
 800091a:	7efb      	ldrb	r3, [r7, #27]
 800091c:	b25b      	sxtb	r3, r3
 800091e:	f023 031c 	bic.w	r3, r3, #28
 8000922:	b25a      	sxtb	r2, r3
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	b25b      	sxtb	r3, r3
 800092e:	f003 031c 	and.w	r3, r3, #28
 8000932:	b25b      	sxtb	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b25b      	sxtb	r3, r3
 8000938:	b2db      	uxtb	r3, r3
 800093a:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 800093c:	7fbb      	ldrb	r3, [r7, #30]
 800093e:	3320      	adds	r3, #32
 8000940:	443b      	add	r3, r7
 8000942:	7f3a      	ldrb	r2, [r7, #28]
 8000944:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000948:	7fbb      	ldrb	r3, [r7, #30]
 800094a:	7efa      	ldrb	r2, [r7, #27]
 800094c:	3320      	adds	r3, #32
 800094e:	443b      	add	r3, r7
 8000950:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000954:	7fbb      	ldrb	r3, [r7, #30]
 8000956:	3301      	adds	r3, #1
 8000958:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater control for the sensor */
		if (desired_settings & BME680_HCNTRL_SEL) {
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	f003 0320 	and.w	r3, r3, #32
 8000960:	2b00      	cmp	r3, #0
 8000962:	d037      	beq.n	80009d4 <bme680_set_sensor_settings+0x16e>
			rslt = boundary_check(&dev->gas_sett.heatr_ctrl, BME680_ENABLE_HEATER,
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	f103 003d 	add.w	r0, r3, #61	; 0x3d
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	2208      	movs	r2, #8
 800096e:	2100      	movs	r1, #0
 8000970:	f001 f86d 	bl	8001a4e <boundary_check>
 8000974:	4603      	mov	r3, r0
 8000976:	77fb      	strb	r3, [r7, #31]
				BME680_DISABLE_HEATER, dev);
			reg_addr = BME680_CONF_HEAT_CTRL_ADDR;
 8000978:	2370      	movs	r3, #112	; 0x70
 800097a:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 800097c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d108      	bne.n	8000996 <bme680_set_sensor_settings+0x130>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000984:	f107 011b 	add.w	r1, r7, #27
 8000988:	7f38      	ldrb	r0, [r7, #28]
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	2201      	movs	r2, #1
 800098e:	f7ff fe61 	bl	8000654 <bme680_get_regs>
 8000992:	4603      	mov	r3, r0
 8000994:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_HCTRL, dev->gas_sett.heatr_ctrl);
 8000996:	7efb      	ldrb	r3, [r7, #27]
 8000998:	b25b      	sxtb	r3, r3
 800099a:	f023 0308 	bic.w	r3, r3, #8
 800099e:	b25a      	sxtb	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80009a6:	b25b      	sxtb	r3, r3
 80009a8:	f003 0308 	and.w	r3, r3, #8
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b25b      	sxtb	r3, r3
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 80009b6:	7fbb      	ldrb	r3, [r7, #30]
 80009b8:	3320      	adds	r3, #32
 80009ba:	443b      	add	r3, r7
 80009bc:	7f3a      	ldrb	r2, [r7, #28]
 80009be:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 80009c2:	7fbb      	ldrb	r3, [r7, #30]
 80009c4:	7efa      	ldrb	r2, [r7, #27]
 80009c6:	3320      	adds	r3, #32
 80009c8:	443b      	add	r3, r7
 80009ca:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 80009ce:	7fbb      	ldrb	r3, [r7, #30]
 80009d0:	3301      	adds	r3, #1
 80009d2:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater T,P oversampling for the sensor */
		if (desired_settings & (BME680_OST_SEL | BME680_OSP_SEL)) {
 80009d4:	88fb      	ldrh	r3, [r7, #6]
 80009d6:	f003 0303 	and.w	r3, r3, #3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d050      	beq.n	8000a80 <bme680_set_sensor_settings+0x21a>
			rslt = boundary_check(&dev->tph_sett.os_temp, BME680_OS_NONE, BME680_OS_16X, dev);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	f103 0039 	add.w	r0, r3, #57	; 0x39
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	2205      	movs	r2, #5
 80009e8:	2100      	movs	r1, #0
 80009ea:	f001 f830 	bl	8001a4e <boundary_check>
 80009ee:	4603      	mov	r3, r0
 80009f0:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_T_P_MODE_ADDR;
 80009f2:	2374      	movs	r3, #116	; 0x74
 80009f4:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 80009f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d108      	bne.n	8000a10 <bme680_set_sensor_settings+0x1aa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 80009fe:	f107 011b 	add.w	r1, r7, #27
 8000a02:	7f38      	ldrb	r0, [r7, #28]
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	2201      	movs	r2, #1
 8000a08:	f7ff fe24 	bl	8000654 <bme680_get_regs>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_OST_SEL)
 8000a10:	88fb      	ldrh	r3, [r7, #6]
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d00d      	beq.n	8000a36 <bme680_set_sensor_settings+0x1d0>
				data = BME680_SET_BITS(data, BME680_OST, dev->tph_sett.os_temp);
 8000a1a:	7efb      	ldrb	r3, [r7, #27]
 8000a1c:	b25b      	sxtb	r3, r3
 8000a1e:	f003 031f 	and.w	r3, r3, #31
 8000a22:	b25a      	sxtb	r2, r3
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000a2a:	015b      	lsls	r3, r3, #5
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b25b      	sxtb	r3, r3
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_OSP_SEL)
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d010      	beq.n	8000a62 <bme680_set_sensor_settings+0x1fc>
				data = BME680_SET_BITS(data, BME680_OSP, dev->tph_sett.os_pres);
 8000a40:	7efb      	ldrb	r3, [r7, #27]
 8000a42:	b25b      	sxtb	r3, r3
 8000a44:	f023 031c 	bic.w	r3, r3, #28
 8000a48:	b25a      	sxtb	r2, r3
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	b25b      	sxtb	r3, r3
 8000a54:	f003 031c 	and.w	r3, r3, #28
 8000a58:	b25b      	sxtb	r3, r3
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	b25b      	sxtb	r3, r3
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr;
 8000a62:	7fbb      	ldrb	r3, [r7, #30]
 8000a64:	3320      	adds	r3, #32
 8000a66:	443b      	add	r3, r7
 8000a68:	7f3a      	ldrb	r2, [r7, #28]
 8000a6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000a6e:	7fbb      	ldrb	r3, [r7, #30]
 8000a70:	7efa      	ldrb	r2, [r7, #27]
 8000a72:	3320      	adds	r3, #32
 8000a74:	443b      	add	r3, r7
 8000a76:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000a7a:	7fbb      	ldrb	r3, [r7, #30]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting humidity oversampling for the sensor */
		if (desired_settings & BME680_OSH_SEL) {
 8000a80:	88fb      	ldrh	r3, [r7, #6]
 8000a82:	f003 0304 	and.w	r3, r3, #4
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d037      	beq.n	8000afa <bme680_set_sensor_settings+0x294>
			rslt = boundary_check(&dev->tph_sett.os_hum, BME680_OS_NONE, BME680_OS_16X, dev);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	2205      	movs	r2, #5
 8000a94:	2100      	movs	r1, #0
 8000a96:	f000 ffda 	bl	8001a4e <boundary_check>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_OS_H_ADDR;
 8000a9e:	2372      	movs	r3, #114	; 0x72
 8000aa0:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000aa2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d108      	bne.n	8000abc <bme680_set_sensor_settings+0x256>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000aaa:	f107 011b 	add.w	r1, r7, #27
 8000aae:	7f38      	ldrb	r0, [r7, #28]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	f7ff fdce 	bl	8000654 <bme680_get_regs>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_OSH, dev->tph_sett.os_hum);
 8000abc:	7efb      	ldrb	r3, [r7, #27]
 8000abe:	b25b      	sxtb	r3, r3
 8000ac0:	f023 0307 	bic.w	r3, r3, #7
 8000ac4:	b25a      	sxtb	r2, r3
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000acc:	b25b      	sxtb	r3, r3
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	b25b      	sxtb	r3, r3
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000adc:	7fbb      	ldrb	r3, [r7, #30]
 8000ade:	3320      	adds	r3, #32
 8000ae0:	443b      	add	r3, r7
 8000ae2:	7f3a      	ldrb	r2, [r7, #28]
 8000ae4:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000ae8:	7fbb      	ldrb	r3, [r7, #30]
 8000aea:	7efa      	ldrb	r2, [r7, #27]
 8000aec:	3320      	adds	r3, #32
 8000aee:	443b      	add	r3, r7
 8000af0:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000af4:	7fbb      	ldrb	r3, [r7, #30]
 8000af6:	3301      	adds	r3, #1
 8000af8:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting the runGas and NB conversion settings for the sensor */
		if (desired_settings & (BME680_RUN_GAS_SEL | BME680_NBCONV_SEL)) {
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d060      	beq.n	8000bc6 <bme680_set_sensor_settings+0x360>
			rslt = boundary_check(&dev->gas_sett.run_gas, BME680_RUN_GAS_DISABLE,
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	f103 003e 	add.w	r0, r3, #62	; 0x3e
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2100      	movs	r1, #0
 8000b10:	f000 ff9d 	bl	8001a4e <boundary_check>
 8000b14:	4603      	mov	r3, r0
 8000b16:	77fb      	strb	r3, [r7, #31]
				BME680_RUN_GAS_ENABLE, dev);
			if (rslt == BME680_OK) {
 8000b18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d109      	bne.n	8000b34 <bme680_set_sensor_settings+0x2ce>
				/* Validate boundary conditions */
				rslt = boundary_check(&dev->gas_sett.nb_conv, BME680_NBCONV_MIN,
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	220a      	movs	r2, #10
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	f000 ff8f 	bl	8001a4e <boundary_check>
 8000b30:	4603      	mov	r3, r0
 8000b32:	77fb      	strb	r3, [r7, #31]
					BME680_NBCONV_MAX, dev);
			}

			reg_addr = BME680_CONF_ODR_RUN_GAS_NBC_ADDR;
 8000b34:	2371      	movs	r3, #113	; 0x71
 8000b36:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000b38:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d108      	bne.n	8000b52 <bme680_set_sensor_settings+0x2ec>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000b40:	f107 011b 	add.w	r1, r7, #27
 8000b44:	7f38      	ldrb	r0, [r7, #28]
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f7ff fd83 	bl	8000654 <bme680_get_regs>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_RUN_GAS_SEL)
 8000b52:	88fb      	ldrh	r3, [r7, #6]
 8000b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d010      	beq.n	8000b7e <bme680_set_sensor_settings+0x318>
				data = BME680_SET_BITS(data, BME680_RUN_GAS, dev->gas_sett.run_gas);
 8000b5c:	7efb      	ldrb	r3, [r7, #27]
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	f023 0310 	bic.w	r3, r3, #16
 8000b64:	b25a      	sxtb	r2, r3
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000b6c:	011b      	lsls	r3, r3, #4
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	b25b      	sxtb	r3, r3
 8000b76:	4313      	orrs	r3, r2
 8000b78:	b25b      	sxtb	r3, r3
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_NBCONV_SEL)
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d00f      	beq.n	8000ba8 <bme680_set_sensor_settings+0x342>
				data = BME680_SET_BITS_POS_0(data, BME680_NBCONV, dev->gas_sett.nb_conv);
 8000b88:	7efb      	ldrb	r3, [r7, #27]
 8000b8a:	b25b      	sxtb	r3, r3
 8000b8c:	f023 030f 	bic.w	r3, r3, #15
 8000b90:	b25a      	sxtb	r2, r3
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	f003 030f 	and.w	r3, r3, #15
 8000b9e:	b25b      	sxtb	r3, r3
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	b25b      	sxtb	r3, r3
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000ba8:	7fbb      	ldrb	r3, [r7, #30]
 8000baa:	3320      	adds	r3, #32
 8000bac:	443b      	add	r3, r7
 8000bae:	7f3a      	ldrb	r2, [r7, #28]
 8000bb0:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000bb4:	7fbb      	ldrb	r3, [r7, #30]
 8000bb6:	7efa      	ldrb	r2, [r7, #27]
 8000bb8:	3320      	adds	r3, #32
 8000bba:	443b      	add	r3, r7
 8000bbc:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000bc0:	7fbb      	ldrb	r3, [r7, #30]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	77bb      	strb	r3, [r7, #30]
		}

		if (rslt == BME680_OK)
 8000bc6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d109      	bne.n	8000be2 <bme680_set_sensor_settings+0x37c>
			rslt = bme680_set_regs(reg_array, data_array, count, dev);
 8000bce:	7fba      	ldrb	r2, [r7, #30]
 8000bd0:	f107 010c 	add.w	r1, r7, #12
 8000bd4:	f107 0014 	add.w	r0, r7, #20
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	f7ff fd7a 	bl	80006d2 <bme680_set_regs>
 8000bde:	4603      	mov	r3, r0
 8000be0:	77fb      	strb	r3, [r7, #31]

		/* Restore previous intended power mode */
		dev->power_mode = intended_power_mode;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	7f7a      	ldrb	r2, [r7, #29]
 8000be6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}

	return rslt;
 8000bea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3720      	adds	r7, #32
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <bme680_set_sensor_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bme680_set_sensor_mode(struct bme680_dev *dev)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t tmp_pow_mode;
	uint8_t pow_mode = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	73bb      	strb	r3, [r7, #14]
	uint8_t reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8000c02:	2374      	movs	r3, #116	; 0x74
 8000c04:	733b      	strb	r3, [r7, #12]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f000 ff5c 	bl	8001ac4 <null_ptr_check>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14c      	bne.n	8000cb2 <bme680_set_sensor_mode+0xbc>
		/* Call repeatedly until in sleep */
		do {
			rslt = bme680_get_regs(BME680_CONF_T_P_MODE_ADDR, &tmp_pow_mode, 1, dev);
 8000c18:	f107 010d 	add.w	r1, r7, #13
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2201      	movs	r2, #1
 8000c20:	2074      	movs	r0, #116	; 0x74
 8000c22:	f7ff fd17 	bl	8000654 <bme680_get_regs>
 8000c26:	4603      	mov	r3, r0
 8000c28:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8000c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d119      	bne.n	8000c66 <bme680_set_sensor_mode+0x70>
				/* Put to sleep before changing mode */
				pow_mode = (tmp_pow_mode & BME680_MODE_MSK);
 8000c32:	7b7b      	ldrb	r3, [r7, #13]
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	73bb      	strb	r3, [r7, #14]

				if (pow_mode != BME680_SLEEP_MODE) {
 8000c3a:	7bbb      	ldrb	r3, [r7, #14]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d012      	beq.n	8000c66 <bme680_set_sensor_mode+0x70>
					tmp_pow_mode = tmp_pow_mode & (~BME680_MODE_MSK); /* Set to sleep */
 8000c40:	7b7b      	ldrb	r3, [r7, #13]
 8000c42:	f023 0303 	bic.w	r3, r3, #3
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	737b      	strb	r3, [r7, #13]
					rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000c4a:	f107 010d 	add.w	r1, r7, #13
 8000c4e:	f107 000c 	add.w	r0, r7, #12
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2201      	movs	r2, #1
 8000c56:	f7ff fd3c 	bl	80006d2 <bme680_set_regs>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	73fb      	strb	r3, [r7, #15]
					dev->delay_ms(BME680_POLL_PERIOD_MS);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c62:	200a      	movs	r0, #10
 8000c64:	4798      	blx	r3
				}
			}
		} while (pow_mode != BME680_SLEEP_MODE);
 8000c66:	7bbb      	ldrb	r3, [r7, #14]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1d5      	bne.n	8000c18 <bme680_set_sensor_mode+0x22>

		/* Already in sleep */
		if (dev->power_mode != BME680_SLEEP_MODE) {
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d01d      	beq.n	8000cb2 <bme680_set_sensor_mode+0xbc>
			tmp_pow_mode = (tmp_pow_mode & ~BME680_MODE_MSK) | (dev->power_mode & BME680_MODE_MSK);
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	b25b      	sxtb	r3, r3
 8000c7a:	f023 0303 	bic.w	r3, r3, #3
 8000c7e:	b25a      	sxtb	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c86:	b25b      	sxtb	r3, r3
 8000c88:	f003 0303 	and.w	r3, r3, #3
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	737b      	strb	r3, [r7, #13]
			if (rslt == BME680_OK)
 8000c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d109      	bne.n	8000cb2 <bme680_set_sensor_mode+0xbc>
				rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000c9e:	f107 010d 	add.w	r1, r7, #13
 8000ca2:	f107 000c 	add.w	r0, r7, #12
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f7ff fd12 	bl	80006d2 <bme680_set_regs>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <bme680_get_profile_dur>:

/*!
 * @brief This API is used to get the profile duration of the sensor.
 */
void bme680_get_profile_dur(uint16_t *duration, const struct bme680_dev *dev)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b087      	sub	sp, #28
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	6039      	str	r1, [r7, #0]
	uint32_t tph_dur; /* Calculate in us */
	uint32_t meas_cycles;
	uint8_t os_to_meas_cycles[6] = {0, 1, 2, 4, 8, 16};
 8000cca:	4a2c      	ldr	r2, [pc, #176]	; (8000d7c <bme680_get_profile_dur+0xbc>)
 8000ccc:	f107 0308 	add.w	r3, r7, #8
 8000cd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cd4:	6018      	str	r0, [r3, #0]
 8000cd6:	3304      	adds	r3, #4
 8000cd8:	8019      	strh	r1, [r3, #0]

	meas_cycles = os_to_meas_cycles[dev->tph_sett.os_temp];
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000ce0:	3318      	adds	r3, #24
 8000ce2:	443b      	add	r3, r7
 8000ce4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000ce8:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_pres];
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000cf0:	3318      	adds	r3, #24
 8000cf2:	443b      	add	r3, r7
 8000cf4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_hum];
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000d06:	3318      	adds	r3, #24
 8000d08:	443b      	add	r3, r7
 8000d0a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	4413      	add	r3, r2
 8000d14:	617b      	str	r3, [r7, #20]

	/* TPH measurement duration */
	tph_dur = meas_cycles * UINT32_C(1963);
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	f240 72ab 	movw	r2, #1963	; 0x7ab
 8000d1c:	fb02 f303 	mul.w	r3, r2, r3
 8000d20:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	f203 7374 	addw	r3, r3, #1908	; 0x774
 8000d28:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	f603 1351 	addw	r3, r3, #2385	; 0x951
 8000d30:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(500); /* Get it to the closest whole number.*/
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000d38:	613b      	str	r3, [r7, #16]
	tph_dur /= UINT32_C(1000); /* Convert to ms */
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4a10      	ldr	r2, [pc, #64]	; (8000d80 <bme680_get_profile_dur+0xc0>)
 8000d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d42:	099b      	lsrs	r3, r3, #6
 8000d44:	613b      	str	r3, [r7, #16]

	tph_dur += UINT32_C(1); /* Wake up duration of 1ms */
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	613b      	str	r3, [r7, #16]

	*duration = (uint16_t) tph_dur;
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	801a      	strh	r2, [r3, #0]

	/* Get the gas duration only when the run gas is enabled */
	if (dev->gas_sett.run_gas) {
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d008      	beq.n	8000d70 <bme680_get_profile_dur+0xb0>
		/* The remaining time should be used for heating */
		*duration += dev->gas_sett.heatr_dur;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	881a      	ldrh	r2, [r3, #0]
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000d68:	4413      	add	r3, r2
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	801a      	strh	r2, [r3, #0]
	}
}
 8000d70:	bf00      	nop
 8000d72:	371c      	adds	r7, #28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	08006e58 	.word	0x08006e58
 8000d80:	10624dd3 	.word	0x10624dd3

08000d84 <bme680_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme680_data
 * structure instance passed by the user.
 */
int8_t bme680_get_sensor_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000d8e:	6838      	ldr	r0, [r7, #0]
 8000d90:	f000 fe98 	bl	8001ac4 <null_ptr_check>
 8000d94:	4603      	mov	r3, r0
 8000d96:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000d98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d117      	bne.n	8000dd0 <bme680_get_sensor_data+0x4c>
		/* Reading the sensor data in forced mode only */
		rslt = read_field_data(data, dev);
 8000da0:	6839      	ldr	r1, [r7, #0]
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f000 fd05 	bl	80017b2 <read_field_data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 8000dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10d      	bne.n	8000dd0 <bme680_get_sensor_data+0x4c>
			if (data->status & BME680_NEW_DATA_MSK)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b25b      	sxtb	r3, r3
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	da04      	bge.n	8000dc8 <bme680_get_sensor_data+0x44>
				dev->new_fields = 1;
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000dc6:	e003      	b.n	8000dd0 <bme680_get_sensor_data+0x4c>
			else
				dev->new_fields = 0;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		}
	}

	return rslt;
 8000dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <get_calib_data>:

/*!
 * @brief This internal API is used to read the calibrated data from the sensor.
 */
static int8_t get_calib_data(struct bme680_dev *dev)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08e      	sub	sp, #56	; 0x38
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t coeff_array[BME680_COEFF_SIZE] = { 0 };
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	2225      	movs	r2, #37	; 0x25
 8000dee:	2100      	movs	r1, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f005 fc4d 	bl	8006690 <memset>
	uint8_t temp_var = 0; /* Temporary variable */
 8000df6:	2300      	movs	r3, #0
 8000df8:	72fb      	strb	r3, [r7, #11]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f000 fe62 	bl	8001ac4 <null_ptr_check>
 8000e00:	4603      	mov	r3, r0
 8000e02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (rslt == BME680_OK) {
 8000e06:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f040 810c 	bne.w	8001028 <get_calib_data+0x24c>
		rslt = bme680_get_regs(BME680_COEFF_ADDR1, coeff_array, BME680_COEFF_ADDR1_LEN, dev);
 8000e10:	f107 010c 	add.w	r1, r7, #12
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2219      	movs	r2, #25
 8000e18:	2089      	movs	r0, #137	; 0x89
 8000e1a:	f7ff fc1b 	bl	8000654 <bme680_get_regs>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Append the second half in the same array */
		if (rslt == BME680_OK)
 8000e24:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d10b      	bne.n	8000e44 <get_calib_data+0x68>
			rslt = bme680_get_regs(BME680_COEFF_ADDR2, &coeff_array[BME680_COEFF_ADDR1_LEN]
 8000e2c:	f107 030c 	add.w	r3, r7, #12
 8000e30:	f103 0119 	add.w	r1, r3, #25
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2210      	movs	r2, #16
 8000e38:	20e1      	movs	r0, #225	; 0xe1
 8000e3a:	f7ff fc0b 	bl	8000654 <bme680_get_regs>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			, BME680_COEFF_ADDR2_LEN, dev);

		/* Temperature related coefficients */
		dev->calib.par_t1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T1_MSB_REG],
 8000e44:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000e48:	021b      	lsls	r3, r3, #8
 8000e4a:	b21a      	sxth	r2, r3
 8000e4c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	82da      	strh	r2, [r3, #22]
			coeff_array[BME680_T1_LSB_REG]));
		dev->calib.par_t2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T2_MSB_REG],
 8000e5c:	7bbb      	ldrb	r3, [r7, #14]
 8000e5e:	021b      	lsls	r3, r3, #8
 8000e60:	b21a      	sxth	r2, r3
 8000e62:	7b7b      	ldrb	r3, [r7, #13]
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	831a      	strh	r2, [r3, #24]
			coeff_array[BME680_T2_LSB_REG]));
		dev->calib.par_t3 = (int8_t) (coeff_array[BME680_T3_REG]);
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	b25a      	sxtb	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	769a      	strb	r2, [r3, #26]

		/* Pressure related coefficients */
		dev->calib.par_p1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P1_MSB_REG],
 8000e76:	7cbb      	ldrb	r3, [r7, #18]
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	b21a      	sxth	r2, r3
 8000e7c:	7c7b      	ldrb	r3, [r7, #17]
 8000e7e:	b21b      	sxth	r3, r3
 8000e80:	4313      	orrs	r3, r2
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	839a      	strh	r2, [r3, #28]
			coeff_array[BME680_P1_LSB_REG]));
		dev->calib.par_p2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P2_MSB_REG],
 8000e8a:	7d3b      	ldrb	r3, [r7, #20]
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	b21a      	sxth	r2, r3
 8000e90:	7cfb      	ldrb	r3, [r7, #19]
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	4313      	orrs	r3, r2
 8000e96:	b21a      	sxth	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	83da      	strh	r2, [r3, #30]
			coeff_array[BME680_P2_LSB_REG]));
		dev->calib.par_p3 = (int8_t) coeff_array[BME680_P3_REG];
 8000e9c:	7d7b      	ldrb	r3, [r7, #21]
 8000e9e:	b25a      	sxtb	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f883 2020 	strb.w	r2, [r3, #32]
		dev->calib.par_p4 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P4_MSB_REG],
 8000ea6:	7e3b      	ldrb	r3, [r7, #24]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	7dfb      	ldrb	r3, [r7, #23]
 8000eae:	b21b      	sxth	r3, r3
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	845a      	strh	r2, [r3, #34]	; 0x22
			coeff_array[BME680_P4_LSB_REG]));
		dev->calib.par_p5 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P5_MSB_REG],
 8000eb8:	7ebb      	ldrb	r3, [r7, #26]
 8000eba:	021b      	lsls	r3, r3, #8
 8000ebc:	b21a      	sxth	r2, r3
 8000ebe:	7e7b      	ldrb	r3, [r7, #25]
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	b21a      	sxth	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	849a      	strh	r2, [r3, #36]	; 0x24
			coeff_array[BME680_P5_LSB_REG]));
		dev->calib.par_p6 = (int8_t) (coeff_array[BME680_P6_REG]);
 8000eca:	7f3b      	ldrb	r3, [r7, #28]
 8000ecc:	b25a      	sxtb	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		dev->calib.par_p7 = (int8_t) (coeff_array[BME680_P7_REG]);
 8000ed4:	7efb      	ldrb	r3, [r7, #27]
 8000ed6:	b25a      	sxtb	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		dev->calib.par_p8 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P8_MSB_REG],
 8000ede:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ee2:	021b      	lsls	r3, r3, #8
 8000ee4:	b21a      	sxth	r2, r3
 8000ee6:	7ffb      	ldrb	r3, [r7, #31]
 8000ee8:	b21b      	sxth	r3, r3
 8000eea:	4313      	orrs	r3, r2
 8000eec:	b21a      	sxth	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	851a      	strh	r2, [r3, #40]	; 0x28
			coeff_array[BME680_P8_LSB_REG]));
		dev->calib.par_p9 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P9_MSB_REG],
 8000ef2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000ef6:	021b      	lsls	r3, r3, #8
 8000ef8:	b21a      	sxth	r2, r3
 8000efa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000efe:	b21b      	sxth	r3, r3
 8000f00:	4313      	orrs	r3, r2
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	855a      	strh	r2, [r3, #42]	; 0x2a
			coeff_array[BME680_P9_LSB_REG]));
		dev->calib.par_p10 = (uint8_t) (coeff_array[BME680_P10_REG]);
 8000f08:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

		/* Humidity related coefficients */
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8000f12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f16:	011b      	lsls	r3, r3, #4
			| (coeff_array[BME680_H1_LSB_REG] & BME680_BIT_H1_DATA_MSK));
 8000f18:	b21a      	sxth	r2, r3
 8000f1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f1e:	b21b      	sxth	r3, r3
 8000f20:	f003 030f 	and.w	r3, r3, #15
 8000f24:	b21b      	sxth	r3, r3
 8000f26:	4313      	orrs	r3, r2
 8000f28:	b21b      	sxth	r3, r3
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	811a      	strh	r2, [r3, #8]
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8000f30:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000f34:	011b      	lsls	r3, r3, #4
			| ((coeff_array[BME680_H2_LSB_REG]) >> BME680_HUM_REG_SHIFT_VAL));
 8000f36:	b21a      	sxth	r2, r3
 8000f38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	4313      	orrs	r3, r2
 8000f44:	b21b      	sxth	r3, r3
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	815a      	strh	r2, [r3, #10]
		dev->calib.par_h3 = (int8_t) coeff_array[BME680_H3_REG];
 8000f4c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f50:	b25a      	sxtb	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	731a      	strb	r2, [r3, #12]
		dev->calib.par_h4 = (int8_t) coeff_array[BME680_H4_REG];
 8000f56:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000f5a:	b25a      	sxtb	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	735a      	strb	r2, [r3, #13]
		dev->calib.par_h5 = (int8_t) coeff_array[BME680_H5_REG];
 8000f60:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000f64:	b25a      	sxtb	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	739a      	strb	r2, [r3, #14]
		dev->calib.par_h6 = (uint8_t) coeff_array[BME680_H6_REG];
 8000f6a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	73da      	strb	r2, [r3, #15]
		dev->calib.par_h7 = (int8_t) coeff_array[BME680_H7_REG];
 8000f72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f76:	b25a      	sxtb	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	741a      	strb	r2, [r3, #16]

		/* Gas heater related coefficients */
		dev->calib.par_gh1 = (int8_t) coeff_array[BME680_GH1_REG];
 8000f7c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000f80:	b25a      	sxtb	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	745a      	strb	r2, [r3, #17]
		dev->calib.par_gh2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_GH2_MSB_REG],
 8000f86:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000f8a:	021b      	lsls	r3, r3, #8
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	825a      	strh	r2, [r3, #18]
			coeff_array[BME680_GH2_LSB_REG]));
		dev->calib.par_gh3 = (int8_t) coeff_array[BME680_GH3_REG];
 8000f9c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000fa0:	b25a      	sxtb	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	751a      	strb	r2, [r3, #20]

		/* Other coefficients */
		if (rslt == BME680_OK) {
 8000fa6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d135      	bne.n	800101a <get_calib_data+0x23e>
			rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_RANGE_ADDR, &temp_var, 1, dev);
 8000fae:	f107 010b 	add.w	r1, r7, #11
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f7ff fb4c 	bl	8000654 <bme680_get_regs>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			dev->calib.res_heat_range = ((temp_var & BME680_RHRANGE_MSK) / 16);
 8000fc2:	7afb      	ldrb	r3, [r7, #11]
 8000fc4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	da00      	bge.n	8000fce <get_calib_data+0x1f2>
 8000fcc:	330f      	adds	r3, #15
 8000fce:	111b      	asrs	r3, r3, #4
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			if (rslt == BME680_OK) {
 8000fd8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d11c      	bne.n	800101a <get_calib_data+0x23e>
				rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_VAL_ADDR, &temp_var, 1, dev);
 8000fe0:	f107 010b 	add.w	r1, r7, #11
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff fb33 	bl	8000654 <bme680_get_regs>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

				dev->calib.res_heat_val = (int8_t) temp_var;
 8000ff4:	7afb      	ldrb	r3, [r7, #11]
 8000ff6:	b25a      	sxtb	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				if (rslt == BME680_OK)
 8000ffe:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001002:	2b00      	cmp	r3, #0
 8001004:	d109      	bne.n	800101a <get_calib_data+0x23e>
					rslt = bme680_get_regs(BME680_ADDR_RANGE_SW_ERR_ADDR, &temp_var, 1, dev);
 8001006:	f107 010b 	add.w	r1, r7, #11
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2201      	movs	r2, #1
 800100e:	2004      	movs	r0, #4
 8001010:	f7ff fb20 	bl	8000654 <bme680_get_regs>
 8001014:	4603      	mov	r3, r0
 8001016:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
		}
		dev->calib.range_sw_err = ((int8_t) temp_var & (int8_t) BME680_RSERROR_MSK) / 16;
 800101a:	7afb      	ldrb	r3, [r7, #11]
 800101c:	b25b      	sxtb	r3, r3
 800101e:	111b      	asrs	r3, r3, #4
 8001020:	b25a      	sxtb	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}

	return rslt;
 8001028:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800102c:	4618      	mov	r0, r3
 800102e:	3738      	adds	r7, #56	; 0x38
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <set_gas_config>:

/*!
 * @brief This internal API is used to set the gas configuration of the sensor.
 */
static int8_t set_gas_config(struct bme680_dev *dev)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f000 fd41 	bl	8001ac4 <null_ptr_check>
 8001042:	4603      	mov	r3, r0
 8001044:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d132      	bne.n	80010b4 <set_gas_config+0x80>

		uint8_t reg_addr[2] = {0};
 800104e:	2300      	movs	r3, #0
 8001050:	81bb      	strh	r3, [r7, #12]
		uint8_t reg_data[2] = {0};
 8001052:	2300      	movs	r3, #0
 8001054:	813b      	strh	r3, [r7, #8]

		if (dev->power_mode == BME680_FORCED_MODE) {
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800105c:	2b01      	cmp	r3, #1
 800105e:	d119      	bne.n	8001094 <set_gas_config+0x60>
			reg_addr[0] = BME680_RES_HEAT0_ADDR;
 8001060:	235a      	movs	r3, #90	; 0x5a
 8001062:	733b      	strb	r3, [r7, #12]
			reg_data[0] = calc_heater_res(dev->gas_sett.heatr_temp, dev);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 faff 	bl	8001670 <calc_heater_res>
 8001072:	4603      	mov	r3, r0
 8001074:	723b      	strb	r3, [r7, #8]
			reg_addr[1] = BME680_GAS_WAIT0_ADDR;
 8001076:	2364      	movs	r3, #100	; 0x64
 8001078:	737b      	strb	r3, [r7, #13]
			reg_data[1] = calc_heater_dur(dev->gas_sett.heatr_dur);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fb71 	bl	8001768 <calc_heater_dur>
 8001086:	4603      	mov	r3, r0
 8001088:	727b      	strb	r3, [r7, #9]
			dev->gas_sett.nb_conv = 0;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001092:	e001      	b.n	8001098 <set_gas_config+0x64>
		} else {
			rslt = BME680_W_DEFINE_PWR_MODE;
 8001094:	2301      	movs	r3, #1
 8001096:	73fb      	strb	r3, [r7, #15]
		}
		if (rslt == BME680_OK)
 8001098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d109      	bne.n	80010b4 <set_gas_config+0x80>
			rslt = bme680_set_regs(reg_addr, reg_data, 2, dev);
 80010a0:	f107 0108 	add.w	r1, r7, #8
 80010a4:	f107 000c 	add.w	r0, r7, #12
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2202      	movs	r2, #2
 80010ac:	f7ff fb11 	bl	80006d2 <bme680_set_regs>
 80010b0:	4603      	mov	r3, r0
 80010b2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80010b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <calc_temperature>:

/*!
 * @brief This internal API is used to calculate the temperature value.
 */
static int16_t calc_temperature(uint32_t temp_adc, struct bme680_dev *dev)
{
 80010c0:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80010c4:	b091      	sub	sp, #68	; 0x44
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	61f8      	str	r0, [r7, #28]
 80010ca:	61b9      	str	r1, [r7, #24]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int16_t calc_temp;

	var1 = ((int32_t) temp_adc >> 3) - ((int32_t) dev->calib.par_t1 << 1);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	10da      	asrs	r2, r3, #3
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	8adb      	ldrh	r3, [r3, #22]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	17da      	asrs	r2, r3, #31
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	607a      	str	r2, [r7, #4]
 80010de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010e2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	var2 = (var1 * (int32_t) dev->calib.par_t2) >> 11;
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	17da      	asrs	r2, r3, #31
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	617a      	str	r2, [r7, #20]
 80010f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010fa:	460a      	mov	r2, r1
 80010fc:	fb02 f203 	mul.w	r2, r2, r3
 8001100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001102:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001106:	4601      	mov	r1, r0
 8001108:	fb01 f303 	mul.w	r3, r1, r3
 800110c:	4413      	add	r3, r2
 800110e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001110:	6939      	ldr	r1, [r7, #16]
 8001112:	fba2 4501 	umull	r4, r5, r2, r1
 8001116:	442b      	add	r3, r5
 8001118:	461d      	mov	r5, r3
 800111a:	f04f 0200 	mov.w	r2, #0
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	0ae2      	lsrs	r2, r4, #11
 8001124:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
 8001128:	12eb      	asrs	r3, r5, #11
 800112a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var3 = ((var1 >> 1) * (var1 >> 1)) >> 12;
 800112e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	f04f 0100 	mov.w	r1, #0
 800113a:	0850      	lsrs	r0, r2, #1
 800113c:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8001140:	1059      	asrs	r1, r3, #1
 8001142:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	0862      	lsrs	r2, r4, #1
 8001150:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8001154:	106b      	asrs	r3, r5, #1
 8001156:	fb02 f501 	mul.w	r5, r2, r1
 800115a:	fb00 f403 	mul.w	r4, r0, r3
 800115e:	442c      	add	r4, r5
 8001160:	fba0 ab02 	umull	sl, fp, r0, r2
 8001164:	eb04 030b 	add.w	r3, r4, fp
 8001168:	469b      	mov	fp, r3
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	ea4f 321a 	mov.w	r2, sl, lsr #12
 8001176:	ea42 520b 	orr.w	r2, r2, fp, lsl #20
 800117a:	ea4f 332b 	mov.w	r3, fp, asr #12
 800117e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = ((var3) * ((int32_t) dev->calib.par_t3 << 4)) >> 14;
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	f993 301a 	ldrsb.w	r3, [r3, #26]
 8001188:	011b      	lsls	r3, r3, #4
 800118a:	17da      	asrs	r2, r3, #31
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	60fa      	str	r2, [r7, #12]
 8001190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001192:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001196:	462a      	mov	r2, r5
 8001198:	fb02 f203 	mul.w	r2, r2, r3
 800119c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800119e:	4621      	mov	r1, r4
 80011a0:	fb01 f303 	mul.w	r3, r1, r3
 80011a4:	4413      	add	r3, r2
 80011a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011a8:	4621      	mov	r1, r4
 80011aa:	fba2 8901 	umull	r8, r9, r2, r1
 80011ae:	444b      	add	r3, r9
 80011b0:	4699      	mov	r9, r3
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	ea4f 3298 	mov.w	r2, r8, lsr #14
 80011be:	ea42 4289 	orr.w	r2, r2, r9, lsl #18
 80011c2:	ea4f 33a9 	mov.w	r3, r9, asr #14
 80011c6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	dev->calib.t_fine = (int32_t) (var2 + var3);
 80011ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	4413      	add	r3, r2
 80011d0:	461a      	mov	r2, r3
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	631a      	str	r2, [r3, #48]	; 0x30
	calc_temp = (int16_t) (((dev->calib.t_fine * 5) + 128) >> 8);
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011da:	4613      	mov	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	3380      	adds	r3, #128	; 0x80
 80011e2:	121b      	asrs	r3, r3, #8
 80011e4:	84fb      	strh	r3, [r7, #38]	; 0x26

	return calc_temp;
 80011e6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3744      	adds	r7, #68	; 0x44
 80011ee:	46bd      	mov	sp, r7
 80011f0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80011f4:	4770      	bx	lr

080011f6 <calc_pressure>:

/*!
 * @brief This internal API is used to calculate the pressure value.
 */
static uint32_t calc_pressure(uint32_t pres_adc, const struct bme680_dev *dev)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b087      	sub	sp, #28
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t var3;
	int32_t pressure_comp;

	var1 = (((int32_t)dev->calib.t_fine) >> 1) - 64000;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001204:	105b      	asrs	r3, r3, #1
 8001206:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 800120a:	613b      	str	r3, [r7, #16]
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	109b      	asrs	r3, r3, #2
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	1092      	asrs	r2, r2, #2
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	12db      	asrs	r3, r3, #11
		(int32_t)dev->calib.par_p6) >> 2;
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	f992 2026 	ldrsb.w	r2, [r2, #38]	; 0x26
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	109b      	asrs	r3, r3, #2
 8001226:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1 * (int32_t)dev->calib.par_p5) << 1);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800122e:	461a      	mov	r2, r3
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	fb02 f303 	mul.w	r3, r2, r3
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	4413      	add	r3, r2
 800123c:	60fb      	str	r3, [r7, #12]
	var2 = (var2 >> 2) + ((int32_t)dev->calib.par_p4 << 16);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	109a      	asrs	r2, r3, #2
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001248:	041b      	lsls	r3, r3, #16
 800124a:	4413      	add	r3, r2
 800124c:	60fb      	str	r3, [r7, #12]
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	109b      	asrs	r3, r3, #2
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	1092      	asrs	r2, r2, #2
 8001256:	fb02 f303 	mul.w	r3, r2, r3
 800125a:	135b      	asrs	r3, r3, #13
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	f992 2020 	ldrsb.w	r2, [r2, #32]
 8001262:	0152      	lsls	r2, r2, #5
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 8001264:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 8001268:	10da      	asrs	r2, r3, #3
		(((int32_t)dev->calib.par_p2 * var1) >> 1);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001270:	4619      	mov	r1, r3
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	fb01 f303 	mul.w	r3, r1, r3
 8001278:	105b      	asrs	r3, r3, #1
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 800127a:	4413      	add	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
	var1 = var1 >> 18;
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	149b      	asrs	r3, r3, #18
 8001282:	613b      	str	r3, [r7, #16]
	var1 = ((32768 + var1) * (int32_t)dev->calib.par_p1) >> 15;
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	8b92      	ldrh	r2, [r2, #28]
 800128e:	fb02 f303 	mul.w	r3, r2, r3
 8001292:	13db      	asrs	r3, r3, #15
 8001294:	613b      	str	r3, [r7, #16]
	pressure_comp = 1048576 - pres_adc;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800129c:	617b      	str	r3, [r7, #20]
	pressure_comp = (int32_t)((pressure_comp - (var2 >> 12)) * ((uint32_t)3125));
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	131b      	asrs	r3, r3, #12
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	461a      	mov	r2, r3
 80012a8:	f640 4335 	movw	r3, #3125	; 0xc35
 80012ac:	fb02 f303 	mul.w	r3, r2, r3
 80012b0:	617b      	str	r3, [r7, #20]
	if (pressure_comp >= BME680_MAX_OVERFLOW_VAL)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012b8:	db06      	blt.n	80012c8 <calc_pressure+0xd2>
		pressure_comp = ((pressure_comp / var1) << 1);
 80012ba:	697a      	ldr	r2, [r7, #20]
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	fb92 f3f3 	sdiv	r3, r2, r3
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	e005      	b.n	80012d4 <calc_pressure+0xde>
	else
		pressure_comp = ((pressure_comp << 1) / var1);
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	005a      	lsls	r2, r3, #1
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	fb92 f3f3 	sdiv	r3, r2, r3
 80012d2:	617b      	str	r3, [r7, #20]
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80012da:	4619      	mov	r1, r3
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	10db      	asrs	r3, r3, #3
		(pressure_comp >> 3)) >> 13)) >> 12;
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	10d2      	asrs	r2, r2, #3
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80012e4:	fb02 f303 	mul.w	r3, r2, r3
		(pressure_comp >> 3)) >> 13)) >> 12;
 80012e8:	135b      	asrs	r3, r3, #13
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80012ea:	fb01 f303 	mul.w	r3, r1, r3
 80012ee:	131b      	asrs	r3, r3, #12
 80012f0:	613b      	str	r3, [r7, #16]
	var2 = ((int32_t)(pressure_comp >> 2) *
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	109b      	asrs	r3, r3, #2
		(int32_t)dev->calib.par_p8) >> 13;
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	f9b2 2028 	ldrsh.w	r2, [r2, #40]	; 0x28
	var2 = ((int32_t)(pressure_comp >> 2) *
 80012fc:	fb02 f303 	mul.w	r3, r2, r3
 8001300:	135b      	asrs	r3, r3, #13
 8001302:	60fb      	str	r3, [r7, #12]
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	121b      	asrs	r3, r3, #8
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	1212      	asrs	r2, r2, #8
 800130c:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)(pressure_comp >> 8) *
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	1212      	asrs	r2, r2, #8
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001314:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)dev->calib.par_p10) >> 17;
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
		(int32_t)(pressure_comp >> 8) *
 800131e:	fb02 f303 	mul.w	r3, r2, r3
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001322:	145b      	asrs	r3, r3, #17
 8001324:	60bb      	str	r3, [r7, #8]

	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	441a      	add	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	441a      	add	r2, r3
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8001336:	01db      	lsls	r3, r3, #7
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8001338:	4413      	add	r3, r2
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 800133a:	111b      	asrs	r3, r3, #4
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	4413      	add	r3, r2
 8001340:	617b      	str	r3, [r7, #20]

	return (uint32_t)pressure_comp;
 8001342:	697b      	ldr	r3, [r7, #20]

}
 8001344:	4618      	mov	r0, r3
 8001346:	371c      	adds	r7, #28
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <calc_humidity>:

/*!
 * @brief This internal API is used to calculate the humidity value.
 */
static uint32_t calc_humidity(uint16_t hum_adc, const struct bme680_dev *dev)
{
 8001350:	b490      	push	{r4, r7}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	6039      	str	r1, [r7, #0]
 800135a:	80fb      	strh	r3, [r7, #6]
	int32_t var5;
	int32_t var6;
	int32_t temp_scaled;
	int32_t calc_hum;

	temp_scaled = (((int32_t) dev->calib.t_fine * 5) + 128) >> 8;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	3380      	adds	r3, #128	; 0x80
 8001368:	121b      	asrs	r3, r3, #8
 800136a:	623b      	str	r3, [r7, #32]
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 800136c:	88fa      	ldrh	r2, [r7, #6]
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	891b      	ldrh	r3, [r3, #8]
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	1ad2      	subs	r2, r2, r3
		- (((temp_scaled * (int32_t) dev->calib.par_h3) / ((int32_t) 100)) >> 1);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800137c:	4619      	mov	r1, r3
 800137e:	6a3b      	ldr	r3, [r7, #32]
 8001380:	fb01 f303 	mul.w	r3, r1, r3
 8001384:	493d      	ldr	r1, [pc, #244]	; (800147c <calc_humidity+0x12c>)
 8001386:	fb81 0103 	smull	r0, r1, r1, r3
 800138a:	1149      	asrs	r1, r1, #5
 800138c:	17db      	asrs	r3, r3, #31
 800138e:	1acb      	subs	r3, r1, r3
 8001390:	105b      	asrs	r3, r3, #1
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	61fb      	str	r3, [r7, #28]
	var2 = ((int32_t) dev->calib.par_h2
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	895b      	ldrh	r3, [r3, #10]
 800139a:	4618      	mov	r0, r3
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80013a2:	461a      	mov	r2, r3
 80013a4:	6a3b      	ldr	r3, [r7, #32]
 80013a6:	fb02 f303 	mul.w	r3, r2, r3
 80013aa:	4a34      	ldr	r2, [pc, #208]	; (800147c <calc_humidity+0x12c>)
 80013ac:	fb82 1203 	smull	r1, r2, r2, r3
 80013b0:	1152      	asrs	r2, r2, #5
 80013b2:	17db      	asrs	r3, r3, #31
 80013b4:	1ad2      	subs	r2, r2, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	f993 300e 	ldrsb.w	r3, [r3, #14]
 80013bc:	4619      	mov	r1, r3
 80013be:	6a3b      	ldr	r3, [r7, #32]
 80013c0:	fb01 f303 	mul.w	r3, r1, r3
 80013c4:	492d      	ldr	r1, [pc, #180]	; (800147c <calc_humidity+0x12c>)
 80013c6:	fb81 4103 	smull	r4, r1, r1, r3
 80013ca:	1149      	asrs	r1, r1, #5
 80013cc:	17db      	asrs	r3, r3, #31
 80013ce:	1acb      	subs	r3, r1, r3
 80013d0:	6a39      	ldr	r1, [r7, #32]
 80013d2:	fb01 f303 	mul.w	r3, r1, r3
 80013d6:	119b      	asrs	r3, r3, #6
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 80013d8:	4928      	ldr	r1, [pc, #160]	; (800147c <calc_humidity+0x12c>)
 80013da:	fb81 4103 	smull	r4, r1, r1, r3
 80013de:	1149      	asrs	r1, r1, #5
 80013e0:	17db      	asrs	r3, r3, #31
 80013e2:	1acb      	subs	r3, r1, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 80013e4:	4413      	add	r3, r2
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 80013e6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 80013ea:	fb00 f303 	mul.w	r3, r0, r3
	var2 = ((int32_t) dev->calib.par_h2
 80013ee:	129b      	asrs	r3, r3, #10
 80013f0:	61bb      	str	r3, [r7, #24]
	var3 = var1 * var2;
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	fb02 f303 	mul.w	r3, r2, r3
 80013fa:	617b      	str	r3, [r7, #20]
	var4 = (int32_t) dev->calib.par_h6 << 7;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	7bdb      	ldrb	r3, [r3, #15]
 8001400:	01db      	lsls	r3, r3, #7
 8001402:	613b      	str	r3, [r7, #16]
	var4 = ((var4) + ((temp_scaled * (int32_t) dev->calib.par_h7) / ((int32_t) 100))) >> 4;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800140a:	461a      	mov	r2, r3
 800140c:	6a3b      	ldr	r3, [r7, #32]
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	4a1a      	ldr	r2, [pc, #104]	; (800147c <calc_humidity+0x12c>)
 8001414:	fb82 1203 	smull	r1, r2, r2, r3
 8001418:	1152      	asrs	r2, r2, #5
 800141a:	17db      	asrs	r3, r3, #31
 800141c:	1ad2      	subs	r2, r2, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4413      	add	r3, r2
 8001422:	111b      	asrs	r3, r3, #4
 8001424:	613b      	str	r3, [r7, #16]
	var5 = ((var3 >> 14) * (var3 >> 14)) >> 10;
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	139b      	asrs	r3, r3, #14
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	1392      	asrs	r2, r2, #14
 800142e:	fb02 f303 	mul.w	r3, r2, r3
 8001432:	129b      	asrs	r3, r3, #10
 8001434:	60fb      	str	r3, [r7, #12]
	var6 = (var4 * var5) >> 1;
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	fb02 f303 	mul.w	r3, r2, r3
 800143e:	105b      	asrs	r3, r3, #1
 8001440:	60bb      	str	r3, [r7, #8]
	calc_hum = (((var3 + var6) >> 10) * ((int32_t) 1000)) >> 12;
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	4413      	add	r3, r2
 8001448:	129b      	asrs	r3, r3, #10
 800144a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800144e:	fb02 f303 	mul.w	r3, r2, r3
 8001452:	131b      	asrs	r3, r3, #12
 8001454:	627b      	str	r3, [r7, #36]	; 0x24

	if (calc_hum > 100000) /* Cap at 100%rH */
 8001456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001458:	4a09      	ldr	r2, [pc, #36]	; (8001480 <calc_humidity+0x130>)
 800145a:	4293      	cmp	r3, r2
 800145c:	dd02      	ble.n	8001464 <calc_humidity+0x114>
		calc_hum = 100000;
 800145e:	4b08      	ldr	r3, [pc, #32]	; (8001480 <calc_humidity+0x130>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
 8001462:	e004      	b.n	800146e <calc_humidity+0x11e>
	else if (calc_hum < 0)
 8001464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001466:	2b00      	cmp	r3, #0
 8001468:	da01      	bge.n	800146e <calc_humidity+0x11e>
		calc_hum = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	; 0x24

	return (uint32_t) calc_hum;
 800146e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001470:	4618      	mov	r0, r3
 8001472:	3728      	adds	r7, #40	; 0x28
 8001474:	46bd      	mov	sp, r7
 8001476:	bc90      	pop	{r4, r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	51eb851f 	.word	0x51eb851f
 8001480:	000186a0 	.word	0x000186a0

08001484 <calc_gas_resistance>:

/*!
 * @brief This internal API is used to calculate the Gas Resistance value.
 */
static uint32_t calc_gas_resistance(uint16_t gas_res_adc, uint8_t gas_range, const struct bme680_dev *dev)
{
 8001484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001488:	b0bc      	sub	sp, #240	; 0xf0
 800148a:	af00      	add	r7, sp, #0
 800148c:	4603      	mov	r3, r0
 800148e:	64ba      	str	r2, [r7, #72]	; 0x48
 8001490:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001494:	460b      	mov	r3, r1
 8001496:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	int64_t var1;
	uint64_t var2;
	int64_t var3;
	uint32_t calc_gas_res;
	/**Look up table 1 for the possible gas range values */
	uint32_t lookupTable1[16] = { UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647),
 800149a:	4b73      	ldr	r3, [pc, #460]	; (8001668 <calc_gas_resistance+0x1e4>)
 800149c:	f107 0594 	add.w	r5, r7, #148	; 0x94
 80014a0:	461c      	mov	r4, r3
 80014a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014b2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2130303777),
		UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2143188679), UINT32_C(2136746228),
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2147483647) };
	/**Look up table 2 for the possible gas range values */
	uint32_t lookupTable2[16] = { UINT32_C(4096000000), UINT32_C(2048000000), UINT32_C(1024000000), UINT32_C(512000000),
 80014b6:	4b6d      	ldr	r3, [pc, #436]	; (800166c <calc_gas_resistance+0x1e8>)
 80014b8:	f107 0554 	add.w	r5, r7, #84	; 0x54
 80014bc:	461c      	mov	r4, r3
 80014be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014ce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(255744255), UINT32_C(127110228), UINT32_C(64000000), UINT32_C(32258064), UINT32_C(16016016),
		UINT32_C(8000000), UINT32_C(4000000), UINT32_C(2000000), UINT32_C(1000000), UINT32_C(500000),
		UINT32_C(250000), UINT32_C(125000) };

	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 80014d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014d4:	f993 3036 	ldrsb.w	r3, [r3, #54]	; 0x36
 80014d8:	b25b      	sxtb	r3, r3
 80014da:	17da      	asrs	r2, r3, #31
 80014dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80014de:	63fa      	str	r2, [r7, #60]	; 0x3c
 80014e0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80014e4:	4622      	mov	r2, r4
 80014e6:	462b      	mov	r3, r5
 80014e8:	f04f 0000 	mov.w	r0, #0
 80014ec:	f04f 0100 	mov.w	r1, #0
 80014f0:	0099      	lsls	r1, r3, #2
 80014f2:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80014f6:	0090      	lsls	r0, r2, #2
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4621      	mov	r1, r4
 80014fe:	1851      	adds	r1, r2, r1
 8001500:	6339      	str	r1, [r7, #48]	; 0x30
 8001502:	4629      	mov	r1, r5
 8001504:	eb43 0101 	adc.w	r1, r3, r1
 8001508:	6379      	str	r1, [r7, #52]	; 0x34
 800150a:	f240 533c 	movw	r3, #1340	; 0x53c
 800150e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001512:	4602      	mov	r2, r0
 8001514:	18d3      	adds	r3, r2, r3
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
 8001518:	460b      	mov	r3, r1
 800151a:	f143 0300 	adc.w	r3, r3, #0
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c
		((int64_t) lookupTable1[gas_range])) >> 16;
 8001520:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	33a8      	adds	r3, #168	; 0xa8
 8001528:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800152c:	4413      	add	r3, r2
 800152e:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8001532:	2200      	movs	r2, #0
 8001534:	643b      	str	r3, [r7, #64]	; 0x40
 8001536:	647a      	str	r2, [r7, #68]	; 0x44
	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 8001538:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800153c:	460b      	mov	r3, r1
 800153e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001542:	4622      	mov	r2, r4
 8001544:	fb02 f203 	mul.w	r2, r2, r3
 8001548:	e9c7 4510 	strd	r4, r5, [r7, #64]	; 0x40
 800154c:	462b      	mov	r3, r5
 800154e:	4604      	mov	r4, r0
 8001550:	460d      	mov	r5, r1
 8001552:	4621      	mov	r1, r4
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	4622      	mov	r2, r4
 800155c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800155e:	fba2 8901 	umull	r8, r9, r2, r1
 8001562:	444b      	add	r3, r9
 8001564:	4699      	mov	r9, r3
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8001572:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8001576:	ea4f 4329 	mov.w	r3, r9, asr #16
 800157a:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	var2 = (((int64_t) ((int64_t) gas_res_adc << 15) - (int64_t) (16777216)) + var1);
 800157e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001582:	2200      	movs	r2, #0
 8001584:	623b      	str	r3, [r7, #32]
 8001586:	627a      	str	r2, [r7, #36]	; 0x24
 8001588:	f04f 0200 	mov.w	r2, #0
 800158c:	f04f 0300 	mov.w	r3, #0
 8001590:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001594:	4629      	mov	r1, r5
 8001596:	03cb      	lsls	r3, r1, #15
 8001598:	4621      	mov	r1, r4
 800159a:	ea43 4351 	orr.w	r3, r3, r1, lsr #17
 800159e:	4621      	mov	r1, r4
 80015a0:	03ca      	lsls	r2, r1, #15
 80015a2:	f112 417f 	adds.w	r1, r2, #4278190080	; 0xff000000
 80015a6:	61b9      	str	r1, [r7, #24]
 80015a8:	f143 33ff 	adc.w	r3, r3, #4294967295
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80015b2:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80015b6:	4621      	mov	r1, r4
 80015b8:	1889      	adds	r1, r1, r2
 80015ba:	6139      	str	r1, [r7, #16]
 80015bc:	4629      	mov	r1, r5
 80015be:	eb43 0101 	adc.w	r1, r3, r1
 80015c2:	6179      	str	r1, [r7, #20]
 80015c4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80015c8:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
	var3 = (((int64_t) lookupTable2[gas_range] * (int64_t) var1) >> 9);
 80015cc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	33a8      	adds	r3, #168	; 0xa8
 80015d4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80015d8:	4413      	add	r3, r2
 80015da:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 80015de:	2200      	movs	r2, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	60fa      	str	r2, [r7, #12]
 80015e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80015e8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015ec:	462a      	mov	r2, r5
 80015ee:	fb02 f203 	mul.w	r2, r2, r3
 80015f2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015f6:	4621      	mov	r1, r4
 80015f8:	fb01 f303 	mul.w	r3, r1, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001602:	4621      	mov	r1, r4
 8001604:	fba2 ab01 	umull	sl, fp, r2, r1
 8001608:	445b      	add	r3, fp
 800160a:	469b      	mov	fp, r3
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	ea4f 225a 	mov.w	r2, sl, lsr #9
 8001618:	ea42 52cb 	orr.w	r2, r2, fp, lsl #23
 800161c:	ea4f 236b 	mov.w	r3, fp, asr #9
 8001620:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	calc_gas_res = (uint32_t) ((var3 + ((int64_t) var2 >> 1)) / (int64_t) var2);
 8001624:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	0842      	lsrs	r2, r0, #1
 8001632:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001636:	104b      	asrs	r3, r1, #1
 8001638:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800163c:	1814      	adds	r4, r2, r0
 800163e:	603c      	str	r4, [r7, #0]
 8001640:	414b      	adcs	r3, r1
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8001648:	e9d7 0100 	ldrd	r0, r1, [r7]
 800164c:	f7fe fe18 	bl	8000280 <__aeabi_ldivmod>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4613      	mov	r3, r2
 8001656:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	return calc_gas_res;
 800165a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
}
 800165e:	4618      	mov	r0, r3
 8001660:	37f0      	adds	r7, #240	; 0xf0
 8001662:	46bd      	mov	sp, r7
 8001664:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001668:	08006e60 	.word	0x08006e60
 800166c:	08006ea0 	.word	0x08006ea0

08001670 <calc_heater_res>:

/*!
 * @brief This internal API is used to calculate the Heat Resistance value.
 */
static uint8_t calc_heater_res(uint16_t temp, const struct bme680_dev *dev)
{
 8001670:	b480      	push	{r7}
 8001672:	b08b      	sub	sp, #44	; 0x2c
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	6039      	str	r1, [r7, #0]
 800167a:	80fb      	strh	r3, [r7, #6]
	int32_t var3;
	int32_t var4;
	int32_t var5;
	int32_t heatr_res_x100;

	if (temp > 400) /* Cap temperature */
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001682:	d902      	bls.n	800168a <calc_heater_res+0x1a>
		temp = 400;
 8001684:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001688:	80fb      	strh	r3, [r7, #6]

	var1 = (((int32_t) dev->amb_temp * dev->calib.par_gh3) / 1000) * 256;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001690:	461a      	mov	r2, r3
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001698:	fb02 f303 	mul.w	r3, r2, r3
 800169c:	4a2f      	ldr	r2, [pc, #188]	; (800175c <calc_heater_res+0xec>)
 800169e:	fb82 1203 	smull	r1, r2, r2, r3
 80016a2:	1192      	asrs	r2, r2, #6
 80016a4:	17db      	asrs	r3, r3, #31
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
	var2 = (dev->calib.par_gh1 + 784) * (((((dev->calib.par_gh2 + 154009) * temp * 5) / 100) + 3276800) / 10);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80016b2:	f503 7244 	add.w	r2, r3, #784	; 0x310
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80016bc:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80016c0:	f203 1399 	addw	r3, r3, #409	; 0x199
 80016c4:	88f9      	ldrh	r1, [r7, #6]
 80016c6:	fb01 f303 	mul.w	r3, r1, r3
 80016ca:	4925      	ldr	r1, [pc, #148]	; (8001760 <calc_heater_res+0xf0>)
 80016cc:	fb81 0103 	smull	r0, r1, r1, r3
 80016d0:	10c9      	asrs	r1, r1, #3
 80016d2:	17db      	asrs	r3, r3, #31
 80016d4:	1acb      	subs	r3, r1, r3
 80016d6:	f503 1348 	add.w	r3, r3, #3276800	; 0x320000
 80016da:	4921      	ldr	r1, [pc, #132]	; (8001760 <calc_heater_res+0xf0>)
 80016dc:	fb81 0103 	smull	r0, r1, r1, r3
 80016e0:	1089      	asrs	r1, r1, #2
 80016e2:	17db      	asrs	r3, r3, #31
 80016e4:	1acb      	subs	r3, r1, r3
 80016e6:	fb02 f303 	mul.w	r3, r2, r3
 80016ea:	623b      	str	r3, [r7, #32]
	var3 = var1 + (var2 / 2);
 80016ec:	6a3b      	ldr	r3, [r7, #32]
 80016ee:	0fda      	lsrs	r2, r3, #31
 80016f0:	4413      	add	r3, r2
 80016f2:	105b      	asrs	r3, r3, #1
 80016f4:	461a      	mov	r2, r3
 80016f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f8:	4413      	add	r3, r2
 80016fa:	61fb      	str	r3, [r7, #28]
	var4 = (var3 / (dev->calib.res_heat_range + 4));
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001702:	3304      	adds	r3, #4
 8001704:	69fa      	ldr	r2, [r7, #28]
 8001706:	fb92 f3f3 	sdiv	r3, r2, r3
 800170a:	61bb      	str	r3, [r7, #24]
	var5 = (131 * dev->calib.res_heat_val) + 65536;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 8001712:	461a      	mov	r2, r3
 8001714:	4613      	mov	r3, r2
 8001716:	019b      	lsls	r3, r3, #6
 8001718:	4413      	add	r3, r2
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	4413      	add	r3, r2
 800171e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001722:	617b      	str	r3, [r7, #20]
	heatr_res_x100 = (int32_t) (((var4 / var5) - 250) * 34);
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	fb92 f3f3 	sdiv	r3, r2, r3
 800172c:	f1a3 02fa 	sub.w	r2, r3, #250	; 0xfa
 8001730:	4613      	mov	r3, r2
 8001732:	011b      	lsls	r3, r3, #4
 8001734:	4413      	add	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	613b      	str	r3, [r7, #16]
	heatr_res = (uint8_t) ((heatr_res_x100 + 50) / 100);
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	3332      	adds	r3, #50	; 0x32
 800173e:	4a09      	ldr	r2, [pc, #36]	; (8001764 <calc_heater_res+0xf4>)
 8001740:	fb82 1203 	smull	r1, r2, r2, r3
 8001744:	1152      	asrs	r2, r2, #5
 8001746:	17db      	asrs	r3, r3, #31
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	73fb      	strb	r3, [r7, #15]

	return heatr_res;
 800174c:	7bfb      	ldrb	r3, [r7, #15]
}
 800174e:	4618      	mov	r0, r3
 8001750:	372c      	adds	r7, #44	; 0x2c
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	10624dd3 	.word	0x10624dd3
 8001760:	66666667 	.word	0x66666667
 8001764:	51eb851f 	.word	0x51eb851f

08001768 <calc_heater_dur>:

/*!
 * @brief This internal API is used to calculate the Heat duration value.
 */
static uint8_t calc_heater_dur(uint16_t dur)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	73fb      	strb	r3, [r7, #15]
	uint8_t durval;

	if (dur >= 0xfc0) {
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	f5b3 6f7c 	cmp.w	r3, #4032	; 0xfc0
 800177c:	d308      	bcc.n	8001790 <calc_heater_dur+0x28>
		durval = 0xff; /* Max duration*/
 800177e:	23ff      	movs	r3, #255	; 0xff
 8001780:	73bb      	strb	r3, [r7, #14]
 8001782:	e00f      	b.n	80017a4 <calc_heater_dur+0x3c>
	} else {
		while (dur > 0x3F) {
			dur = dur / 4;
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	089b      	lsrs	r3, r3, #2
 8001788:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	3301      	adds	r3, #1
 800178e:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	2b3f      	cmp	r3, #63	; 0x3f
 8001794:	d8f6      	bhi.n	8001784 <calc_heater_dur+0x1c>
		}
		durval = (uint8_t) (dur + (factor * 64));
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	b2da      	uxtb	r2, r3
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	019b      	lsls	r3, r3, #6
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	73bb      	strb	r3, [r7, #14]
	}

	return durval;
 80017a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <read_field_data>:

/*!
 * @brief This internal API is used to calculate the field data of sensor.
 */
static int8_t read_field_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b08a      	sub	sp, #40	; 0x28
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t buff[BME680_FIELD_LENGTH] = { 0 };
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	f107 030c 	add.w	r3, r7, #12
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t gas_range;
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res;
	uint8_t tries = 10;
 80017ce:	230a      	movs	r3, #10
 80017d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80017d4:	6838      	ldr	r0, [r7, #0]
 80017d6:	f000 f975 	bl	8001ac4 <null_ptr_check>
 80017da:	4603      	mov	r3, r0
 80017dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	do {
		if (rslt == BME680_OK) {
 80017e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f040 8087 	bne.w	80018f8 <read_field_data+0x146>
			rslt = bme680_get_regs(((uint8_t) (BME680_FIELD0_ADDR)), buff, (uint16_t) BME680_FIELD_LENGTH,
 80017ea:	f107 0108 	add.w	r1, r7, #8
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	220f      	movs	r2, #15
 80017f2:	201d      	movs	r0, #29
 80017f4:	f7fe ff2e 	bl	8000654 <bme680_get_regs>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				dev);

			data->status = buff[0] & BME680_NEW_DATA_MSK;
 80017fe:	7a3b      	ldrb	r3, [r7, #8]
 8001800:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001804:	b2da      	uxtb	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	701a      	strb	r2, [r3, #0]
			data->gas_index = buff[0] & BME680_GAS_INDEX_MSK;
 800180a:	7a3b      	ldrb	r3, [r7, #8]
 800180c:	f003 030f 	and.w	r3, r3, #15
 8001810:	b2da      	uxtb	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	705a      	strb	r2, [r3, #1]
			data->meas_index = buff[1];
 8001816:	7a7a      	ldrb	r2, [r7, #9]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	709a      	strb	r2, [r3, #2]

			/* read the raw data from the sensor */
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 800181c:	7abb      	ldrb	r3, [r7, #10]
 800181e:	031a      	lsls	r2, r3, #12
 8001820:	7afb      	ldrb	r3, [r7, #11]
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	4313      	orrs	r3, r2
				| ((uint32_t) buff[4] / 16));
 8001826:	7b3a      	ldrb	r2, [r7, #12]
 8001828:	0912      	lsrs	r2, r2, #4
 800182a:	b2d2      	uxtb	r2, r2
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 800182c:	4313      	orrs	r3, r2
 800182e:	623b      	str	r3, [r7, #32]
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8001830:	7b7b      	ldrb	r3, [r7, #13]
 8001832:	031a      	lsls	r2, r3, #12
 8001834:	7bbb      	ldrb	r3, [r7, #14]
 8001836:	011b      	lsls	r3, r3, #4
 8001838:	4313      	orrs	r3, r2
				| ((uint32_t) buff[7] / 16));
 800183a:	7bfa      	ldrb	r2, [r7, #15]
 800183c:	0912      	lsrs	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8001840:	4313      	orrs	r3, r2
 8001842:	61fb      	str	r3, [r7, #28]
			adc_hum = (uint16_t) (((uint32_t) buff[8] * 256) | (uint32_t) buff[9]);
 8001844:	7c3b      	ldrb	r3, [r7, #16]
 8001846:	b29b      	uxth	r3, r3
 8001848:	021b      	lsls	r3, r3, #8
 800184a:	b29a      	uxth	r2, r3
 800184c:	7c7b      	ldrb	r3, [r7, #17]
 800184e:	b29b      	uxth	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	837b      	strh	r3, [r7, #26]
			adc_gas_res = (uint16_t) ((uint32_t) buff[13] * 4 | (((uint32_t) buff[14]) / 64));
 8001854:	7d7b      	ldrb	r3, [r7, #21]
 8001856:	b29b      	uxth	r3, r3
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	b29a      	uxth	r2, r3
 800185c:	7dbb      	ldrb	r3, [r7, #22]
 800185e:	099b      	lsrs	r3, r3, #6
 8001860:	b2db      	uxtb	r3, r3
 8001862:	b29b      	uxth	r3, r3
 8001864:	4313      	orrs	r3, r2
 8001866:	833b      	strh	r3, [r7, #24]
			gas_range = buff[14] & BME680_GAS_RANGE_MSK;
 8001868:	7dbb      	ldrb	r3, [r7, #22]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	75fb      	strb	r3, [r7, #23]

			data->status |= buff[14] & BME680_GASM_VALID_MSK;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	b25a      	sxtb	r2, r3
 8001876:	7dbb      	ldrb	r3, [r7, #22]
 8001878:	b25b      	sxtb	r3, r3
 800187a:	f003 0320 	and.w	r3, r3, #32
 800187e:	b25b      	sxtb	r3, r3
 8001880:	4313      	orrs	r3, r2
 8001882:	b25b      	sxtb	r3, r3
 8001884:	b2da      	uxtb	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	701a      	strb	r2, [r3, #0]
			data->status |= buff[14] & BME680_HEAT_STAB_MSK;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	b25a      	sxtb	r2, r3
 8001890:	7dbb      	ldrb	r3, [r7, #22]
 8001892:	b25b      	sxtb	r3, r3
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	b25b      	sxtb	r3, r3
 800189a:	4313      	orrs	r3, r2
 800189c:	b25b      	sxtb	r3, r3
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	701a      	strb	r2, [r3, #0]

			if (data->status & BME680_NEW_DATA_MSK) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	b25b      	sxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	da20      	bge.n	80018f0 <read_field_data+0x13e>
				data->temperature = calc_temperature(adc_temp, dev);
 80018ae:	6839      	ldr	r1, [r7, #0]
 80018b0:	69f8      	ldr	r0, [r7, #28]
 80018b2:	f7ff fc05 	bl	80010c0 <calc_temperature>
 80018b6:	4603      	mov	r3, r0
 80018b8:	461a      	mov	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	809a      	strh	r2, [r3, #4]
				data->pressure = calc_pressure(adc_pres, dev);
 80018be:	6839      	ldr	r1, [r7, #0]
 80018c0:	6a38      	ldr	r0, [r7, #32]
 80018c2:	f7ff fc98 	bl	80011f6 <calc_pressure>
 80018c6:	4602      	mov	r2, r0
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	609a      	str	r2, [r3, #8]
				data->humidity = calc_humidity(adc_hum, dev);
 80018cc:	8b7b      	ldrh	r3, [r7, #26]
 80018ce:	6839      	ldr	r1, [r7, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fd3d 	bl	8001350 <calc_humidity>
 80018d6:	4602      	mov	r2, r0
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	60da      	str	r2, [r3, #12]
				data->gas_resistance = calc_gas_resistance(adc_gas_res, gas_range, dev);
 80018dc:	7df9      	ldrb	r1, [r7, #23]
 80018de:	8b3b      	ldrh	r3, [r7, #24]
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fdce 	bl	8001484 <calc_gas_resistance>
 80018e8:	4602      	mov	r2, r0
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	611a      	str	r2, [r3, #16]
				break;
 80018ee:	e00d      	b.n	800190c <read_field_data+0x15a>
			}
			/* Delay to poll the data */
			dev->delay_ms(BME680_POLL_PERIOD_MS);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018f4:	200a      	movs	r0, #10
 80018f6:	4798      	blx	r3
		}
		tries--;
 80018f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80018fc:	3b01      	subs	r3, #1
 80018fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	} while (tries);
 8001902:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001906:	2b00      	cmp	r3, #0
 8001908:	f47f af6a 	bne.w	80017e0 <read_field_data+0x2e>

	if (!tries)
 800190c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <read_field_data+0x168>
		rslt = BME680_W_NO_NEW_DATA;
 8001914:	2302      	movs	r3, #2
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return rslt;
 800191a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800191e:	4618      	mov	r0, r3
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <set_mem_page>:

/*!
 * @brief This internal API is used to set the memory page based on register address.
 */
static int8_t set_mem_page(uint8_t reg_addr, struct bme680_dev *dev)
{
 8001926:	b590      	push	{r4, r7, lr}
 8001928:	b085      	sub	sp, #20
 800192a:	af00      	add	r7, sp, #0
 800192c:	4603      	mov	r3, r0
 800192e:	6039      	str	r1, [r7, #0]
 8001930:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg;
	uint8_t mem_page;

	/* Check for null pointers in the device structure*/
	rslt = null_ptr_check(dev);
 8001932:	6838      	ldr	r0, [r7, #0]
 8001934:	f000 f8c6 	bl	8001ac4 <null_ptr_check>
 8001938:	4603      	mov	r3, r0
 800193a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 800193c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d14f      	bne.n	80019e4 <set_mem_page+0xbe>
		if (reg_addr > 0x7f)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	da02      	bge.n	8001952 <set_mem_page+0x2c>
			mem_page = BME680_MEM_PAGE1;
 800194c:	2300      	movs	r3, #0
 800194e:	73bb      	strb	r3, [r7, #14]
 8001950:	e001      	b.n	8001956 <set_mem_page+0x30>
		else
			mem_page = BME680_MEM_PAGE0;
 8001952:	2310      	movs	r3, #16
 8001954:	73bb      	strb	r3, [r7, #14]

		if (mem_page != dev->mem_page) {
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	78db      	ldrb	r3, [r3, #3]
 800195a:	7bba      	ldrb	r2, [r7, #14]
 800195c:	429a      	cmp	r2, r3
 800195e:	d041      	beq.n	80019e4 <set_mem_page+0xbe>
			dev->mem_page = mem_page;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	7bba      	ldrb	r2, [r7, #14]
 8001964:	70da      	strb	r2, [r3, #3]

			dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	7858      	ldrb	r0, [r3, #1]
 800196e:	f107 020d 	add.w	r2, r7, #13
 8001972:	2301      	movs	r3, #1
 8001974:	21f3      	movs	r1, #243	; 0xf3
 8001976:	47a0      	blx	r4
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			if (dev->com_rslt != 0)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <set_mem_page+0x6a>
				rslt = BME680_E_COM_FAIL;
 800198c:	23fe      	movs	r3, #254	; 0xfe
 800198e:	73fb      	strb	r3, [r7, #15]

			if (rslt == BME680_OK) {
 8001990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d125      	bne.n	80019e4 <set_mem_page+0xbe>
				reg = reg & (~BME680_MEM_PAGE_MSK);
 8001998:	7b7b      	ldrb	r3, [r7, #13]
 800199a:	f023 0310 	bic.w	r3, r3, #16
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	737b      	strb	r3, [r7, #13]
				reg = reg | (dev->mem_page & BME680_MEM_PAGE_MSK);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	78db      	ldrb	r3, [r3, #3]
 80019a6:	b25b      	sxtb	r3, r3
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	b25a      	sxtb	r2, r3
 80019ae:	7b7b      	ldrb	r3, [r7, #13]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	4313      	orrs	r3, r2
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	737b      	strb	r3, [r7, #13]

				dev->com_rslt = dev->write(dev->dev_id, BME680_MEM_PAGE_ADDR & BME680_SPI_WR_MSK,
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	7858      	ldrb	r0, [r3, #1]
 80019c2:	f107 020d 	add.w	r2, r7, #13
 80019c6:	2301      	movs	r3, #1
 80019c8:	2173      	movs	r1, #115	; 0x73
 80019ca:	47a0      	blx	r4
 80019cc:	4603      	mov	r3, r0
 80019ce:	461a      	mov	r2, r3
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
					&reg, 1);
				if (dev->com_rslt != 0)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <set_mem_page+0xbe>
					rslt = BME680_E_COM_FAIL;
 80019e0:	23fe      	movs	r3, #254	; 0xfe
 80019e2:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 80019e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd90      	pop	{r4, r7, pc}

080019f0 <get_mem_page>:

/*!
 * @brief This internal API is used to get the memory page based on register address.
 */
static int8_t get_mem_page(struct bme680_dev *dev)
{
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f000 f863 	bl	8001ac4 <null_ptr_check>
 80019fe:	4603      	mov	r3, r0
 8001a00:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d11b      	bne.n	8001a42 <get_mem_page+0x52>
		dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	7858      	ldrb	r0, [r3, #1]
 8001a12:	f107 020e 	add.w	r2, r7, #14
 8001a16:	2301      	movs	r3, #1
 8001a18:	21f3      	movs	r1, #243	; 0xf3
 8001a1a:	47a0      	blx	r4
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	461a      	mov	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d002      	beq.n	8001a36 <get_mem_page+0x46>
			rslt = BME680_E_COM_FAIL;
 8001a30:	23fe      	movs	r3, #254	; 0xfe
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e005      	b.n	8001a42 <get_mem_page+0x52>
		else
			dev->mem_page = reg & BME680_MEM_PAGE_MSK;
 8001a36:	7bbb      	ldrb	r3, [r7, #14]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	70da      	strb	r2, [r3, #3]
	}

	return rslt;
 8001a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3714      	adds	r7, #20
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd90      	pop	{r4, r7, pc}

08001a4e <boundary_check>:
/*!
 * @brief This internal API is used to validate the boundary
 * conditions.
 */
static int8_t boundary_check(uint8_t *value, uint8_t min, uint8_t max, struct bme680_dev *dev)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b087      	sub	sp, #28
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	72fb      	strb	r3, [r7, #11]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	72bb      	strb	r3, [r7, #10]
	int8_t rslt = BME680_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	75fb      	strb	r3, [r7, #23]

	if (value != NULL) {
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d022      	beq.n	8001ab0 <boundary_check+0x62>
		/* Check if value is below minimum value */
		if (*value < min) {
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	7afa      	ldrb	r2, [r7, #11]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d90b      	bls.n	8001a8c <boundary_check+0x3e>
			/* Auto correct the invalid value to minimum value */
			*value = min;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	7afa      	ldrb	r2, [r7, #11]
 8001a78:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MIN_CORRECTION;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		}
		/* Check if value is above maximum value */
		if (*value > max) {
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	7aba      	ldrb	r2, [r7, #10]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d20e      	bcs.n	8001ab4 <boundary_check+0x66>
			/* Auto correct the invalid value to maximum value */
			*value = max;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	7aba      	ldrb	r2, [r7, #10]
 8001a9a:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MAX_CORRECTION;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001aa2:	f043 0302 	orr.w	r3, r3, #2
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001aae:	e001      	b.n	8001ab4 <boundary_check+0x66>
		}
	} else {
		rslt = BME680_E_NULL_PTR;
 8001ab0:	23ff      	movs	r3, #255	; 0xff
 8001ab2:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001ab4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	371c      	adds	r7, #28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme680_dev *dev)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00b      	beq.n	8001aea <null_ptr_check+0x26>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <null_ptr_check+0x26>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <null_ptr_check+0x26>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d102      	bne.n	8001af0 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME680_E_NULL_PTR;
 8001aea:	23ff      	movs	r3, #255	; 0xff
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	e001      	b.n	8001af4 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME680_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	b096      	sub	sp, #88	; 0x58
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b0a:	f000 fd1e 	bl	800254a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0e:	f000 f90d 	bl	8001d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b12:	f000 fa3d 	bl	8001f90 <MX_GPIO_Init>
  MX_USART2_Init();
 8001b16:	f000 fa0f 	bl	8001f38 <MX_USART2_Init>
  MX_I2C1_Init();
 8001b1a:	f000 f9cd 	bl	8001eb8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001b1e:	f000 f967 	bl	8001df0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */



  // Configure the BME680 driver
  gas_sensor.dev_id = BME680_I2C_ADDR_SECONDARY;
 8001b22:	4b71      	ldr	r3, [pc, #452]	; (8001ce8 <main+0x1e4>)
 8001b24:	2277      	movs	r2, #119	; 0x77
 8001b26:	705a      	strb	r2, [r3, #1]
  gas_sensor.intf = BME680_I2C_INTF;
 8001b28:	4b6f      	ldr	r3, [pc, #444]	; (8001ce8 <main+0x1e4>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	709a      	strb	r2, [r3, #2]
  gas_sensor.read = bme680I2cRead;
 8001b2e:	4b6e      	ldr	r3, [pc, #440]	; (8001ce8 <main+0x1e4>)
 8001b30:	4a6e      	ldr	r2, [pc, #440]	; (8001cec <main+0x1e8>)
 8001b32:	649a      	str	r2, [r3, #72]	; 0x48
  gas_sensor.write = bme680I2cWrite;
 8001b34:	4b6c      	ldr	r3, [pc, #432]	; (8001ce8 <main+0x1e4>)
 8001b36:	4a6e      	ldr	r2, [pc, #440]	; (8001cf0 <main+0x1ec>)
 8001b38:	64da      	str	r2, [r3, #76]	; 0x4c
  gas_sensor.delay_ms = HAL_Delay;
 8001b3a:	4b6b      	ldr	r3, [pc, #428]	; (8001ce8 <main+0x1e4>)
 8001b3c:	4a6d      	ldr	r2, [pc, #436]	; (8001cf4 <main+0x1f0>)
 8001b3e:	651a      	str	r2, [r3, #80]	; 0x50
  gas_sensor.amb_temp = 25;
 8001b40:	4b69      	ldr	r3, [pc, #420]	; (8001ce8 <main+0x1e4>)
 8001b42:	2219      	movs	r2, #25
 8001b44:	711a      	strb	r2, [r3, #4]

  // Initialize the driver
  if (bme680_init(&gas_sensor) != BME680_OK) {
 8001b46:	4868      	ldr	r0, [pc, #416]	; (8001ce8 <main+0x1e4>)
 8001b48:	f7fe fd50 	bl	80005ec <bme680_init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00a      	beq.n	8001b68 <main+0x64>
    char bme_msg[] = "BME680 Initialization Error\r\n";
 8001b52:	4b69      	ldr	r3, [pc, #420]	; (8001cf8 <main+0x1f4>)
 8001b54:	f107 0420 	add.w	r4, r7, #32
 8001b58:	461d      	mov	r5, r3
 8001b5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b5e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b62:	c407      	stmia	r4!, {r0, r1, r2}
 8001b64:	8023      	strh	r3, [r4, #0]
 8001b66:	e00b      	b.n	8001b80 <main+0x7c>
    //noteDebugSerialOutput(bme_msg);
  } else {
    char bme_msg[] = "BME680 Initialized and Ready\r\n";
 8001b68:	4b64      	ldr	r3, [pc, #400]	; (8001cfc <main+0x1f8>)
 8001b6a:	463c      	mov	r4, r7
 8001b6c:	461d      	mov	r5, r3
 8001b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b72:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b76:	c407      	stmia	r4!, {r0, r1, r2}
 8001b78:	8023      	strh	r3, [r4, #0]
 8001b7a:	3402      	adds	r4, #2
 8001b7c:	0c1b      	lsrs	r3, r3, #16
 8001b7e:	7023      	strb	r3, [r4, #0]
    //noteDebugSerialOutput(bme_msg);
  }

  // Select desired oversampling rates
  gas_sensor.tph_sett.os_hum = BME680_OS_2X;
 8001b80:	4b59      	ldr	r3, [pc, #356]	; (8001ce8 <main+0x1e4>)
 8001b82:	2202      	movs	r2, #2
 8001b84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  gas_sensor.tph_sett.os_pres = BME680_OS_4X;
 8001b88:	4b57      	ldr	r3, [pc, #348]	; (8001ce8 <main+0x1e4>)
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  gas_sensor.tph_sett.os_temp = BME680_OS_8X;
 8001b90:	4b55      	ldr	r3, [pc, #340]	; (8001ce8 <main+0x1e4>)
 8001b92:	2204      	movs	r2, #4
 8001b94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  // Set sensor to "always on"
  gas_sensor.power_mode = BME680_FORCED_MODE;
 8001b98:	4b53      	ldr	r3, [pc, #332]	; (8001ce8 <main+0x1e4>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  // Set oversampling settings
  uint8_t required_settings = (BME680_OST_SEL | BME680_OSP_SEL | BME680_OSH_SEL);
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  rslt = bme680_set_sensor_settings(required_settings, &gas_sensor);
 8001ba6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	494e      	ldr	r1, [pc, #312]	; (8001ce8 <main+0x1e4>)
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fe59 	bl	8000866 <bme680_set_sensor_settings>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4b51      	ldr	r3, [pc, #324]	; (8001d00 <main+0x1fc>)
 8001bba:	701a      	strb	r2, [r3, #0]

  // Set sensor mode
  rslt = bme680_set_sensor_mode(&gas_sensor);
 8001bbc:	484a      	ldr	r0, [pc, #296]	; (8001ce8 <main+0x1e4>)
 8001bbe:	f7ff f81a 	bl	8000bf6 <bme680_set_sensor_mode>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b4e      	ldr	r3, [pc, #312]	; (8001d00 <main+0x1fc>)
 8001bc8:	701a      	strb	r2, [r3, #0]

  // Query minimum sampling period
  uint16_t min_sampling_period;
  bme680_get_profile_dur(&min_sampling_period, &gas_sensor);
 8001bca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001bce:	4946      	ldr	r1, [pc, #280]	; (8001ce8 <main+0x1e4>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff f875 	bl	8000cc0 <bme680_get_profile_dur>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Allow BME680 to sample environment
	  HAL_Delay(min_sampling_period);
 8001bd6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 fd2a 	bl	8002634 <HAL_Delay>

	  // Query the sample data
	  rslt = bme680_get_sensor_data(&data, &gas_sensor);
 8001be0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001be4:	4940      	ldr	r1, [pc, #256]	; (8001ce8 <main+0x1e4>)
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff f8cc 	bl	8000d84 <bme680_get_sensor_data>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b43      	ldr	r3, [pc, #268]	; (8001d00 <main+0x1fc>)
 8001bf2:	701a      	strb	r2, [r3, #0]

	  // Format results into a human readable string
	  sprintf(i2c_reading_buf,
	    "T: %u.%u degC\r\n",
	    (unsigned int)data.temperature / 100,
 8001bf4:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001bf8:	461a      	mov	r2, r3
	  sprintf(i2c_reading_buf,
 8001bfa:	4b42      	ldr	r3, [pc, #264]	; (8001d04 <main+0x200>)
 8001bfc:	fba3 2302 	umull	r2, r3, r3, r2
 8001c00:	0959      	lsrs	r1, r3, #5
	    (unsigned int)data.temperature % 100);
 8001c02:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001c06:	461a      	mov	r2, r3
	  sprintf(i2c_reading_buf,
 8001c08:	4b3e      	ldr	r3, [pc, #248]	; (8001d04 <main+0x200>)
 8001c0a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c0e:	095b      	lsrs	r3, r3, #5
 8001c10:	2064      	movs	r0, #100	; 0x64
 8001c12:	fb00 f303 	mul.w	r3, r0, r3
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	460a      	mov	r2, r1
 8001c1a:	493b      	ldr	r1, [pc, #236]	; (8001d08 <main+0x204>)
 8001c1c:	483b      	ldr	r0, [pc, #236]	; (8001d0c <main+0x208>)
 8001c1e:	f004 fd17 	bl	8006650 <siprintf>

	  HAL_USART_Transmit(&husart2, i2c_reading_buf, 27, 10);
 8001c22:	230a      	movs	r3, #10
 8001c24:	221b      	movs	r2, #27
 8001c26:	4939      	ldr	r1, [pc, #228]	; (8001d0c <main+0x208>)
 8001c28:	4839      	ldr	r0, [pc, #228]	; (8001d10 <main+0x20c>)
 8001c2a:	f004 f82f 	bl	8005c8c <HAL_USART_Transmit>

	  sprintf(i2c_reading_buf,
	    "H: %u.%u %%rH\r\n",
	    (unsigned int)data.humidity / 1000,
 8001c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	  sprintf(i2c_reading_buf,
 8001c30:	4a38      	ldr	r2, [pc, #224]	; (8001d14 <main+0x210>)
 8001c32:	fba2 2303 	umull	r2, r3, r2, r3
 8001c36:	0999      	lsrs	r1, r3, #6
	    (unsigned int)data.humidity % 1000);
 8001c38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
	  sprintf(i2c_reading_buf,
 8001c3a:	4b36      	ldr	r3, [pc, #216]	; (8001d14 <main+0x210>)
 8001c3c:	fba3 0302 	umull	r0, r3, r3, r2
 8001c40:	099b      	lsrs	r3, r3, #6
 8001c42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c46:	fb00 f303 	mul.w	r3, r0, r3
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	460a      	mov	r2, r1
 8001c4e:	4932      	ldr	r1, [pc, #200]	; (8001d18 <main+0x214>)
 8001c50:	482e      	ldr	r0, [pc, #184]	; (8001d0c <main+0x208>)
 8001c52:	f004 fcfd 	bl	8006650 <siprintf>

	  // Publish result to connected PC
	  HAL_USART_Transmit(&husart2, i2c_reading_buf, 27, 10);
 8001c56:	230a      	movs	r3, #10
 8001c58:	221b      	movs	r2, #27
 8001c5a:	492c      	ldr	r1, [pc, #176]	; (8001d0c <main+0x208>)
 8001c5c:	482c      	ldr	r0, [pc, #176]	; (8001d10 <main+0x20c>)
 8001c5e:	f004 f815 	bl	8005c8c <HAL_USART_Transmit>

	  //Test: Set GPIO Pin high
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001c62:	2201      	movs	r2, #1
 8001c64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6c:	f002 f834 	bl	8003cd8 <HAL_GPIO_WritePin>

	  //Get ADC value
	  HAL_ADC_Start(&hadc1);
 8001c70:	482a      	ldr	r0, [pc, #168]	; (8001d1c <main+0x218>)
 8001c72:	f001 f80d 	bl	8002c90 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001c76:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7a:	4828      	ldr	r0, [pc, #160]	; (8001d1c <main+0x218>)
 8001c7c:	f001 f86b 	bl	8002d56 <HAL_ADC_PollForConversion>
	  ppm = HAL_ADC_GetValue(&hadc1);
 8001c80:	4826      	ldr	r0, [pc, #152]	; (8001d1c <main+0x218>)
 8001c82:	f001 f8f7 	bl	8002e74 <HAL_ADC_GetValue>
 8001c86:	4603      	mov	r3, r0
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	4b25      	ldr	r3, [pc, #148]	; (8001d20 <main+0x21c>)
 8001c8c:	801a      	strh	r2, [r3, #0]

	  sprintf(msg, "%hu\r\n", ppm);
 8001c8e:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <main+0x21c>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	4923      	ldr	r1, [pc, #140]	; (8001d24 <main+0x220>)
 8001c96:	4824      	ldr	r0, [pc, #144]	; (8001d28 <main+0x224>)
 8001c98:	f004 fcda 	bl	8006650 <siprintf>

	  HAL_USART_Transmit(&husart2, (uint8_t *)msg, strlen(ppm), HAL_MAX_DELAY);
 8001c9c:	4b20      	ldr	r3, [pc, #128]	; (8001d20 <main+0x21c>)
 8001c9e:	881b      	ldrh	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fa95 	bl	80001d0 <strlen>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	491e      	ldr	r1, [pc, #120]	; (8001d28 <main+0x224>)
 8001cb0:	4817      	ldr	r0, [pc, #92]	; (8001d10 <main+0x20c>)
 8001cb2:	f003 ffeb 	bl	8005c8c <HAL_USART_Transmit>

	  //Test: Set GPIO Pin low
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc0:	f002 f80a 	bl	8003cd8 <HAL_GPIO_WritePin>

	  // Wait between samples
	  HAL_Delay(DELAY_PERIOD_MS);
 8001cc4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cc8:	f000 fcb4 	bl	8002634 <HAL_Delay>



	  // Request the next sample
	  if (gas_sensor.power_mode == BME680_FORCED_MODE) {
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <main+0x1e4>)
 8001cce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	f47f af7f 	bne.w	8001bd6 <main+0xd2>
	    rslt = bme680_set_sensor_mode(&gas_sensor);
 8001cd8:	4803      	ldr	r0, [pc, #12]	; (8001ce8 <main+0x1e4>)
 8001cda:	f7fe ff8c 	bl	8000bf6 <bme680_set_sensor_mode>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <main+0x1fc>)
 8001ce4:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(min_sampling_period);
 8001ce6:	e776      	b.n	8001bd6 <main+0xd2>
 8001ce8:	20000180 	.word	0x20000180
 8001cec:	08002055 	.word	0x08002055
 8001cf0:	080020d5 	.word	0x080020d5
 8001cf4:	08002635 	.word	0x08002635
 8001cf8:	08006f08 	.word	0x08006f08
 8001cfc:	08006f28 	.word	0x08006f28
 8001d00:	2000023c 	.word	0x2000023c
 8001d04:	51eb851f 	.word	0x51eb851f
 8001d08:	08006ee0 	.word	0x08006ee0
 8001d0c:	200001d8 	.word	0x200001d8
 8001d10:	20000130 	.word	0x20000130
 8001d14:	10624dd3 	.word	0x10624dd3
 8001d18:	08006ef0 	.word	0x08006ef0
 8001d1c:	20000078 	.word	0x20000078
 8001d20:	2000023e 	.word	0x2000023e
 8001d24:	08006f00 	.word	0x08006f00
 8001d28:	20000240 	.word	0x20000240

08001d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b096      	sub	sp, #88	; 0x58
 8001d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	2244      	movs	r2, #68	; 0x44
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f004 fca8 	bl	8006690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d40:	463b      	mov	r3, r7
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001d4e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d52:	f002 fdcb 	bl	80048ec <HAL_PWREx_ControlVoltageScaling>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001d5c:	f000 f9f8 	bl	8002150 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001d60:	f002 fda6 	bl	80048b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001d64:	4b21      	ldr	r3, [pc, #132]	; (8001dec <SystemClock_Config+0xc0>)
 8001d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d6a:	4a20      	ldr	r2, [pc, #128]	; (8001dec <SystemClock_Config+0xc0>)
 8001d6c:	f023 0318 	bic.w	r3, r3, #24
 8001d70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001d74:	2314      	movs	r3, #20
 8001d76:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d84:	2360      	movs	r3, #96	; 0x60
 8001d86:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d90:	2301      	movs	r3, #1
 8001d92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001d94:	2310      	movs	r3, #16
 8001d96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001d98:	2307      	movs	r3, #7
 8001d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001da0:	2302      	movs	r3, #2
 8001da2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	4618      	mov	r0, r3
 8001daa:	f002 fdf5 	bl	8004998 <HAL_RCC_OscConfig>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001db4:	f000 f9cc 	bl	8002150 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001db8:	230f      	movs	r3, #15
 8001dba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001dcc:	463b      	mov	r3, r7
 8001dce:	2101      	movs	r1, #1
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f003 f9f5 	bl	80051c0 <HAL_RCC_ClockConfig>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001ddc:	f000 f9b8 	bl	8002150 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001de0:	f003 fe08 	bl	80059f4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001de4:	bf00      	nop
 8001de6:	3758      	adds	r7, #88	; 0x58
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000

08001df0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001df6:	463b      	mov	r3, r7
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
 8001e04:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e06:	4b29      	ldr	r3, [pc, #164]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e08:	4a29      	ldr	r2, [pc, #164]	; (8001eb0 <MX_ADC1_Init+0xc0>)
 8001e0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e12:	4b26      	ldr	r3, [pc, #152]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e18:	4b24      	ldr	r3, [pc, #144]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e1e:	4b23      	ldr	r3, [pc, #140]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e24:	4b21      	ldr	r3, [pc, #132]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e26:	2204      	movs	r2, #4
 8001e28:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e30:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001e36:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e44:	4b19      	ldr	r3, [pc, #100]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e66:	4811      	ldr	r0, [pc, #68]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e68:	f000 fdd0 	bl	8002a0c <HAL_ADC_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001e72:	f000 f96d 	bl	8002150 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001e76:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <MX_ADC1_Init+0xc4>)
 8001e78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e7a:	2306      	movs	r3, #6
 8001e7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e82:	237f      	movs	r3, #127	; 0x7f
 8001e84:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e86:	2304      	movs	r3, #4
 8001e88:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e8e:	463b      	mov	r3, r7
 8001e90:	4619      	mov	r1, r3
 8001e92:	4806      	ldr	r0, [pc, #24]	; (8001eac <MX_ADC1_Init+0xbc>)
 8001e94:	f000 fffc 	bl	8002e90 <HAL_ADC_ConfigChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001e9e:	f000 f957 	bl	8002150 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000078 	.word	0x20000078
 8001eb0:	50040000 	.word	0x50040000
 8001eb4:	2e300800 	.word	0x2e300800

08001eb8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ebe:	4a1c      	ldr	r2, [pc, #112]	; (8001f30 <MX_I2C1_Init+0x78>)
 8001ec0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ec4:	4a1b      	ldr	r2, [pc, #108]	; (8001f34 <MX_I2C1_Init+0x7c>)
 8001ec6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ee0:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eec:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ef2:	480e      	ldr	r0, [pc, #56]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001ef4:	f001 ff08 	bl	8003d08 <HAL_I2C_Init>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001efe:	f000 f927 	bl	8002150 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f02:	2100      	movs	r1, #0
 8001f04:	4809      	ldr	r0, [pc, #36]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001f06:	f002 fc3b 	bl	8004780 <HAL_I2CEx_ConfigAnalogFilter>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f10:	f000 f91e 	bl	8002150 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f14:	2100      	movs	r1, #0
 8001f16:	4805      	ldr	r0, [pc, #20]	; (8001f2c <MX_I2C1_Init+0x74>)
 8001f18:	f002 fc7d 	bl	8004816 <HAL_I2CEx_ConfigDigitalFilter>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f22:	f000 f915 	bl	8002150 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	200000dc 	.word	0x200000dc
 8001f30:	40005400 	.word	0x40005400
 8001f34:	00707cbb 	.word	0x00707cbb

08001f38 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f3e:	4a13      	ldr	r2, [pc, #76]	; (8001f8c <MX_USART2_Init+0x54>)
 8001f40:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f48:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8001f4a:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8001f50:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 8001f56:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f5e:	220c      	movs	r2, #12
 8001f60:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8001f74:	4804      	ldr	r0, [pc, #16]	; (8001f88 <MX_USART2_Init+0x50>)
 8001f76:	f003 fe3f 	bl	8005bf8 <HAL_USART_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 8001f80:	f000 f8e6 	bl	8002150 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000130 	.word	0x20000130
 8001f8c:	40004400 	.word	0x40004400

08001f90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f96:	f107 030c 	add.w	r3, r7, #12
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
 8001fa4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fa6:	4b29      	ldr	r3, [pc, #164]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001faa:	4a28      	ldr	r2, [pc, #160]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fac:	f043 0304 	orr.w	r3, r3, #4
 8001fb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fb2:	4b26      	ldr	r3, [pc, #152]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	f003 0304 	and.w	r3, r3, #4
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbe:	4b23      	ldr	r3, [pc, #140]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc2:	4a22      	ldr	r2, [pc, #136]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fca:	4b20      	ldr	r3, [pc, #128]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fda:	4a1c      	ldr	r2, [pc, #112]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fdc:	f043 0302 	orr.w	r3, r3, #2
 8001fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fe2:	4b1a      	ldr	r3, [pc, #104]	; (800204c <MX_GPIO_Init+0xbc>)
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff8:	f001 fe6e 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2108      	movs	r1, #8
 8002000:	4813      	ldr	r0, [pc, #76]	; (8002050 <MX_GPIO_Init+0xc0>)
 8002002:	f001 fe69 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800200a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200c:	2301      	movs	r3, #1
 800200e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 030c 	add.w	r3, r7, #12
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002022:	f001 fcef 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002026:	2308      	movs	r3, #8
 8002028:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	4619      	mov	r1, r3
 800203c:	4804      	ldr	r0, [pc, #16]	; (8002050 <MX_GPIO_Init+0xc0>)
 800203e:	f001 fce1 	bl	8003a04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002042:	bf00      	nop
 8002044:	3720      	adds	r7, #32
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	48000400 	.word	0x48000400

08002054 <bme680I2cRead>:

/* USER CODE BEGIN 4 */



int8_t bme680I2cRead(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af02      	add	r7, sp, #8
 800205a:	603a      	str	r2, [r7, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
 8002062:	460b      	mov	r3, r1
 8002064:	71bb      	strb	r3, [r7, #6]
 8002066:	4613      	mov	r3, r2
 8002068:	80bb      	strh	r3, [r7, #4]
  int8_t result;
  static const size_t I2C_READ_TIMEOUT = 250;

  if (HAL_I2C_Master_Transmit(&hi2c1, (dev_id << 1), &reg_addr, 1, I2C_READ_TIMEOUT) != HAL_OK) {
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	b29b      	uxth	r3, r3
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	b299      	uxth	r1, r3
 8002072:	4b16      	ldr	r3, [pc, #88]	; (80020cc <bme680I2cRead+0x78>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	1dba      	adds	r2, r7, #6
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	2301      	movs	r3, #1
 800207c:	4814      	ldr	r0, [pc, #80]	; (80020d0 <bme680I2cRead+0x7c>)
 800207e:	f001 fedf 	bl	8003e40 <HAL_I2C_Master_Transmit>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d002      	beq.n	800208e <bme680I2cRead+0x3a>
    result = -1;
 8002088:	23ff      	movs	r3, #255	; 0xff
 800208a:	73fb      	strb	r3, [r7, #15]
 800208c:	e017      	b.n	80020be <bme680I2cRead+0x6a>
  } else if (HAL_I2C_Master_Receive (&hi2c1, (dev_id << 1) | 0x01, reg_data, len, I2C_READ_TIMEOUT) != HAL_OK) {
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	b21b      	sxth	r3, r3
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	b21b      	sxth	r3, r3
 800209a:	b299      	uxth	r1, r3
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <bme680I2cRead+0x78>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	88ba      	ldrh	r2, [r7, #4]
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	4613      	mov	r3, r2
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	4809      	ldr	r0, [pc, #36]	; (80020d0 <bme680I2cRead+0x7c>)
 80020aa:	f001 ffe1 	bl	8004070 <HAL_I2C_Master_Receive>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d002      	beq.n	80020ba <bme680I2cRead+0x66>
    result = -1;
 80020b4:	23ff      	movs	r3, #255	; 0xff
 80020b6:	73fb      	strb	r3, [r7, #15]
 80020b8:	e001      	b.n	80020be <bme680I2cRead+0x6a>
  } else {
    result = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	73fb      	strb	r3, [r7, #15]
  }

  return result;
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	08006f48 	.word	0x08006f48
 80020d0:	200000dc 	.word	0x200000dc

080020d4 <bme680I2cWrite>:

int8_t bme680I2cWrite(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len) {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af02      	add	r7, sp, #8
 80020da:	603a      	str	r2, [r7, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
 80020e2:	460b      	mov	r3, r1
 80020e4:	71bb      	strb	r3, [r7, #6]
 80020e6:	4613      	mov	r3, r2
 80020e8:	80bb      	strh	r3, [r7, #4]
  int8_t result;
  int8_t *buf;

  // Allocate and load I2C transmit buffer
  buf = malloc(len + 1);
 80020ea:	88bb      	ldrh	r3, [r7, #4]
 80020ec:	3301      	adds	r3, #1
 80020ee:	4618      	mov	r0, r3
 80020f0:	f004 f9f2 	bl	80064d8 <malloc>
 80020f4:	4603      	mov	r3, r0
 80020f6:	60bb      	str	r3, [r7, #8]
  buf[0] = reg_addr;
 80020f8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	701a      	strb	r2, [r3, #0]
  memcpy(buf + 1, reg_data, len);
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	3301      	adds	r3, #1
 8002104:	88ba      	ldrh	r2, [r7, #4]
 8002106:	6839      	ldr	r1, [r7, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f004 fb05 	bl	8006718 <memcpy>

  if (HAL_I2C_Master_Transmit(&hi2c1, (dev_id << 1), (uint8_t *) buf, len + 1, HAL_MAX_DELAY) != HAL_OK) {
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	b29b      	uxth	r3, r3
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	b299      	uxth	r1, r3
 8002116:	88bb      	ldrh	r3, [r7, #4]
 8002118:	3301      	adds	r3, #1
 800211a:	b29b      	uxth	r3, r3
 800211c:	f04f 32ff 	mov.w	r2, #4294967295
 8002120:	9200      	str	r2, [sp, #0]
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	4809      	ldr	r0, [pc, #36]	; (800214c <bme680I2cWrite+0x78>)
 8002126:	f001 fe8b 	bl	8003e40 <HAL_I2C_Master_Transmit>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d002      	beq.n	8002136 <bme680I2cWrite+0x62>
    result = -1;
 8002130:	23ff      	movs	r3, #255	; 0xff
 8002132:	73fb      	strb	r3, [r7, #15]
 8002134:	e001      	b.n	800213a <bme680I2cWrite+0x66>
  } else {
    result = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	73fb      	strb	r3, [r7, #15]
  }

  free(buf);
 800213a:	68b8      	ldr	r0, [r7, #8]
 800213c:	f004 f9d4 	bl	80064e8 <free>
  return result;
 8002140:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	200000dc 	.word	0x200000dc

08002150 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002154:	b672      	cpsid	i
}
 8002156:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002158:	e7fe      	b.n	8002158 <Error_Handler+0x8>
	...

0800215c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002162:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <HAL_MspInit+0x44>)
 8002164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002166:	4a0e      	ldr	r2, [pc, #56]	; (80021a0 <HAL_MspInit+0x44>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6613      	str	r3, [r2, #96]	; 0x60
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <HAL_MspInit+0x44>)
 8002170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	607b      	str	r3, [r7, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <HAL_MspInit+0x44>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217e:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <HAL_MspInit+0x44>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002184:	6593      	str	r3, [r2, #88]	; 0x58
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_MspInit+0x44>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000

080021a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b09e      	sub	sp, #120	; 0x78
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021bc:	f107 0310 	add.w	r3, r7, #16
 80021c0:	2254      	movs	r2, #84	; 0x54
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f004 fa63 	bl	8006690 <memset>
  if(hadc->Instance==ADC1)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a25      	ldr	r2, [pc, #148]	; (8002264 <HAL_ADC_MspInit+0xc0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d143      	bne.n	800225c <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80021d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021d8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80021da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021de:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80021e0:	2301      	movs	r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80021e4:	2301      	movs	r3, #1
 80021e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80021e8:	2318      	movs	r3, #24
 80021ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80021ec:	2307      	movs	r3, #7
 80021ee:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80021f0:	2302      	movs	r3, #2
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80021f4:	2302      	movs	r3, #2
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80021f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fe:	f107 0310 	add.w	r3, r7, #16
 8002202:	4618      	mov	r0, r3
 8002204:	f003 fa00 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800220e:	f7ff ff9f 	bl	8002150 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002216:	4a14      	ldr	r2, [pc, #80]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 8002218:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800221c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800221e:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 8002220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002222:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222a:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 800222c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222e:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <HAL_ADC_MspInit+0xc4>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002242:	2340      	movs	r3, #64	; 0x40
 8002244:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002246:	230b      	movs	r3, #11
 8002248:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002252:	4619      	mov	r1, r3
 8002254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002258:	f001 fbd4 	bl	8003a04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800225c:	bf00      	nop
 800225e:	3778      	adds	r7, #120	; 0x78
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	50040000 	.word	0x50040000
 8002268:	40021000 	.word	0x40021000

0800226c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b09e      	sub	sp, #120	; 0x78
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002284:	f107 0310 	add.w	r3, r7, #16
 8002288:	2254      	movs	r2, #84	; 0x54
 800228a:	2100      	movs	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f004 f9ff 	bl	8006690 <memset>
  if(hi2c->Instance==I2C1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a1f      	ldr	r2, [pc, #124]	; (8002314 <HAL_I2C_MspInit+0xa8>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d137      	bne.n	800230c <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800229c:	2340      	movs	r3, #64	; 0x40
 800229e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022a4:	f107 0310 	add.w	r3, r7, #16
 80022a8:	4618      	mov	r0, r3
 80022aa:	f003 f9ad 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80022b4:	f7ff ff4c 	bl	8002150 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b8:	4b17      	ldr	r3, [pc, #92]	; (8002318 <HAL_I2C_MspInit+0xac>)
 80022ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022bc:	4a16      	ldr	r2, [pc, #88]	; (8002318 <HAL_I2C_MspInit+0xac>)
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022c4:	4b14      	ldr	r3, [pc, #80]	; (8002318 <HAL_I2C_MspInit+0xac>)
 80022c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022d4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022d6:	2312      	movs	r3, #18
 80022d8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022de:	2303      	movs	r3, #3
 80022e0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022e2:	2304      	movs	r3, #4
 80022e4:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80022ea:	4619      	mov	r1, r3
 80022ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022f0:	f001 fb88 	bl	8003a04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022f4:	4b08      	ldr	r3, [pc, #32]	; (8002318 <HAL_I2C_MspInit+0xac>)
 80022f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f8:	4a07      	ldr	r2, [pc, #28]	; (8002318 <HAL_I2C_MspInit+0xac>)
 80022fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_I2C_MspInit+0xac>)
 8002302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800230c:	bf00      	nop
 800230e:	3778      	adds	r7, #120	; 0x78
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40005400 	.word	0x40005400
 8002318:	40021000 	.word	0x40021000

0800231c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b09e      	sub	sp, #120	; 0x78
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	2254      	movs	r2, #84	; 0x54
 800233a:	2100      	movs	r1, #0
 800233c:	4618      	mov	r0, r3
 800233e:	f004 f9a7 	bl	8006690 <memset>
  if(husart->Instance==USART2)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a2c      	ldr	r2, [pc, #176]	; (80023f8 <HAL_USART_MspInit+0xdc>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d150      	bne.n	80023ee <HAL_USART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800234c:	2302      	movs	r3, #2
 800234e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002350:	2300      	movs	r3, #0
 8002352:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002354:	f107 0310 	add.w	r3, r7, #16
 8002358:	4618      	mov	r0, r3
 800235a:	f003 f955 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <HAL_USART_MspInit+0x4c>
    {
      Error_Handler();
 8002364:	f7ff fef4 	bl	8002150 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002368:	4b24      	ldr	r3, [pc, #144]	; (80023fc <HAL_USART_MspInit+0xe0>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236c:	4a23      	ldr	r2, [pc, #140]	; (80023fc <HAL_USART_MspInit+0xe0>)
 800236e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002372:	6593      	str	r3, [r2, #88]	; 0x58
 8002374:	4b21      	ldr	r3, [pc, #132]	; (80023fc <HAL_USART_MspInit+0xe0>)
 8002376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002380:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <HAL_USART_MspInit+0xe0>)
 8002382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002384:	4a1d      	ldr	r2, [pc, #116]	; (80023fc <HAL_USART_MspInit+0xe0>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800238c:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <HAL_USART_MspInit+0xe0>)
 800238e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA4     ------> USART2_CK
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|GPIO_PIN_4;
 8002398:	2314      	movs	r3, #20
 800239a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	2302      	movs	r3, #2
 800239e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a4:	2303      	movs	r3, #3
 80023a6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023a8:	2307      	movs	r3, #7
 80023aa:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80023b0:	4619      	mov	r1, r3
 80023b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b6:	f001 fb25 	bl	8003a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80023ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023be:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80023cc:	2303      	movs	r3, #3
 80023ce:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80023d0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80023d4:	4619      	mov	r1, r3
 80023d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023da:	f001 fb13 	bl	8003a04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	2026      	movs	r0, #38	; 0x26
 80023e4:	f001 fa97 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023e8:	2026      	movs	r0, #38	; 0x26
 80023ea:	f001 fab0 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80023ee:	bf00      	nop
 80023f0:	3778      	adds	r7, #120	; 0x78
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40004400 	.word	0x40004400
 80023fc:	40021000 	.word	0x40021000

08002400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002404:	e7fe      	b.n	8002404 <NMI_Handler+0x4>

08002406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800240a:	e7fe      	b.n	800240a <HardFault_Handler+0x4>

0800240c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002410:	e7fe      	b.n	8002410 <MemManage_Handler+0x4>

08002412 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002416:	e7fe      	b.n	8002416 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	e7fe      	b.n	800241c <UsageFault_Handler+0x4>

0800241e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244c:	f000 f8d2 	bl	80025f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}

08002454 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_USART_IRQHandler(&husart2);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <USART2_IRQHandler+0x10>)
 800245a:	f003 fcc5 	bl	8005de8 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000130 	.word	0x20000130

08002468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002470:	4a14      	ldr	r2, [pc, #80]	; (80024c4 <_sbrk+0x5c>)
 8002472:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <_sbrk+0x60>)
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800247c:	4b13      	ldr	r3, [pc, #76]	; (80024cc <_sbrk+0x64>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d102      	bne.n	800248a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <_sbrk+0x64>)
 8002486:	4a12      	ldr	r2, [pc, #72]	; (80024d0 <_sbrk+0x68>)
 8002488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800248a:	4b10      	ldr	r3, [pc, #64]	; (80024cc <_sbrk+0x64>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4413      	add	r3, r2
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	429a      	cmp	r2, r3
 8002496:	d207      	bcs.n	80024a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002498:	f004 f912 	bl	80066c0 <__errno>
 800249c:	4603      	mov	r3, r0
 800249e:	220c      	movs	r2, #12
 80024a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024a2:	f04f 33ff 	mov.w	r3, #4294967295
 80024a6:	e009      	b.n	80024bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <_sbrk+0x64>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ae:	4b07      	ldr	r3, [pc, #28]	; (80024cc <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	4a05      	ldr	r2, [pc, #20]	; (80024cc <_sbrk+0x64>)
 80024b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ba:	68fb      	ldr	r3, [r7, #12]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20010000 	.word	0x20010000
 80024c8:	00000400 	.word	0x00000400
 80024cc:	20000274 	.word	0x20000274
 80024d0:	200003c8 	.word	0x200003c8

080024d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <SystemInit+0x20>)
 80024da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024de:	4a05      	ldr	r2, [pc, #20]	; (80024f4 <SystemInit+0x20>)
 80024e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002530 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024fc:	f7ff ffea 	bl	80024d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002500:	480c      	ldr	r0, [pc, #48]	; (8002534 <LoopForever+0x6>)
  ldr r1, =_edata
 8002502:	490d      	ldr	r1, [pc, #52]	; (8002538 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002504:	4a0d      	ldr	r2, [pc, #52]	; (800253c <LoopForever+0xe>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002508:	e002      	b.n	8002510 <LoopCopyDataInit>

0800250a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800250c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250e:	3304      	adds	r3, #4

08002510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002514:	d3f9      	bcc.n	800250a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002516:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002518:	4c0a      	ldr	r4, [pc, #40]	; (8002544 <LoopForever+0x16>)
  movs r3, #0
 800251a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800251c:	e001      	b.n	8002522 <LoopFillZerobss>

0800251e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002520:	3204      	adds	r2, #4

08002522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002524:	d3fb      	bcc.n	800251e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002526:	f004 f8d1 	bl	80066cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800252a:	f7ff faeb 	bl	8001b04 <main>

0800252e <LoopForever>:

LoopForever:
    b LoopForever
 800252e:	e7fe      	b.n	800252e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002530:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002538:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800253c:	08006fd8 	.word	0x08006fd8
  ldr r2, =_sbss
 8002540:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002544:	200003c4 	.word	0x200003c4

08002548 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002548:	e7fe      	b.n	8002548 <ADC1_IRQHandler>

0800254a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f001 f9d3 	bl	8003900 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800255a:	2000      	movs	r0, #0
 800255c:	f000 f80e 	bl	800257c <HAL_InitTick>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	71fb      	strb	r3, [r7, #7]
 800256a:	e001      	b.n	8002570 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800256c:	f7ff fdf6 	bl	800215c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002570:	79fb      	ldrb	r3, [r7, #7]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002588:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <HAL_InitTick+0x6c>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d023      	beq.n	80025d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002590:	4b16      	ldr	r3, [pc, #88]	; (80025ec <HAL_InitTick+0x70>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <HAL_InitTick+0x6c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	4619      	mov	r1, r3
 800259a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800259e:	fbb3 f3f1 	udiv	r3, r3, r1
 80025a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a6:	4618      	mov	r0, r3
 80025a8:	f001 f9df 	bl	800396a <HAL_SYSTICK_Config>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10f      	bne.n	80025d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b0f      	cmp	r3, #15
 80025b6:	d809      	bhi.n	80025cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b8:	2200      	movs	r2, #0
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295
 80025c0:	f001 f9a9 	bl	8003916 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025c4:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <HAL_InitTick+0x74>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e007      	b.n	80025dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	73fb      	strb	r3, [r7, #15]
 80025d0:	e004      	b.n	80025dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e001      	b.n	80025dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000008 	.word	0x20000008
 80025ec:	20000000 	.word	0x20000000
 80025f0:	20000004 	.word	0x20000004

080025f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_IncTick+0x20>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	4b06      	ldr	r3, [pc, #24]	; (8002618 <HAL_IncTick+0x24>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4413      	add	r3, r2
 8002604:	4a04      	ldr	r2, [pc, #16]	; (8002618 <HAL_IncTick+0x24>)
 8002606:	6013      	str	r3, [r2, #0]
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	20000008 	.word	0x20000008
 8002618:	20000278 	.word	0x20000278

0800261c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return uwTick;
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <HAL_GetTick+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000278 	.word	0x20000278

08002634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800263c:	f7ff ffee 	bl	800261c <HAL_GetTick>
 8002640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264c:	d005      	beq.n	800265a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <HAL_Delay+0x44>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	461a      	mov	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4413      	add	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800265a:	bf00      	nop
 800265c:	f7ff ffde 	bl	800261c <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	429a      	cmp	r2, r3
 800266a:	d8f7      	bhi.n	800265c <HAL_Delay+0x28>
  {
  }
}
 800266c:	bf00      	nop
 800266e:	bf00      	nop
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000008 	.word	0x20000008

0800267c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	609a      	str	r2, [r3, #8]
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	609a      	str	r2, [r3, #8]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	3360      	adds	r3, #96	; 0x60
 80026f6:	461a      	mov	r2, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b08      	ldr	r3, [pc, #32]	; (8002728 <LL_ADC_SetOffset+0x44>)
 8002706:	4013      	ands	r3, r2
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	4313      	orrs	r3, r2
 8002714:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800271c:	bf00      	nop
 800271e:	371c      	adds	r7, #28
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	03fff000 	.word	0x03fff000

0800272c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	3360      	adds	r3, #96	; 0x60
 800273a:	461a      	mov	r2, r3
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800274c:	4618      	mov	r0, r3
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002758:	b480      	push	{r7}
 800275a:	b087      	sub	sp, #28
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	3360      	adds	r3, #96	; 0x60
 8002768:	461a      	mov	r2, r3
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	431a      	orrs	r2, r3
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002782:	bf00      	nop
 8002784:	371c      	adds	r7, #28
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027a2:	2301      	movs	r3, #1
 80027a4:	e000      	b.n	80027a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	3330      	adds	r3, #48	; 0x30
 80027c4:	461a      	mov	r2, r3
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	f003 030c 	and.w	r3, r3, #12
 80027d0:	4413      	add	r3, r2
 80027d2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	211f      	movs	r1, #31
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	401a      	ands	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	0e9b      	lsrs	r3, r3, #26
 80027ec:	f003 011f 	and.w	r1, r3, #31
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 031f 	and.w	r3, r3, #31
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	431a      	orrs	r2, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002800:	bf00      	nop
 8002802:	371c      	adds	r7, #28
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800280c:	b480      	push	{r7}
 800280e:	b087      	sub	sp, #28
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	3314      	adds	r3, #20
 800281c:	461a      	mov	r2, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	0e5b      	lsrs	r3, r3, #25
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	4413      	add	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	0d1b      	lsrs	r3, r3, #20
 8002834:	f003 031f 	and.w	r3, r3, #31
 8002838:	2107      	movs	r1, #7
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	401a      	ands	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	0d1b      	lsrs	r3, r3, #20
 8002846:	f003 031f 	and.w	r3, r3, #31
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	431a      	orrs	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002856:	bf00      	nop
 8002858:	371c      	adds	r7, #28
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800287c:	43db      	mvns	r3, r3
 800287e:	401a      	ands	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f003 0318 	and.w	r3, r3, #24
 8002886:	4908      	ldr	r1, [pc, #32]	; (80028a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002888:	40d9      	lsrs	r1, r3
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	400b      	ands	r3, r1
 800288e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002892:	431a      	orrs	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	0007ffff 	.word	0x0007ffff

080028ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80028bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6093      	str	r3, [r2, #8]
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028e4:	d101      	bne.n	80028ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002908:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800290c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002930:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002934:	d101      	bne.n	800293a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002958:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <LL_ADC_IsEnabled+0x18>
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <LL_ADC_IsEnabled+0x1a>
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029aa:	f043 0204 	orr.w	r2, r3, #4
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d101      	bne.n	80029d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 0308 	and.w	r3, r3, #8
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d101      	bne.n	80029fc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029f8:	2301      	movs	r3, #1
 80029fa:	e000      	b.n	80029fe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b088      	sub	sp, #32
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e126      	b.n	8002c74 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d109      	bne.n	8002a48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff fbb5 	bl	80021a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ff3f 	bl	80028d0 <LL_ADC_IsDeepPowerDownEnabled>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d004      	beq.n	8002a62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff25 	bl	80028ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff ff5a 	bl	8002920 <LL_ADC_IsInternalRegulatorEnabled>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d115      	bne.n	8002a9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ff3e 	bl	80028f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a7c:	4b7f      	ldr	r3, [pc, #508]	; (8002c7c <HAL_ADC_Init+0x270>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	099b      	lsrs	r3, r3, #6
 8002a82:	4a7f      	ldr	r2, [pc, #508]	; (8002c80 <HAL_ADC_Init+0x274>)
 8002a84:	fba2 2303 	umull	r2, r3, r2, r3
 8002a88:	099b      	lsrs	r3, r3, #6
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a90:	e002      	b.n	8002a98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	3b01      	subs	r3, #1
 8002a96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f9      	bne.n	8002a92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff3c 	bl	8002920 <LL_ADC_IsInternalRegulatorEnabled>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10d      	bne.n	8002aca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab2:	f043 0210 	orr.w	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff ff75 	bl	80029be <LL_ADC_REG_IsConversionOngoing>
 8002ad4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f040 80bf 	bne.w	8002c62 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f040 80bb 	bne.w	8002c62 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002af4:	f043 0202 	orr.w	r2, r3, #2
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff35 	bl	8002970 <LL_ADC_IsEnabled>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b0c:	485d      	ldr	r0, [pc, #372]	; (8002c84 <HAL_ADC_Init+0x278>)
 8002b0e:	f7ff ff2f 	bl	8002970 <LL_ADC_IsEnabled>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d105      	bne.n	8002b24 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	485a      	ldr	r0, [pc, #360]	; (8002c88 <HAL_ADC_Init+0x27c>)
 8002b20:	f7ff fdac 	bl	800267c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	7e5b      	ldrb	r3, [r3, #25]
 8002b28:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b2e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b34:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b3a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b42:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d106      	bne.n	8002b60 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	3b01      	subs	r3, #1
 8002b58:	045b      	lsls	r3, r3, #17
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d009      	beq.n	8002b7c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	4b42      	ldr	r3, [pc, #264]	; (8002c8c <HAL_ADC_Init+0x280>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	69b9      	ldr	r1, [r7, #24]
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ff25 	bl	80029e4 <LL_ADC_INJ_IsConversionOngoing>
 8002b9a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d13d      	bne.n	8002c1e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d13a      	bne.n	8002c1e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bac:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002bb4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bc4:	f023 0302 	bic.w	r3, r3, #2
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	69b9      	ldr	r1, [r7, #24]
 8002bce:	430b      	orrs	r3, r1
 8002bd0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d118      	bne.n	8002c0e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002be6:	f023 0304 	bic.w	r3, r3, #4
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002bf2:	4311      	orrs	r1, r2
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002bf8:	4311      	orrs	r1, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	611a      	str	r2, [r3, #16]
 8002c0c:	e007      	b.n	8002c1e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0201 	bic.w	r2, r2, #1
 8002c1c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d10c      	bne.n	8002c40 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2c:	f023 010f 	bic.w	r1, r3, #15
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	1e5a      	subs	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c3e:	e007      	b.n	8002c50 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 020f 	bic.w	r2, r2, #15
 8002c4e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c54:	f023 0303 	bic.w	r3, r3, #3
 8002c58:	f043 0201 	orr.w	r2, r3, #1
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	655a      	str	r2, [r3, #84]	; 0x54
 8002c60:	e007      	b.n	8002c72 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c66:	f043 0210 	orr.w	r2, r3, #16
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c72:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3720      	adds	r7, #32
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	053e2d63 	.word	0x053e2d63
 8002c84:	50040000 	.word	0x50040000
 8002c88:	50040300 	.word	0x50040300
 8002c8c:	fff0c007 	.word	0xfff0c007

08002c90 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fe8e 	bl	80029be <LL_ADC_REG_IsConversionOngoing>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d14f      	bne.n	8002d48 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_Start+0x26>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e04b      	b.n	8002d4e <HAL_ADC_Start+0xbe>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fcc8 	bl	8003654 <ADC_Enable>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d137      	bne.n	8002d3e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cee:	d106      	bne.n	8002cfe <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf4:	f023 0206 	bic.w	r2, r3, #6
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	659a      	str	r2, [r3, #88]	; 0x58
 8002cfc:	e002      	b.n	8002d04 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	221c      	movs	r2, #28
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d007      	beq.n	8002d32 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fe2d 	bl	8002996 <LL_ADC_REG_StartConversion>
 8002d3c:	e006      	b.n	8002d4c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002d46:	e001      	b.n	8002d4c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b086      	sub	sp, #24
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d102      	bne.n	8002d6e <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002d68:	2308      	movs	r3, #8
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e010      	b.n	8002d90 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d80:	f043 0220 	orr.w	r2, r3, #32
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e06f      	b.n	8002e6c <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002d8c:	2304      	movs	r3, #4
 8002d8e:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d90:	f7ff fc44 	bl	800261c <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d96:	e021      	b.n	8002ddc <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9e:	d01d      	beq.n	8002ddc <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002da0:	f7ff fc3c 	bl	800261c <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d302      	bcc.n	8002db6 <HAL_ADC_PollForConversion+0x60>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d112      	bne.n	8002ddc <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10b      	bne.n	8002ddc <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc8:	f043 0204 	orr.w	r2, r3, #4
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e047      	b.n	8002e6c <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0d6      	beq.n	8002d98 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fcc7 	bl	800278e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01c      	beq.n	8002e40 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7e5b      	ldrb	r3, [r3, #25]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d118      	bne.n	8002e40 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d111      	bne.n	8002e40 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d105      	bne.n	8002e40 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e38:	f043 0201 	orr.w	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	2b08      	cmp	r3, #8
 8002e4c:	d104      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2208      	movs	r2, #8
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	e008      	b.n	8002e6a <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	220c      	movs	r2, #12
 8002e68:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
	...

08002e90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b0b6      	sub	sp, #216	; 0xd8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x22>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e3bb      	b.n	800362a <HAL_ADC_ConfigChannel+0x79a>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff fd7d 	bl	80029be <LL_ADC_REG_IsConversionOngoing>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f040 83a0 	bne.w	800360c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b05      	cmp	r3, #5
 8002eda:	d824      	bhi.n	8002f26 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	3b02      	subs	r3, #2
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d81b      	bhi.n	8002f1e <HAL_ADC_ConfigChannel+0x8e>
 8002ee6:	a201      	add	r2, pc, #4	; (adr r2, 8002eec <HAL_ADC_ConfigChannel+0x5c>)
 8002ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eec:	08002efd 	.word	0x08002efd
 8002ef0:	08002f05 	.word	0x08002f05
 8002ef4:	08002f0d 	.word	0x08002f0d
 8002ef8:	08002f15 	.word	0x08002f15
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002efc:	230c      	movs	r3, #12
 8002efe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002f02:	e010      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002f04:	2312      	movs	r3, #18
 8002f06:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002f0a:	e00c      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002f0c:	2318      	movs	r3, #24
 8002f0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002f12:	e008      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002f14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002f1c:	e003      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002f1e:	2306      	movs	r3, #6
 8002f20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002f24:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002f34:	f7ff fc3e 	bl	80027b4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fd3e 	bl	80029be <LL_ADC_REG_IsConversionOngoing>
 8002f42:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fd4a 	bl	80029e4 <LL_ADC_INJ_IsConversionOngoing>
 8002f50:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f040 81a4 	bne.w	80032a6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f040 819f 	bne.w	80032a6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	6819      	ldr	r1, [r3, #0]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	461a      	mov	r2, r3
 8002f76:	f7ff fc49 	bl	800280c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	695a      	ldr	r2, [r3, #20]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	08db      	lsrs	r3, r3, #3
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d00a      	beq.n	8002fb2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6818      	ldr	r0, [r3, #0]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	6919      	ldr	r1, [r3, #16]
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fac:	f7ff fb9a 	bl	80026e4 <LL_ADC_SetOffset>
 8002fb0:	e179      	b.n	80032a6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff fbb7 	bl	800272c <LL_ADC_GetOffsetChannel>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10a      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x14e>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2100      	movs	r1, #0
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff fbac 	bl	800272c <LL_ADC_GetOffsetChannel>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	0e9b      	lsrs	r3, r3, #26
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	e01e      	b.n	800301c <HAL_ADC_ConfigChannel+0x18c>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fba1 	bl	800272c <LL_ADC_GetOffsetChannel>
 8002fea:	4603      	mov	r3, r0
 8002fec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ffc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003000:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003004:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800300c:	2320      	movs	r3, #32
 800300e:	e004      	b.n	800301a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003010:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003014:	fab3 f383 	clz	r3, r3
 8003018:	b2db      	uxtb	r3, r3
 800301a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x1a4>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	0e9b      	lsrs	r3, r3, #26
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	e018      	b.n	8003066 <HAL_ADC_ConfigChannel+0x1d6>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003048:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800304c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003050:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003058:	2320      	movs	r3, #32
 800305a:	e004      	b.n	8003066 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800305c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003060:	fab3 f383 	clz	r3, r3
 8003064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003066:	429a      	cmp	r2, r3
 8003068:	d106      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2200      	movs	r2, #0
 8003070:	2100      	movs	r1, #0
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff fb70 	bl	8002758 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2101      	movs	r1, #1
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fb54 	bl	800272c <LL_ADC_GetOffsetChannel>
 8003084:	4603      	mov	r3, r0
 8003086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10a      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x214>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2101      	movs	r1, #1
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fb49 	bl	800272c <LL_ADC_GetOffsetChannel>
 800309a:	4603      	mov	r3, r0
 800309c:	0e9b      	lsrs	r3, r3, #26
 800309e:	f003 021f 	and.w	r2, r3, #31
 80030a2:	e01e      	b.n	80030e2 <HAL_ADC_ConfigChannel+0x252>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2101      	movs	r1, #1
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fb3e 	bl	800272c <LL_ADC_GetOffsetChannel>
 80030b0:	4603      	mov	r3, r0
 80030b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80030ba:	fa93 f3a3 	rbit	r3, r3
 80030be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80030c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80030c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80030ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80030d2:	2320      	movs	r3, #32
 80030d4:	e004      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80030d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80030da:	fab3 f383 	clz	r3, r3
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d105      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x26a>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	0e9b      	lsrs	r3, r3, #26
 80030f4:	f003 031f 	and.w	r3, r3, #31
 80030f8:	e018      	b.n	800312c <HAL_ADC_ConfigChannel+0x29c>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003102:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003106:	fa93 f3a3 	rbit	r3, r3
 800310a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800310e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003112:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003116:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800311e:	2320      	movs	r3, #32
 8003120:	e004      	b.n	800312c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003122:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800312c:	429a      	cmp	r2, r3
 800312e:	d106      	bne.n	800313e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2200      	movs	r2, #0
 8003136:	2101      	movs	r1, #1
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff fb0d 	bl	8002758 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2102      	movs	r1, #2
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff faf1 	bl	800272c <LL_ADC_GetOffsetChannel>
 800314a:	4603      	mov	r3, r0
 800314c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10a      	bne.n	800316a <HAL_ADC_ConfigChannel+0x2da>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2102      	movs	r1, #2
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fae6 	bl	800272c <LL_ADC_GetOffsetChannel>
 8003160:	4603      	mov	r3, r0
 8003162:	0e9b      	lsrs	r3, r3, #26
 8003164:	f003 021f 	and.w	r2, r3, #31
 8003168:	e01e      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x318>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2102      	movs	r1, #2
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fadb 	bl	800272c <LL_ADC_GetOffsetChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003180:	fa93 f3a3 	rbit	r3, r3
 8003184:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003188:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800318c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003190:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003198:	2320      	movs	r3, #32
 800319a:	e004      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800319c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031a0:	fab3 f383 	clz	r3, r3
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d105      	bne.n	80031c0 <HAL_ADC_ConfigChannel+0x330>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	0e9b      	lsrs	r3, r3, #26
 80031ba:	f003 031f 	and.w	r3, r3, #31
 80031be:	e014      	b.n	80031ea <HAL_ADC_ConfigChannel+0x35a>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031c8:	fa93 f3a3 	rbit	r3, r3
 80031cc:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80031ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80031d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80031dc:	2320      	movs	r3, #32
 80031de:	e004      	b.n	80031ea <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80031e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031e4:	fab3 f383 	clz	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d106      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2200      	movs	r2, #0
 80031f4:	2102      	movs	r1, #2
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff faae 	bl	8002758 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2103      	movs	r1, #3
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff fa92 	bl	800272c <LL_ADC_GetOffsetChannel>
 8003208:	4603      	mov	r3, r0
 800320a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10a      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x398>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2103      	movs	r1, #3
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fa87 	bl	800272c <LL_ADC_GetOffsetChannel>
 800321e:	4603      	mov	r3, r0
 8003220:	0e9b      	lsrs	r3, r3, #26
 8003222:	f003 021f 	and.w	r2, r3, #31
 8003226:	e017      	b.n	8003258 <HAL_ADC_ConfigChannel+0x3c8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2103      	movs	r1, #3
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fa7c 	bl	800272c <LL_ADC_GetOffsetChannel>
 8003234:	4603      	mov	r3, r0
 8003236:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003238:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800323a:	fa93 f3a3 	rbit	r3, r3
 800323e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003242:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800324a:	2320      	movs	r3, #32
 800324c:	e003      	b.n	8003256 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800324e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003250:	fab3 f383 	clz	r3, r3
 8003254:	b2db      	uxtb	r3, r3
 8003256:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003260:	2b00      	cmp	r3, #0
 8003262:	d105      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x3e0>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	0e9b      	lsrs	r3, r3, #26
 800326a:	f003 031f 	and.w	r3, r3, #31
 800326e:	e011      	b.n	8003294 <HAL_ADC_ConfigChannel+0x404>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003276:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003278:	fa93 f3a3 	rbit	r3, r3
 800327c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800327e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003280:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003282:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003288:	2320      	movs	r3, #32
 800328a:	e003      	b.n	8003294 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800328c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800328e:	fab3 f383 	clz	r3, r3
 8003292:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003294:	429a      	cmp	r2, r3
 8003296:	d106      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2200      	movs	r2, #0
 800329e:	2103      	movs	r1, #3
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff fa59 	bl	8002758 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fb60 	bl	8002970 <LL_ADC_IsEnabled>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f040 8140 	bne.w	8003538 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	6819      	ldr	r1, [r3, #0]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	461a      	mov	r2, r3
 80032c6:	f7ff facd 	bl	8002864 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	4a8f      	ldr	r2, [pc, #572]	; (800350c <HAL_ADC_ConfigChannel+0x67c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	f040 8131 	bne.w	8003538 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10b      	bne.n	80032fe <HAL_ADC_ConfigChannel+0x46e>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	0e9b      	lsrs	r3, r3, #26
 80032ec:	3301      	adds	r3, #1
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	2b09      	cmp	r3, #9
 80032f4:	bf94      	ite	ls
 80032f6:	2301      	movls	r3, #1
 80032f8:	2300      	movhi	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	e019      	b.n	8003332 <HAL_ADC_ConfigChannel+0x4a2>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003304:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003306:	fa93 f3a3 	rbit	r3, r3
 800330a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800330c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800330e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003316:	2320      	movs	r3, #32
 8003318:	e003      	b.n	8003322 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800331a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800331c:	fab3 f383 	clz	r3, r3
 8003320:	b2db      	uxtb	r3, r3
 8003322:	3301      	adds	r3, #1
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	2b09      	cmp	r3, #9
 800332a:	bf94      	ite	ls
 800332c:	2301      	movls	r3, #1
 800332e:	2300      	movhi	r3, #0
 8003330:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003332:	2b00      	cmp	r3, #0
 8003334:	d079      	beq.n	800342a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333e:	2b00      	cmp	r3, #0
 8003340:	d107      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x4c2>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	0e9b      	lsrs	r3, r3, #26
 8003348:	3301      	adds	r3, #1
 800334a:	069b      	lsls	r3, r3, #26
 800334c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003350:	e015      	b.n	800337e <HAL_ADC_ConfigChannel+0x4ee>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800335a:	fa93 f3a3 	rbit	r3, r3
 800335e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003362:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800336a:	2320      	movs	r3, #32
 800336c:	e003      	b.n	8003376 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800336e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003370:	fab3 f383 	clz	r3, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	3301      	adds	r3, #1
 8003378:	069b      	lsls	r3, r3, #26
 800337a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <HAL_ADC_ConfigChannel+0x50e>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	0e9b      	lsrs	r3, r3, #26
 8003390:	3301      	adds	r3, #1
 8003392:	f003 031f 	and.w	r3, r3, #31
 8003396:	2101      	movs	r1, #1
 8003398:	fa01 f303 	lsl.w	r3, r1, r3
 800339c:	e017      	b.n	80033ce <HAL_ADC_ConfigChannel+0x53e>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80033ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033ae:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80033b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80033b6:	2320      	movs	r3, #32
 80033b8:	e003      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80033ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	3301      	adds	r3, #1
 80033c4:	f003 031f 	and.w	r3, r3, #31
 80033c8:	2101      	movs	r1, #1
 80033ca:	fa01 f303 	lsl.w	r3, r1, r3
 80033ce:	ea42 0103 	orr.w	r1, r2, r3
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10a      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x564>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0e9b      	lsrs	r3, r3, #26
 80033e4:	3301      	adds	r3, #1
 80033e6:	f003 021f 	and.w	r2, r3, #31
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	051b      	lsls	r3, r3, #20
 80033f2:	e018      	b.n	8003426 <HAL_ADC_ConfigChannel+0x596>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033fc:	fa93 f3a3 	rbit	r3, r3
 8003400:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003404:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800340c:	2320      	movs	r3, #32
 800340e:	e003      	b.n	8003418 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f003 021f 	and.w	r2, r3, #31
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003426:	430b      	orrs	r3, r1
 8003428:	e081      	b.n	800352e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003432:	2b00      	cmp	r3, #0
 8003434:	d107      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x5b6>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	3301      	adds	r3, #1
 800343e:	069b      	lsls	r3, r3, #26
 8003440:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003444:	e015      	b.n	8003472 <HAL_ADC_ConfigChannel+0x5e2>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003456:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800345e:	2320      	movs	r3, #32
 8003460:	e003      	b.n	800346a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	3301      	adds	r3, #1
 800346c:	069b      	lsls	r3, r3, #26
 800346e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347a:	2b00      	cmp	r3, #0
 800347c:	d109      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x602>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	0e9b      	lsrs	r3, r3, #26
 8003484:	3301      	adds	r3, #1
 8003486:	f003 031f 	and.w	r3, r3, #31
 800348a:	2101      	movs	r1, #1
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	e017      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x632>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	fa93 f3a3 	rbit	r3, r3
 800349e:	61bb      	str	r3, [r7, #24]
  return result;
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80034aa:	2320      	movs	r3, #32
 80034ac:	e003      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	fab3 f383 	clz	r3, r3
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	3301      	adds	r3, #1
 80034b8:	f003 031f 	and.w	r3, r3, #31
 80034bc:	2101      	movs	r1, #1
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	ea42 0103 	orr.w	r1, r2, r3
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10d      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x65e>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	0e9b      	lsrs	r3, r3, #26
 80034d8:	3301      	adds	r3, #1
 80034da:	f003 021f 	and.w	r2, r3, #31
 80034de:	4613      	mov	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	4413      	add	r3, r2
 80034e4:	3b1e      	subs	r3, #30
 80034e6:	051b      	lsls	r3, r3, #20
 80034e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034ec:	e01e      	b.n	800352c <HAL_ADC_ConfigChannel+0x69c>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	60fb      	str	r3, [r7, #12]
  return result;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d104      	bne.n	8003510 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003506:	2320      	movs	r3, #32
 8003508:	e006      	b.n	8003518 <HAL_ADC_ConfigChannel+0x688>
 800350a:	bf00      	nop
 800350c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	fab3 f383 	clz	r3, r3
 8003516:	b2db      	uxtb	r3, r3
 8003518:	3301      	adds	r3, #1
 800351a:	f003 021f 	and.w	r2, r3, #31
 800351e:	4613      	mov	r3, r2
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	4413      	add	r3, r2
 8003524:	3b1e      	subs	r3, #30
 8003526:	051b      	lsls	r3, r3, #20
 8003528:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800352c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003532:	4619      	mov	r1, r3
 8003534:	f7ff f96a 	bl	800280c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_ADC_ConfigChannel+0x7a4>)
 800353e:	4013      	ands	r3, r2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d06c      	beq.n	800361e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003544:	483c      	ldr	r0, [pc, #240]	; (8003638 <HAL_ADC_ConfigChannel+0x7a8>)
 8003546:	f7ff f8bf 	bl	80026c8 <LL_ADC_GetCommonPathInternalCh>
 800354a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a3a      	ldr	r2, [pc, #232]	; (800363c <HAL_ADC_ConfigChannel+0x7ac>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d127      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003558:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800355c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d121      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a35      	ldr	r2, [pc, #212]	; (8003640 <HAL_ADC_ConfigChannel+0x7b0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d157      	bne.n	800361e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800356e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003572:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003576:	4619      	mov	r1, r3
 8003578:	482f      	ldr	r0, [pc, #188]	; (8003638 <HAL_ADC_ConfigChannel+0x7a8>)
 800357a:	f7ff f892 	bl	80026a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800357e:	4b31      	ldr	r3, [pc, #196]	; (8003644 <HAL_ADC_ConfigChannel+0x7b4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	099b      	lsrs	r3, r3, #6
 8003584:	4a30      	ldr	r2, [pc, #192]	; (8003648 <HAL_ADC_ConfigChannel+0x7b8>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	4613      	mov	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	4413      	add	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003598:	e002      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	3b01      	subs	r3, #1
 800359e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f9      	bne.n	800359a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035a6:	e03a      	b.n	800361e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a27      	ldr	r2, [pc, #156]	; (800364c <HAL_ADC_ConfigChannel+0x7bc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d113      	bne.n	80035da <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80035b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10d      	bne.n	80035da <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a1f      	ldr	r2, [pc, #124]	; (8003640 <HAL_ADC_ConfigChannel+0x7b0>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d12a      	bne.n	800361e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80035cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035d0:	4619      	mov	r1, r3
 80035d2:	4819      	ldr	r0, [pc, #100]	; (8003638 <HAL_ADC_ConfigChannel+0x7a8>)
 80035d4:	f7ff f865 	bl	80026a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035d8:	e021      	b.n	800361e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1c      	ldr	r2, [pc, #112]	; (8003650 <HAL_ADC_ConfigChannel+0x7c0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d11c      	bne.n	800361e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80035e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d116      	bne.n	800361e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a12      	ldr	r2, [pc, #72]	; (8003640 <HAL_ADC_ConfigChannel+0x7b0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d111      	bne.n	800361e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80035fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003602:	4619      	mov	r1, r3
 8003604:	480c      	ldr	r0, [pc, #48]	; (8003638 <HAL_ADC_ConfigChannel+0x7a8>)
 8003606:	f7ff f84c 	bl	80026a2 <LL_ADC_SetCommonPathInternalCh>
 800360a:	e008      	b.n	800361e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003610:	f043 0220 	orr.w	r2, r3, #32
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003626:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800362a:	4618      	mov	r0, r3
 800362c:	37d8      	adds	r7, #216	; 0xd8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	80080000 	.word	0x80080000
 8003638:	50040300 	.word	0x50040300
 800363c:	c7520000 	.word	0xc7520000
 8003640:	50040000 	.word	0x50040000
 8003644:	20000000 	.word	0x20000000
 8003648:	053e2d63 	.word	0x053e2d63
 800364c:	cb840000 	.word	0xcb840000
 8003650:	80000001 	.word	0x80000001

08003654 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800365c:	2300      	movs	r3, #0
 800365e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff f983 	bl	8002970 <LL_ADC_IsEnabled>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d169      	bne.n	8003744 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	4b36      	ldr	r3, [pc, #216]	; (8003750 <ADC_Enable+0xfc>)
 8003678:	4013      	ands	r3, r2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00d      	beq.n	800369a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003682:	f043 0210 	orr.w	r2, r3, #16
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368e:	f043 0201 	orr.w	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e055      	b.n	8003746 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff f952 	bl	8002948 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036a4:	482b      	ldr	r0, [pc, #172]	; (8003754 <ADC_Enable+0x100>)
 80036a6:	f7ff f80f 	bl	80026c8 <LL_ADC_GetCommonPathInternalCh>
 80036aa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d013      	beq.n	80036dc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036b4:	4b28      	ldr	r3, [pc, #160]	; (8003758 <ADC_Enable+0x104>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	099b      	lsrs	r3, r3, #6
 80036ba:	4a28      	ldr	r2, [pc, #160]	; (800375c <ADC_Enable+0x108>)
 80036bc:	fba2 2303 	umull	r2, r3, r2, r3
 80036c0:	099b      	lsrs	r3, r3, #6
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	4613      	mov	r3, r2
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036ce:	e002      	b.n	80036d6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f9      	bne.n	80036d0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80036dc:	f7fe ff9e 	bl	800261c <HAL_GetTick>
 80036e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036e2:	e028      	b.n	8003736 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff f941 	bl	8002970 <LL_ADC_IsEnabled>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d104      	bne.n	80036fe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff f925 	bl	8002948 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036fe:	f7fe ff8d 	bl	800261c <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d914      	bls.n	8003736 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b01      	cmp	r3, #1
 8003718:	d00d      	beq.n	8003736 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371e:	f043 0210 	orr.w	r2, r3, #16
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	f043 0201 	orr.w	r2, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e007      	b.n	8003746 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d1cf      	bne.n	80036e4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	8000003f 	.word	0x8000003f
 8003754:	50040300 	.word	0x50040300
 8003758:	20000000 	.word	0x20000000
 800375c:	053e2d63 	.word	0x053e2d63

08003760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f003 0307 	and.w	r3, r3, #7
 800376e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800377c:	4013      	ands	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800378c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003792:	4a04      	ldr	r2, [pc, #16]	; (80037a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	60d3      	str	r3, [r2, #12]
}
 8003798:	bf00      	nop
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <__NVIC_GetPriorityGrouping+0x18>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	0a1b      	lsrs	r3, r3, #8
 80037b2:	f003 0307 	and.w	r3, r3, #7
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	db0b      	blt.n	80037ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	f003 021f 	and.w	r2, r3, #31
 80037dc:	4907      	ldr	r1, [pc, #28]	; (80037fc <__NVIC_EnableIRQ+0x38>)
 80037de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e2:	095b      	lsrs	r3, r3, #5
 80037e4:	2001      	movs	r0, #1
 80037e6:	fa00 f202 	lsl.w	r2, r0, r2
 80037ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	e000e100 	.word	0xe000e100

08003800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	6039      	str	r1, [r7, #0]
 800380a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800380c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003810:	2b00      	cmp	r3, #0
 8003812:	db0a      	blt.n	800382a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	b2da      	uxtb	r2, r3
 8003818:	490c      	ldr	r1, [pc, #48]	; (800384c <__NVIC_SetPriority+0x4c>)
 800381a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381e:	0112      	lsls	r2, r2, #4
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	440b      	add	r3, r1
 8003824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003828:	e00a      	b.n	8003840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	b2da      	uxtb	r2, r3
 800382e:	4908      	ldr	r1, [pc, #32]	; (8003850 <__NVIC_SetPriority+0x50>)
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	3b04      	subs	r3, #4
 8003838:	0112      	lsls	r2, r2, #4
 800383a:	b2d2      	uxtb	r2, r2
 800383c:	440b      	add	r3, r1
 800383e:	761a      	strb	r2, [r3, #24]
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	e000e100 	.word	0xe000e100
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003854:	b480      	push	{r7}
 8003856:	b089      	sub	sp, #36	; 0x24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	f1c3 0307 	rsb	r3, r3, #7
 800386e:	2b04      	cmp	r3, #4
 8003870:	bf28      	it	cs
 8003872:	2304      	movcs	r3, #4
 8003874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	3304      	adds	r3, #4
 800387a:	2b06      	cmp	r3, #6
 800387c:	d902      	bls.n	8003884 <NVIC_EncodePriority+0x30>
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3b03      	subs	r3, #3
 8003882:	e000      	b.n	8003886 <NVIC_EncodePriority+0x32>
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003888:	f04f 32ff 	mov.w	r2, #4294967295
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43da      	mvns	r2, r3
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	401a      	ands	r2, r3
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800389c:	f04f 31ff 	mov.w	r1, #4294967295
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	fa01 f303 	lsl.w	r3, r1, r3
 80038a6:	43d9      	mvns	r1, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ac:	4313      	orrs	r3, r2
         );
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3724      	adds	r7, #36	; 0x24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038cc:	d301      	bcc.n	80038d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ce:	2301      	movs	r3, #1
 80038d0:	e00f      	b.n	80038f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d2:	4a0a      	ldr	r2, [pc, #40]	; (80038fc <SysTick_Config+0x40>)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038da:	210f      	movs	r1, #15
 80038dc:	f04f 30ff 	mov.w	r0, #4294967295
 80038e0:	f7ff ff8e 	bl	8003800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <SysTick_Config+0x40>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ea:	4b04      	ldr	r3, [pc, #16]	; (80038fc <SysTick_Config+0x40>)
 80038ec:	2207      	movs	r2, #7
 80038ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	e000e010 	.word	0xe000e010

08003900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff ff29 	bl	8003760 <__NVIC_SetPriorityGrouping>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
 8003922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003928:	f7ff ff3e 	bl	80037a8 <__NVIC_GetPriorityGrouping>
 800392c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	6978      	ldr	r0, [r7, #20]
 8003934:	f7ff ff8e 	bl	8003854 <NVIC_EncodePriority>
 8003938:	4602      	mov	r2, r0
 800393a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff ff5d 	bl	8003800 <__NVIC_SetPriority>
}
 8003946:	bf00      	nop
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ff31 	bl	80037c4 <__NVIC_EnableIRQ>
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ffa2 	bl	80038bc <SysTick_Config>
 8003978:	4603      	mov	r3, r0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b084      	sub	sp, #16
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d005      	beq.n	80039a6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2204      	movs	r2, #4
 800399e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
 80039a4:	e029      	b.n	80039fa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 020e 	bic.w	r2, r2, #14
 80039b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0201 	bic.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	f003 021c 	and.w	r2, r3, #28
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	2101      	movs	r1, #1
 80039d4:	fa01 f202 	lsl.w	r2, r1, r2
 80039d8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	4798      	blx	r3
    }
  }
  return status;
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b087      	sub	sp, #28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a12:	e148      	b.n	8003ca6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	2101      	movs	r1, #1
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 813a 	beq.w	8003ca0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d005      	beq.n	8003a44 <HAL_GPIO_Init+0x40>
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d130      	bne.n	8003aa6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	2203      	movs	r2, #3
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4013      	ands	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	f003 0201 	and.w	r2, r3, #1
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d017      	beq.n	8003ae2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	2203      	movs	r2, #3
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d123      	bne.n	8003b36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	08da      	lsrs	r2, r3, #3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3208      	adds	r2, #8
 8003af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003afa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	220f      	movs	r2, #15
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	691a      	ldr	r2, [r3, #16]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	08da      	lsrs	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3208      	adds	r2, #8
 8003b30:	6939      	ldr	r1, [r7, #16]
 8003b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	2203      	movs	r2, #3
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	43db      	mvns	r3, r3
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f003 0203 	and.w	r2, r3, #3
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 8094 	beq.w	8003ca0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b78:	4b52      	ldr	r3, [pc, #328]	; (8003cc4 <HAL_GPIO_Init+0x2c0>)
 8003b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b7c:	4a51      	ldr	r2, [pc, #324]	; (8003cc4 <HAL_GPIO_Init+0x2c0>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6613      	str	r3, [r2, #96]	; 0x60
 8003b84:	4b4f      	ldr	r3, [pc, #316]	; (8003cc4 <HAL_GPIO_Init+0x2c0>)
 8003b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	60bb      	str	r3, [r7, #8]
 8003b8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b90:	4a4d      	ldr	r2, [pc, #308]	; (8003cc8 <HAL_GPIO_Init+0x2c4>)
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	3302      	adds	r3, #2
 8003b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003bba:	d00d      	beq.n	8003bd8 <HAL_GPIO_Init+0x1d4>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a43      	ldr	r2, [pc, #268]	; (8003ccc <HAL_GPIO_Init+0x2c8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d007      	beq.n	8003bd4 <HAL_GPIO_Init+0x1d0>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a42      	ldr	r2, [pc, #264]	; (8003cd0 <HAL_GPIO_Init+0x2cc>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d101      	bne.n	8003bd0 <HAL_GPIO_Init+0x1cc>
 8003bcc:	2302      	movs	r3, #2
 8003bce:	e004      	b.n	8003bda <HAL_GPIO_Init+0x1d6>
 8003bd0:	2307      	movs	r3, #7
 8003bd2:	e002      	b.n	8003bda <HAL_GPIO_Init+0x1d6>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e000      	b.n	8003bda <HAL_GPIO_Init+0x1d6>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	f002 0203 	and.w	r2, r2, #3
 8003be0:	0092      	lsls	r2, r2, #2
 8003be2:	4093      	lsls	r3, r2
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bea:	4937      	ldr	r1, [pc, #220]	; (8003cc8 <HAL_GPIO_Init+0x2c4>)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	089b      	lsrs	r3, r3, #2
 8003bf0:	3302      	adds	r3, #2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bf8:	4b36      	ldr	r3, [pc, #216]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4013      	ands	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c1c:	4a2d      	ldr	r2, [pc, #180]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c22:	4b2c      	ldr	r3, [pc, #176]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c46:	4a23      	ldr	r2, [pc, #140]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c4c:	4b21      	ldr	r3, [pc, #132]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	43db      	mvns	r3, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c70:	4a18      	ldr	r2, [pc, #96]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c76:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	4013      	ands	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c9a:	4a0e      	ldr	r2, [pc, #56]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f47f aeaf 	bne.w	8003a14 <HAL_GPIO_Init+0x10>
  }
}
 8003cb6:	bf00      	nop
 8003cb8:	bf00      	nop
 8003cba:	371c      	adds	r7, #28
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	40010000 	.word	0x40010000
 8003ccc:	48000400 	.word	0x48000400
 8003cd0:	48000800 	.word	0x48000800
 8003cd4:	40010400 	.word	0x40010400

08003cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ce8:	787b      	ldrb	r3, [r7, #1]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d003      	beq.n	8003cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cee:	887a      	ldrh	r2, [r7, #2]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cf4:	e002      	b.n	8003cfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cf6:	887a      	ldrh	r2, [r7, #2]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e08d      	b.n	8003e36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7fe fa9c 	bl	800226c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2224      	movs	r2, #36	; 0x24
 8003d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0201 	bic.w	r2, r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d107      	bne.n	8003d82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d7e:	609a      	str	r2, [r3, #8]
 8003d80:	e006      	b.n	8003d90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003d8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d108      	bne.n	8003daa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003da6:	605a      	str	r2, [r3, #4]
 8003da8:	e007      	b.n	8003dba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ddc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691a      	ldr	r2, [r3, #16]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	69d9      	ldr	r1, [r3, #28]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a1a      	ldr	r2, [r3, #32]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0201 	orr.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	607a      	str	r2, [r7, #4]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	817b      	strh	r3, [r7, #10]
 8003e50:	4613      	mov	r3, r2
 8003e52:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	f040 80fd 	bne.w	800405c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_I2C_Master_Transmit+0x30>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e0f6      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e78:	f7fe fbd0 	bl	800261c <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	2319      	movs	r3, #25
 8003e84:	2201      	movs	r2, #1
 8003e86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 fa0a 	bl	80042a4 <I2C_WaitOnFlagUntilTimeout>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e0e1      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2221      	movs	r2, #33	; 0x21
 8003e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2210      	movs	r2, #16
 8003ea6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	893a      	ldrh	r2, [r7, #8]
 8003eba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2bff      	cmp	r3, #255	; 0xff
 8003eca:	d906      	bls.n	8003eda <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	22ff      	movs	r2, #255	; 0xff
 8003ed0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003ed2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ed6:	617b      	str	r3, [r7, #20]
 8003ed8:	e007      	b.n	8003eea <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003ee4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ee8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d024      	beq.n	8003f3c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef6:	781a      	ldrb	r2, [r3, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	3301      	adds	r3, #1
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	8979      	ldrh	r1, [r7, #10]
 8003f2e:	4b4e      	ldr	r3, [pc, #312]	; (8004068 <HAL_I2C_Master_Transmit+0x228>)
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fbf1 	bl	800471c <I2C_TransferConfig>
 8003f3a:	e066      	b.n	800400a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	8979      	ldrh	r1, [r7, #10]
 8003f44:	4b48      	ldr	r3, [pc, #288]	; (8004068 <HAL_I2C_Master_Transmit+0x228>)
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 fbe6 	bl	800471c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003f50:	e05b      	b.n	800400a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	6a39      	ldr	r1, [r7, #32]
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f9f3 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e07b      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	781a      	ldrb	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d034      	beq.n	800400a <HAL_I2C_Master_Transmit+0x1ca>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d130      	bne.n	800400a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2180      	movs	r1, #128	; 0x80
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f976 	bl	80042a4 <I2C_WaitOnFlagUntilTimeout>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e04d      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	2bff      	cmp	r3, #255	; 0xff
 8003fca:	d90e      	bls.n	8003fea <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	22ff      	movs	r2, #255	; 0xff
 8003fd0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	8979      	ldrh	r1, [r7, #10]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 fb9a 	bl	800471c <I2C_TransferConfig>
 8003fe8:	e00f      	b.n	800400a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	8979      	ldrh	r1, [r7, #10]
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 fb89 	bl	800471c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400e:	b29b      	uxth	r3, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	d19e      	bne.n	8003f52 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	6a39      	ldr	r1, [r7, #32]
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f9d9 	bl	80043d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e01a      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2220      	movs	r2, #32
 800402e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6859      	ldr	r1, [r3, #4]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	4b0c      	ldr	r3, [pc, #48]	; (800406c <HAL_I2C_Master_Transmit+0x22c>)
 800403c:	400b      	ands	r3, r1
 800403e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	e000      	b.n	800405e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
  }
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	80002000 	.word	0x80002000
 800406c:	fe00e800 	.word	0xfe00e800

08004070 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	607a      	str	r2, [r7, #4]
 800407a:	461a      	mov	r2, r3
 800407c:	460b      	mov	r3, r1
 800407e:	817b      	strh	r3, [r7, #10]
 8004080:	4613      	mov	r3, r2
 8004082:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b20      	cmp	r3, #32
 800408e:	f040 80db 	bne.w	8004248 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004098:	2b01      	cmp	r3, #1
 800409a:	d101      	bne.n	80040a0 <HAL_I2C_Master_Receive+0x30>
 800409c:	2302      	movs	r3, #2
 800409e:	e0d4      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040a8:	f7fe fab8 	bl	800261c <HAL_GetTick>
 80040ac:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	2319      	movs	r3, #25
 80040b4:	2201      	movs	r2, #1
 80040b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f8f2 	bl	80042a4 <I2C_WaitOnFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e0bf      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2222      	movs	r2, #34	; 0x22
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2210      	movs	r2, #16
 80040d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	893a      	ldrh	r2, [r7, #8]
 80040ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2bff      	cmp	r3, #255	; 0xff
 80040fa:	d90e      	bls.n	800411a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	22ff      	movs	r2, #255	; 0xff
 8004100:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004106:	b2da      	uxtb	r2, r3
 8004108:	8979      	ldrh	r1, [r7, #10]
 800410a:	4b52      	ldr	r3, [pc, #328]	; (8004254 <HAL_I2C_Master_Receive+0x1e4>)
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 fb02 	bl	800471c <I2C_TransferConfig>
 8004118:	e06d      	b.n	80041f6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004128:	b2da      	uxtb	r2, r3
 800412a:	8979      	ldrh	r1, [r7, #10]
 800412c:	4b49      	ldr	r3, [pc, #292]	; (8004254 <HAL_I2C_Master_Receive+0x1e4>)
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 faf1 	bl	800471c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800413a:	e05c      	b.n	80041f6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	6a39      	ldr	r1, [r7, #32]
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 f989 	bl	8004458 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e07c      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	1c5a      	adds	r2, r3, #1
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004186:	b29b      	uxth	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d034      	beq.n	80041f6 <HAL_I2C_Master_Receive+0x186>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004190:	2b00      	cmp	r3, #0
 8004192:	d130      	bne.n	80041f6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	2200      	movs	r2, #0
 800419c:	2180      	movs	r1, #128	; 0x80
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 f880 	bl	80042a4 <I2C_WaitOnFlagUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e04d      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2bff      	cmp	r3, #255	; 0xff
 80041b6:	d90e      	bls.n	80041d6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	22ff      	movs	r2, #255	; 0xff
 80041bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	8979      	ldrh	r1, [r7, #10]
 80041c6:	2300      	movs	r3, #0
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 faa4 	bl	800471c <I2C_TransferConfig>
 80041d4:	e00f      	b.n	80041f6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	8979      	ldrh	r1, [r7, #10]
 80041e8:	2300      	movs	r3, #0
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fa93 	bl	800471c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d19d      	bne.n	800413c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	6a39      	ldr	r1, [r7, #32]
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 f8e3 	bl	80043d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e01a      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2220      	movs	r2, #32
 800421a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6859      	ldr	r1, [r3, #4]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	4b0c      	ldr	r3, [pc, #48]	; (8004258 <HAL_I2C_Master_Receive+0x1e8>)
 8004228:	400b      	ands	r3, r1
 800422a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2220      	movs	r2, #32
 8004230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	e000      	b.n	800424a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004248:	2302      	movs	r3, #2
  }
}
 800424a:	4618      	mov	r0, r3
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	80002400 	.word	0x80002400
 8004258:	fe00e800 	.word	0xfe00e800

0800425c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b02      	cmp	r3, #2
 8004270:	d103      	bne.n	800427a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2200      	movs	r2, #0
 8004278:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b01      	cmp	r3, #1
 8004286:	d007      	beq.n	8004298 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699a      	ldr	r2, [r3, #24]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	619a      	str	r2, [r3, #24]
  }
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	4613      	mov	r3, r2
 80042b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042b4:	e031      	b.n	800431a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d02d      	beq.n	800431a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042be:	f7fe f9ad 	bl	800261c <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d302      	bcc.n	80042d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d122      	bne.n	800431a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4013      	ands	r3, r2
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	bf0c      	ite	eq
 80042e4:	2301      	moveq	r3, #1
 80042e6:	2300      	movne	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	461a      	mov	r2, r3
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d113      	bne.n	800431a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	f043 0220 	orr.w	r2, r3, #32
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2220      	movs	r2, #32
 8004302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e00f      	b.n	800433a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	699a      	ldr	r2, [r3, #24]
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4013      	ands	r3, r2
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	429a      	cmp	r2, r3
 8004328:	bf0c      	ite	eq
 800432a:	2301      	moveq	r3, #1
 800432c:	2300      	movne	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	429a      	cmp	r2, r3
 8004336:	d0be      	beq.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b084      	sub	sp, #16
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	60b9      	str	r1, [r7, #8]
 800434c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800434e:	e033      	b.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 f901 	bl	800455c <I2C_IsErrorOccurred>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e031      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800436a:	d025      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436c:	f7fe f956 	bl	800261c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d11a      	bne.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b02      	cmp	r3, #2
 800438e:	d013      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004394:	f043 0220 	orr.w	r2, r3, #32
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e007      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d1c4      	bne.n	8004350 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043dc:	e02f      	b.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	68b9      	ldr	r1, [r7, #8]
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f8ba 	bl	800455c <I2C_IsErrorOccurred>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e02d      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fe f913 	bl	800261c <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11a      	bne.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b20      	cmp	r3, #32
 8004414:	d013      	beq.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441a:	f043 0220 	orr.w	r2, r3, #32
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2220      	movs	r2, #32
 8004426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e007      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b20      	cmp	r3, #32
 800444a:	d1c8      	bne.n	80043de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004464:	e06b      	b.n	800453e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68b9      	ldr	r1, [r7, #8]
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 f876 	bl	800455c <I2C_IsErrorOccurred>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e069      	b.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	f003 0320 	and.w	r3, r3, #32
 8004484:	2b20      	cmp	r3, #32
 8004486:	d138      	bne.n	80044fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	2b04      	cmp	r3, #4
 8004494:	d105      	bne.n	80044a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800449e:	2300      	movs	r3, #0
 80044a0:	e055      	b.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b10      	cmp	r3, #16
 80044ae:	d107      	bne.n	80044c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2210      	movs	r2, #16
 80044b6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2204      	movs	r2, #4
 80044bc:	645a      	str	r2, [r3, #68]	; 0x44
 80044be:	e002      	b.n	80044c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2220      	movs	r2, #32
 80044cc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6859      	ldr	r1, [r3, #4]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	4b1f      	ldr	r3, [pc, #124]	; (8004558 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80044da:	400b      	ands	r3, r1
 80044dc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e029      	b.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044fa:	f7fe f88f 	bl	800261c <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	429a      	cmp	r2, r3
 8004508:	d302      	bcc.n	8004510 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d116      	bne.n	800453e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b04      	cmp	r3, #4
 800451c:	d00f      	beq.n	800453e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004522:	f043 0220 	orr.w	r2, r3, #32
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e007      	b.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d18c      	bne.n	8004466 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	fe00e800 	.word	0xfe00e800

0800455c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08a      	sub	sp, #40	; 0x28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004576:	2300      	movs	r3, #0
 8004578:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b00      	cmp	r3, #0
 8004586:	d068      	beq.n	800465a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2210      	movs	r2, #16
 800458e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004590:	e049      	b.n	8004626 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d045      	beq.n	8004626 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fe f83f 	bl	800261c <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <I2C_IsErrorOccurred+0x54>
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d13a      	bne.n	8004626 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045d2:	d121      	bne.n	8004618 <I2C_IsErrorOccurred+0xbc>
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045da:	d01d      	beq.n	8004618 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80045dc:	7cfb      	ldrb	r3, [r7, #19]
 80045de:	2b20      	cmp	r3, #32
 80045e0:	d01a      	beq.n	8004618 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80045f2:	f7fe f813 	bl	800261c <HAL_GetTick>
 80045f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045f8:	e00e      	b.n	8004618 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80045fa:	f7fe f80f 	bl	800261c <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b19      	cmp	r3, #25
 8004606:	d907      	bls.n	8004618 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	f043 0320 	orr.w	r3, r3, #32
 800460e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004616:	e006      	b.n	8004626 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f003 0320 	and.w	r3, r3, #32
 8004622:	2b20      	cmp	r3, #32
 8004624:	d1e9      	bne.n	80045fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	f003 0320 	and.w	r3, r3, #32
 8004630:	2b20      	cmp	r3, #32
 8004632:	d003      	beq.n	800463c <I2C_IsErrorOccurred+0xe0>
 8004634:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0aa      	beq.n	8004592 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800463c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004640:	2b00      	cmp	r3, #0
 8004642:	d103      	bne.n	800464c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2220      	movs	r2, #32
 800464a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	f043 0304 	orr.w	r3, r3, #4
 8004652:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00b      	beq.n	8004684 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800466c:	6a3b      	ldr	r3, [r7, #32]
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f44f 7280 	mov.w	r2, #256	; 0x100
 800467c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800468e:	6a3b      	ldr	r3, [r7, #32]
 8004690:	f043 0308 	orr.w	r3, r3, #8
 8004694:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800469e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00b      	beq.n	80046c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	f043 0302 	orr.w	r3, r3, #2
 80046b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80046c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01c      	beq.n	800470a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f7ff fdc3 	bl	800425c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b0d      	ldr	r3, [pc, #52]	; (8004718 <I2C_IsErrorOccurred+0x1bc>)
 80046e2:	400b      	ands	r3, r1
 80046e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800470a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800470e:	4618      	mov	r0, r3
 8004710:	3728      	adds	r7, #40	; 0x28
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	fe00e800 	.word	0xfe00e800

0800471c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800471c:	b480      	push	{r7}
 800471e:	b087      	sub	sp, #28
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	607b      	str	r3, [r7, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	817b      	strh	r3, [r7, #10]
 800472a:	4613      	mov	r3, r2
 800472c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800472e:	897b      	ldrh	r3, [r7, #10]
 8004730:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004734:	7a7b      	ldrb	r3, [r7, #9]
 8004736:	041b      	lsls	r3, r3, #16
 8004738:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800473c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	4313      	orrs	r3, r2
 8004746:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800474a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685a      	ldr	r2, [r3, #4]
 8004752:	6a3b      	ldr	r3, [r7, #32]
 8004754:	0d5b      	lsrs	r3, r3, #21
 8004756:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800475a:	4b08      	ldr	r3, [pc, #32]	; (800477c <I2C_TransferConfig+0x60>)
 800475c:	430b      	orrs	r3, r1
 800475e:	43db      	mvns	r3, r3
 8004760:	ea02 0103 	and.w	r1, r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	03ff63ff 	.word	0x03ff63ff

08004780 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b20      	cmp	r3, #32
 8004794:	d138      	bne.n	8004808 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047a0:	2302      	movs	r3, #2
 80047a2:	e032      	b.n	800480a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2224      	movs	r2, #36	; 0x24
 80047b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0201 	bic.w	r2, r2, #1
 80047c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6819      	ldr	r1, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0201 	orr.w	r2, r2, #1
 80047f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004804:	2300      	movs	r3, #0
 8004806:	e000      	b.n	800480a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004808:	2302      	movs	r3, #2
  }
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b20      	cmp	r3, #32
 800482a:	d139      	bne.n	80048a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004836:	2302      	movs	r3, #2
 8004838:	e033      	b.n	80048a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2224      	movs	r2, #36	; 0x24
 8004846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0201 	bic.w	r2, r2, #1
 8004858:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004868:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	021b      	lsls	r3, r3, #8
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800489c:	2300      	movs	r3, #0
 800489e:	e000      	b.n	80048a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048a0:	2302      	movs	r3, #2
  }
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048b4:	4b05      	ldr	r3, [pc, #20]	; (80048cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a04      	ldr	r2, [pc, #16]	; (80048cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048be:	6013      	str	r3, [r2, #0]
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40007000 	.word	0x40007000

080048d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048d4:	4b04      	ldr	r3, [pc, #16]	; (80048e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80048dc:	4618      	mov	r0, r3
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40007000 	.word	0x40007000

080048ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048fa:	d130      	bne.n	800495e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80048fc:	4b23      	ldr	r3, [pc, #140]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004908:	d038      	beq.n	800497c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800490a:	4b20      	ldr	r3, [pc, #128]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004912:	4a1e      	ldr	r2, [pc, #120]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004914:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004918:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800491a:	4b1d      	ldr	r3, [pc, #116]	; (8004990 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2232      	movs	r2, #50	; 0x32
 8004920:	fb02 f303 	mul.w	r3, r2, r3
 8004924:	4a1b      	ldr	r2, [pc, #108]	; (8004994 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	0c9b      	lsrs	r3, r3, #18
 800492c:	3301      	adds	r3, #1
 800492e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004930:	e002      	b.n	8004938 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	3b01      	subs	r3, #1
 8004936:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004938:	4b14      	ldr	r3, [pc, #80]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004944:	d102      	bne.n	800494c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1f2      	bne.n	8004932 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800494c:	4b0f      	ldr	r3, [pc, #60]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004958:	d110      	bne.n	800497c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e00f      	b.n	800497e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800495e:	4b0b      	ldr	r3, [pc, #44]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800496a:	d007      	beq.n	800497c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800496c:	4b07      	ldr	r3, [pc, #28]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004974:	4a05      	ldr	r2, [pc, #20]	; (800498c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004976:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800497a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40007000 	.word	0x40007000
 8004990:	20000000 	.word	0x20000000
 8004994:	431bde83 	.word	0x431bde83

08004998 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d102      	bne.n	80049ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	f000 bc02 	b.w	80051b0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049ac:	4b96      	ldr	r3, [pc, #600]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 030c 	and.w	r3, r3, #12
 80049b4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049b6:	4b94      	ldr	r3, [pc, #592]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0310 	and.w	r3, r3, #16
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 80e4 	beq.w	8004b96 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d007      	beq.n	80049e4 <HAL_RCC_OscConfig+0x4c>
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	2b0c      	cmp	r3, #12
 80049d8:	f040 808b 	bne.w	8004af2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	f040 8087 	bne.w	8004af2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049e4:	4b88      	ldr	r3, [pc, #544]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_OscConfig+0x64>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e3d9      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1a      	ldr	r2, [r3, #32]
 8004a00:	4b81      	ldr	r3, [pc, #516]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d004      	beq.n	8004a16 <HAL_RCC_OscConfig+0x7e>
 8004a0c:	4b7e      	ldr	r3, [pc, #504]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a14:	e005      	b.n	8004a22 <HAL_RCC_OscConfig+0x8a>
 8004a16:	4b7c      	ldr	r3, [pc, #496]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a1c:	091b      	lsrs	r3, r3, #4
 8004a1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d223      	bcs.n	8004a6e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 fd8c 	bl	8005548 <RCC_SetFlashLatencyFromMSIRange>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d001      	beq.n	8004a3a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e3ba      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a3a:	4b73      	ldr	r3, [pc, #460]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a72      	ldr	r2, [pc, #456]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a40:	f043 0308 	orr.w	r3, r3, #8
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	4b70      	ldr	r3, [pc, #448]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	496d      	ldr	r1, [pc, #436]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a58:	4b6b      	ldr	r3, [pc, #428]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	4968      	ldr	r1, [pc, #416]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	604b      	str	r3, [r1, #4]
 8004a6c:	e025      	b.n	8004aba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a6e:	4b66      	ldr	r3, [pc, #408]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a65      	ldr	r2, [pc, #404]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a74:	f043 0308 	orr.w	r3, r3, #8
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	4b63      	ldr	r3, [pc, #396]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	4960      	ldr	r1, [pc, #384]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a8c:	4b5e      	ldr	r3, [pc, #376]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	021b      	lsls	r3, r3, #8
 8004a9a:	495b      	ldr	r1, [pc, #364]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d109      	bne.n	8004aba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 fd4c 	bl	8005548 <RCC_SetFlashLatencyFromMSIRange>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e37a      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004aba:	f000 fc81 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	4b51      	ldr	r3, [pc, #324]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	4950      	ldr	r1, [pc, #320]	; (8004c0c <HAL_RCC_OscConfig+0x274>)
 8004acc:	5ccb      	ldrb	r3, [r1, r3]
 8004ace:	f003 031f 	and.w	r3, r3, #31
 8004ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad6:	4a4e      	ldr	r2, [pc, #312]	; (8004c10 <HAL_RCC_OscConfig+0x278>)
 8004ad8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ada:	4b4e      	ldr	r3, [pc, #312]	; (8004c14 <HAL_RCC_OscConfig+0x27c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fd fd4c 	bl	800257c <HAL_InitTick>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d052      	beq.n	8004b94 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004aee:	7bfb      	ldrb	r3, [r7, #15]
 8004af0:	e35e      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d032      	beq.n	8004b60 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004afa:	4b43      	ldr	r3, [pc, #268]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a42      	ldr	r2, [pc, #264]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b06:	f7fd fd89 	bl	800261c <HAL_GetTick>
 8004b0a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b0e:	f7fd fd85 	bl	800261c <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e347      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b20:	4b39      	ldr	r3, [pc, #228]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0f0      	beq.n	8004b0e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b2c:	4b36      	ldr	r3, [pc, #216]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a35      	ldr	r2, [pc, #212]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b32:	f043 0308 	orr.w	r3, r3, #8
 8004b36:	6013      	str	r3, [r2, #0]
 8004b38:	4b33      	ldr	r3, [pc, #204]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	4930      	ldr	r1, [pc, #192]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b4a:	4b2f      	ldr	r3, [pc, #188]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	021b      	lsls	r3, r3, #8
 8004b58:	492b      	ldr	r1, [pc, #172]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	604b      	str	r3, [r1, #4]
 8004b5e:	e01a      	b.n	8004b96 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b60:	4b29      	ldr	r3, [pc, #164]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a28      	ldr	r2, [pc, #160]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b6c:	f7fd fd56 	bl	800261c <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b74:	f7fd fd52 	bl	800261c <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e314      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b86:	4b20      	ldr	r3, [pc, #128]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1f0      	bne.n	8004b74 <HAL_RCC_OscConfig+0x1dc>
 8004b92:	e000      	b.n	8004b96 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d073      	beq.n	8004c8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d005      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x21c>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b0c      	cmp	r3, #12
 8004bac:	d10e      	bne.n	8004bcc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d10b      	bne.n	8004bcc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bb4:	4b14      	ldr	r3, [pc, #80]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d063      	beq.n	8004c88 <HAL_RCC_OscConfig+0x2f0>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d15f      	bne.n	8004c88 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e2f1      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd4:	d106      	bne.n	8004be4 <HAL_RCC_OscConfig+0x24c>
 8004bd6:	4b0c      	ldr	r3, [pc, #48]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a0b      	ldr	r2, [pc, #44]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be0:	6013      	str	r3, [r2, #0]
 8004be2:	e025      	b.n	8004c30 <HAL_RCC_OscConfig+0x298>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bec:	d114      	bne.n	8004c18 <HAL_RCC_OscConfig+0x280>
 8004bee:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a05      	ldr	r2, [pc, #20]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	4b03      	ldr	r3, [pc, #12]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a02      	ldr	r2, [pc, #8]	; (8004c08 <HAL_RCC_OscConfig+0x270>)
 8004c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c04:	6013      	str	r3, [r2, #0]
 8004c06:	e013      	b.n	8004c30 <HAL_RCC_OscConfig+0x298>
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	08006f4c 	.word	0x08006f4c
 8004c10:	20000000 	.word	0x20000000
 8004c14:	20000004 	.word	0x20000004
 8004c18:	4ba0      	ldr	r3, [pc, #640]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a9f      	ldr	r2, [pc, #636]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	4b9d      	ldr	r3, [pc, #628]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a9c      	ldr	r2, [pc, #624]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d013      	beq.n	8004c60 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c38:	f7fd fcf0 	bl	800261c <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c40:	f7fd fcec 	bl	800261c <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	; 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e2ae      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c52:	4b92      	ldr	r3, [pc, #584]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0f0      	beq.n	8004c40 <HAL_RCC_OscConfig+0x2a8>
 8004c5e:	e014      	b.n	8004c8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c60:	f7fd fcdc 	bl	800261c <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c68:	f7fd fcd8 	bl	800261c <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b64      	cmp	r3, #100	; 0x64
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e29a      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c7a:	4b88      	ldr	r3, [pc, #544]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f0      	bne.n	8004c68 <HAL_RCC_OscConfig+0x2d0>
 8004c86:	e000      	b.n	8004c8a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d060      	beq.n	8004d58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d005      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x310>
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2b0c      	cmp	r3, #12
 8004ca0:	d119      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d116      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ca8:	4b7c      	ldr	r3, [pc, #496]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x328>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e277      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cc0:	4b76      	ldr	r3, [pc, #472]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	061b      	lsls	r3, r3, #24
 8004cce:	4973      	ldr	r1, [pc, #460]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cd4:	e040      	b.n	8004d58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d023      	beq.n	8004d26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cde:	4b6f      	ldr	r3, [pc, #444]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a6e      	ldr	r2, [pc, #440]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cea:	f7fd fc97 	bl	800261c <HAL_GetTick>
 8004cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf2:	f7fd fc93 	bl	800261c <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e255      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d04:	4b65      	ldr	r3, [pc, #404]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d0f0      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d10:	4b62      	ldr	r3, [pc, #392]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	061b      	lsls	r3, r3, #24
 8004d1e:	495f      	ldr	r1, [pc, #380]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	604b      	str	r3, [r1, #4]
 8004d24:	e018      	b.n	8004d58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d26:	4b5d      	ldr	r3, [pc, #372]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a5c      	ldr	r2, [pc, #368]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d32:	f7fd fc73 	bl	800261c <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d38:	e008      	b.n	8004d4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d3a:	f7fd fc6f 	bl	800261c <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e231      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d4c:	4b53      	ldr	r3, [pc, #332]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1f0      	bne.n	8004d3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d03c      	beq.n	8004dde <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01c      	beq.n	8004da6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d6c:	4b4b      	ldr	r3, [pc, #300]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d72:	4a4a      	ldr	r2, [pc, #296]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d74:	f043 0301 	orr.w	r3, r3, #1
 8004d78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7c:	f7fd fc4e 	bl	800261c <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d84:	f7fd fc4a 	bl	800261c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e20c      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d96:	4b41      	ldr	r3, [pc, #260]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0ef      	beq.n	8004d84 <HAL_RCC_OscConfig+0x3ec>
 8004da4:	e01b      	b.n	8004dde <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004da6:	4b3d      	ldr	r3, [pc, #244]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004da8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dac:	4a3b      	ldr	r2, [pc, #236]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004dae:	f023 0301 	bic.w	r3, r3, #1
 8004db2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db6:	f7fd fc31 	bl	800261c <HAL_GetTick>
 8004dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dbc:	e008      	b.n	8004dd0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dbe:	f7fd fc2d 	bl	800261c <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e1ef      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dd0:	4b32      	ldr	r3, [pc, #200]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1ef      	bne.n	8004dbe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 80a6 	beq.w	8004f38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dec:	2300      	movs	r3, #0
 8004dee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004df0:	4b2a      	ldr	r3, [pc, #168]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10d      	bne.n	8004e18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dfc:	4b27      	ldr	r3, [pc, #156]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e00:	4a26      	ldr	r2, [pc, #152]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e06:	6593      	str	r3, [r2, #88]	; 0x58
 8004e08:	4b24      	ldr	r3, [pc, #144]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e10:	60bb      	str	r3, [r7, #8]
 8004e12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e14:	2301      	movs	r3, #1
 8004e16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e18:	4b21      	ldr	r3, [pc, #132]	; (8004ea0 <HAL_RCC_OscConfig+0x508>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d118      	bne.n	8004e56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e24:	4b1e      	ldr	r3, [pc, #120]	; (8004ea0 <HAL_RCC_OscConfig+0x508>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1d      	ldr	r2, [pc, #116]	; (8004ea0 <HAL_RCC_OscConfig+0x508>)
 8004e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e30:	f7fd fbf4 	bl	800261c <HAL_GetTick>
 8004e34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e38:	f7fd fbf0 	bl	800261c <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e1b2      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e4a:	4b15      	ldr	r3, [pc, #84]	; (8004ea0 <HAL_RCC_OscConfig+0x508>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0f0      	beq.n	8004e38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d108      	bne.n	8004e70 <HAL_RCC_OscConfig+0x4d8>
 8004e5e:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e64:	4a0d      	ldr	r2, [pc, #52]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e66:	f043 0301 	orr.w	r3, r3, #1
 8004e6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e6e:	e029      	b.n	8004ec4 <HAL_RCC_OscConfig+0x52c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	2b05      	cmp	r3, #5
 8004e76:	d115      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x50c>
 8004e78:	4b08      	ldr	r3, [pc, #32]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7e:	4a07      	ldr	r2, [pc, #28]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e80:	f043 0304 	orr.w	r3, r3, #4
 8004e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e88:	4b04      	ldr	r3, [pc, #16]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e8e:	4a03      	ldr	r2, [pc, #12]	; (8004e9c <HAL_RCC_OscConfig+0x504>)
 8004e90:	f043 0301 	orr.w	r3, r3, #1
 8004e94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e98:	e014      	b.n	8004ec4 <HAL_RCC_OscConfig+0x52c>
 8004e9a:	bf00      	nop
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	4b9a      	ldr	r3, [pc, #616]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eaa:	4a99      	ldr	r2, [pc, #612]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004eac:	f023 0301 	bic.w	r3, r3, #1
 8004eb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004eb4:	4b96      	ldr	r3, [pc, #600]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eba:	4a95      	ldr	r2, [pc, #596]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004ebc:	f023 0304 	bic.w	r3, r3, #4
 8004ec0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d016      	beq.n	8004efa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ecc:	f7fd fba6 	bl	800261c <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed2:	e00a      	b.n	8004eea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed4:	f7fd fba2 	bl	800261c <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e162      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eea:	4b89      	ldr	r3, [pc, #548]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0ed      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x53c>
 8004ef8:	e015      	b.n	8004f26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efa:	f7fd fb8f 	bl	800261c <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f00:	e00a      	b.n	8004f18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f02:	f7fd fb8b 	bl	800261c <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d901      	bls.n	8004f18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e14b      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f18:	4b7d      	ldr	r3, [pc, #500]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1ed      	bne.n	8004f02 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f26:	7ffb      	ldrb	r3, [r7, #31]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d105      	bne.n	8004f38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f2c:	4b78      	ldr	r3, [pc, #480]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f30:	4a77      	ldr	r2, [pc, #476]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f36:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0320 	and.w	r3, r3, #32
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d03c      	beq.n	8004fbe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01c      	beq.n	8004f86 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f4c:	4b70      	ldr	r3, [pc, #448]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f52:	4a6f      	ldr	r2, [pc, #444]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f54:	f043 0301 	orr.w	r3, r3, #1
 8004f58:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5c:	f7fd fb5e 	bl	800261c <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f62:	e008      	b.n	8004f76 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f64:	f7fd fb5a 	bl	800261c <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e11c      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f76:	4b66      	ldr	r3, [pc, #408]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0ef      	beq.n	8004f64 <HAL_RCC_OscConfig+0x5cc>
 8004f84:	e01b      	b.n	8004fbe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f86:	4b62      	ldr	r3, [pc, #392]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f8c:	4a60      	ldr	r2, [pc, #384]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004f8e:	f023 0301 	bic.w	r3, r3, #1
 8004f92:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f96:	f7fd fb41 	bl	800261c <HAL_GetTick>
 8004f9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f9e:	f7fd fb3d 	bl	800261c <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e0ff      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fb0:	4b57      	ldr	r3, [pc, #348]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004fb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1ef      	bne.n	8004f9e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f000 80f3 	beq.w	80051ae <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	f040 80c9 	bne.w	8005164 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004fd2:	4b4f      	ldr	r3, [pc, #316]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f003 0203 	and.w	r2, r3, #3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d12c      	bne.n	8005040 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d123      	bne.n	8005040 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005002:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005004:	429a      	cmp	r2, r3
 8005006:	d11b      	bne.n	8005040 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005012:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005014:	429a      	cmp	r2, r3
 8005016:	d113      	bne.n	8005040 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005022:	085b      	lsrs	r3, r3, #1
 8005024:	3b01      	subs	r3, #1
 8005026:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005028:	429a      	cmp	r2, r3
 800502a:	d109      	bne.n	8005040 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005036:	085b      	lsrs	r3, r3, #1
 8005038:	3b01      	subs	r3, #1
 800503a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800503c:	429a      	cmp	r2, r3
 800503e:	d06b      	beq.n	8005118 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b0c      	cmp	r3, #12
 8005044:	d062      	beq.n	800510c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005046:	4b32      	ldr	r3, [pc, #200]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e0ac      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005056:	4b2e      	ldr	r3, [pc, #184]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a2d      	ldr	r2, [pc, #180]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 800505c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005060:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005062:	f7fd fadb 	bl	800261c <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005068:	e008      	b.n	800507c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800506a:	f7fd fad7 	bl	800261c <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e099      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800507c:	4b24      	ldr	r3, [pc, #144]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f0      	bne.n	800506a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005088:	4b21      	ldr	r3, [pc, #132]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 800508a:	68da      	ldr	r2, [r3, #12]
 800508c:	4b21      	ldr	r3, [pc, #132]	; (8005114 <HAL_RCC_OscConfig+0x77c>)
 800508e:	4013      	ands	r3, r2
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005098:	3a01      	subs	r2, #1
 800509a:	0112      	lsls	r2, r2, #4
 800509c:	4311      	orrs	r1, r2
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80050a2:	0212      	lsls	r2, r2, #8
 80050a4:	4311      	orrs	r1, r2
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80050aa:	0852      	lsrs	r2, r2, #1
 80050ac:	3a01      	subs	r2, #1
 80050ae:	0552      	lsls	r2, r2, #21
 80050b0:	4311      	orrs	r1, r2
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80050b6:	0852      	lsrs	r2, r2, #1
 80050b8:	3a01      	subs	r2, #1
 80050ba:	0652      	lsls	r2, r2, #25
 80050bc:	4311      	orrs	r1, r2
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050c2:	06d2      	lsls	r2, r2, #27
 80050c4:	430a      	orrs	r2, r1
 80050c6:	4912      	ldr	r1, [pc, #72]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80050cc:	4b10      	ldr	r3, [pc, #64]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a0f      	ldr	r2, [pc, #60]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 80050d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050d8:	4b0d      	ldr	r3, [pc, #52]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	4a0c      	ldr	r2, [pc, #48]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 80050de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050e4:	f7fd fa9a 	bl	800261c <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ec:	f7fd fa96 	bl	800261c <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e058      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050fe:	4b04      	ldr	r3, [pc, #16]	; (8005110 <HAL_RCC_OscConfig+0x778>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0f0      	beq.n	80050ec <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800510a:	e050      	b.n	80051ae <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e04f      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
 8005110:	40021000 	.word	0x40021000
 8005114:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005118:	4b27      	ldr	r3, [pc, #156]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d144      	bne.n	80051ae <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005124:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a23      	ldr	r2, [pc, #140]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 800512a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800512e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005130:	4b21      	ldr	r3, [pc, #132]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	4a20      	ldr	r2, [pc, #128]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005136:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800513a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800513c:	f7fd fa6e 	bl	800261c <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005142:	e008      	b.n	8005156 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005144:	f7fd fa6a 	bl	800261c <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e02c      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005156:	4b18      	ldr	r3, [pc, #96]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0f0      	beq.n	8005144 <HAL_RCC_OscConfig+0x7ac>
 8005162:	e024      	b.n	80051ae <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	2b0c      	cmp	r3, #12
 8005168:	d01f      	beq.n	80051aa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800516a:	4b13      	ldr	r3, [pc, #76]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a12      	ldr	r2, [pc, #72]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005170:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005174:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005176:	f7fd fa51 	bl	800261c <HAL_GetTick>
 800517a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800517c:	e008      	b.n	8005190 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800517e:	f7fd fa4d 	bl	800261c <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d901      	bls.n	8005190 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e00f      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005190:	4b09      	ldr	r3, [pc, #36]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1f0      	bne.n	800517e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800519c:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 800519e:	68da      	ldr	r2, [r3, #12]
 80051a0:	4905      	ldr	r1, [pc, #20]	; (80051b8 <HAL_RCC_OscConfig+0x820>)
 80051a2:	4b06      	ldr	r3, [pc, #24]	; (80051bc <HAL_RCC_OscConfig+0x824>)
 80051a4:	4013      	ands	r3, r2
 80051a6:	60cb      	str	r3, [r1, #12]
 80051a8:	e001      	b.n	80051ae <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e000      	b.n	80051b0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3720      	adds	r7, #32
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	40021000 	.word	0x40021000
 80051bc:	feeefffc 	.word	0xfeeefffc

080051c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e0e7      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051d4:	4b75      	ldr	r3, [pc, #468]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d910      	bls.n	8005204 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051e2:	4b72      	ldr	r3, [pc, #456]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f023 0207 	bic.w	r2, r3, #7
 80051ea:	4970      	ldr	r1, [pc, #448]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051f2:	4b6e      	ldr	r3, [pc, #440]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d001      	beq.n	8005204 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e0cf      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d010      	beq.n	8005232 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	4b66      	ldr	r3, [pc, #408]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800521c:	429a      	cmp	r2, r3
 800521e:	d908      	bls.n	8005232 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005220:	4b63      	ldr	r3, [pc, #396]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	4960      	ldr	r1, [pc, #384]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 800522e:	4313      	orrs	r3, r2
 8005230:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d04c      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b03      	cmp	r3, #3
 8005244:	d107      	bne.n	8005256 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005246:	4b5a      	ldr	r3, [pc, #360]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d121      	bne.n	8005296 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e0a6      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b02      	cmp	r3, #2
 800525c:	d107      	bne.n	800526e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800525e:	4b54      	ldr	r3, [pc, #336]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d115      	bne.n	8005296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e09a      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d107      	bne.n	8005286 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005276:	4b4e      	ldr	r3, [pc, #312]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d109      	bne.n	8005296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e08e      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005286:	4b4a      	ldr	r3, [pc, #296]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e086      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005296:	4b46      	ldr	r3, [pc, #280]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f023 0203 	bic.w	r2, r3, #3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	4943      	ldr	r1, [pc, #268]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a8:	f7fd f9b8 	bl	800261c <HAL_GetTick>
 80052ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ae:	e00a      	b.n	80052c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b0:	f7fd f9b4 	bl	800261c <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80052be:	4293      	cmp	r3, r2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e06e      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052c6:	4b3a      	ldr	r3, [pc, #232]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 020c 	and.w	r2, r3, #12
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d1eb      	bne.n	80052b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d010      	beq.n	8005306 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	4b31      	ldr	r3, [pc, #196]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d208      	bcs.n	8005306 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f4:	4b2e      	ldr	r3, [pc, #184]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	492b      	ldr	r1, [pc, #172]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005302:	4313      	orrs	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005306:	4b29      	ldr	r3, [pc, #164]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	429a      	cmp	r2, r3
 8005312:	d210      	bcs.n	8005336 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005314:	4b25      	ldr	r3, [pc, #148]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f023 0207 	bic.w	r2, r3, #7
 800531c:	4923      	ldr	r1, [pc, #140]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	4313      	orrs	r3, r2
 8005322:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005324:	4b21      	ldr	r3, [pc, #132]	; (80053ac <HAL_RCC_ClockConfig+0x1ec>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d001      	beq.n	8005336 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e036      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005342:	4b1b      	ldr	r3, [pc, #108]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	4918      	ldr	r1, [pc, #96]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005350:	4313      	orrs	r3, r2
 8005352:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b00      	cmp	r3, #0
 800535e:	d009      	beq.n	8005374 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005360:	4b13      	ldr	r3, [pc, #76]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	4910      	ldr	r1, [pc, #64]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005370:	4313      	orrs	r3, r2
 8005372:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005374:	f000 f824 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 8005378:	4602      	mov	r2, r0
 800537a:	4b0d      	ldr	r3, [pc, #52]	; (80053b0 <HAL_RCC_ClockConfig+0x1f0>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	091b      	lsrs	r3, r3, #4
 8005380:	f003 030f 	and.w	r3, r3, #15
 8005384:	490b      	ldr	r1, [pc, #44]	; (80053b4 <HAL_RCC_ClockConfig+0x1f4>)
 8005386:	5ccb      	ldrb	r3, [r1, r3]
 8005388:	f003 031f 	and.w	r3, r3, #31
 800538c:	fa22 f303 	lsr.w	r3, r2, r3
 8005390:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005392:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005394:	4b09      	ldr	r3, [pc, #36]	; (80053bc <HAL_RCC_ClockConfig+0x1fc>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4618      	mov	r0, r3
 800539a:	f7fd f8ef 	bl	800257c <HAL_InitTick>
 800539e:	4603      	mov	r3, r0
 80053a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80053a2:	7afb      	ldrb	r3, [r7, #11]
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	40022000 	.word	0x40022000
 80053b0:	40021000 	.word	0x40021000
 80053b4:	08006f4c 	.word	0x08006f4c
 80053b8:	20000000 	.word	0x20000000
 80053bc:	20000004 	.word	0x20000004

080053c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b089      	sub	sp, #36	; 0x24
 80053c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	61fb      	str	r3, [r7, #28]
 80053ca:	2300      	movs	r3, #0
 80053cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053ce:	4b3e      	ldr	r3, [pc, #248]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053d8:	4b3b      	ldr	r3, [pc, #236]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f003 0303 	and.w	r3, r3, #3
 80053e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d005      	beq.n	80053f4 <HAL_RCC_GetSysClockFreq+0x34>
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	2b0c      	cmp	r3, #12
 80053ec:	d121      	bne.n	8005432 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d11e      	bne.n	8005432 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053f4:	4b34      	ldr	r3, [pc, #208]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d107      	bne.n	8005410 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005400:	4b31      	ldr	r3, [pc, #196]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005402:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005406:	0a1b      	lsrs	r3, r3, #8
 8005408:	f003 030f 	and.w	r3, r3, #15
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	e005      	b.n	800541c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005410:	4b2d      	ldr	r3, [pc, #180]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	091b      	lsrs	r3, r3, #4
 8005416:	f003 030f 	and.w	r3, r3, #15
 800541a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800541c:	4a2b      	ldr	r2, [pc, #172]	; (80054cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005424:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10d      	bne.n	8005448 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005430:	e00a      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d102      	bne.n	800543e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005438:	4b25      	ldr	r3, [pc, #148]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800543a:	61bb      	str	r3, [r7, #24]
 800543c:	e004      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	2b08      	cmp	r3, #8
 8005442:	d101      	bne.n	8005448 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005444:	4b23      	ldr	r3, [pc, #140]	; (80054d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005446:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	2b0c      	cmp	r3, #12
 800544c:	d134      	bne.n	80054b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800544e:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2b02      	cmp	r3, #2
 800545c:	d003      	beq.n	8005466 <HAL_RCC_GetSysClockFreq+0xa6>
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2b03      	cmp	r3, #3
 8005462:	d003      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0xac>
 8005464:	e005      	b.n	8005472 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005466:	4b1a      	ldr	r3, [pc, #104]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005468:	617b      	str	r3, [r7, #20]
      break;
 800546a:	e005      	b.n	8005478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800546c:	4b19      	ldr	r3, [pc, #100]	; (80054d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800546e:	617b      	str	r3, [r7, #20]
      break;
 8005470:	e002      	b.n	8005478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	617b      	str	r3, [r7, #20]
      break;
 8005476:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005478:	4b13      	ldr	r3, [pc, #76]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	091b      	lsrs	r3, r3, #4
 800547e:	f003 0307 	and.w	r3, r3, #7
 8005482:	3301      	adds	r3, #1
 8005484:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005486:	4b10      	ldr	r3, [pc, #64]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	0a1b      	lsrs	r3, r3, #8
 800548c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	fb03 f202 	mul.w	r2, r3, r2
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	fbb2 f3f3 	udiv	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800549e:	4b0a      	ldr	r3, [pc, #40]	; (80054c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	0e5b      	lsrs	r3, r3, #25
 80054a4:	f003 0303 	and.w	r3, r3, #3
 80054a8:	3301      	adds	r3, #1
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80054b8:	69bb      	ldr	r3, [r7, #24]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3724      	adds	r7, #36	; 0x24
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40021000 	.word	0x40021000
 80054cc:	08006f64 	.word	0x08006f64
 80054d0:	00f42400 	.word	0x00f42400
 80054d4:	007a1200 	.word	0x007a1200

080054d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054dc:	4b03      	ldr	r3, [pc, #12]	; (80054ec <HAL_RCC_GetHCLKFreq+0x14>)
 80054de:	681b      	ldr	r3, [r3, #0]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	20000000 	.word	0x20000000

080054f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054f4:	f7ff fff0 	bl	80054d8 <HAL_RCC_GetHCLKFreq>
 80054f8:	4602      	mov	r2, r0
 80054fa:	4b06      	ldr	r3, [pc, #24]	; (8005514 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	0a1b      	lsrs	r3, r3, #8
 8005500:	f003 0307 	and.w	r3, r3, #7
 8005504:	4904      	ldr	r1, [pc, #16]	; (8005518 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005506:	5ccb      	ldrb	r3, [r1, r3]
 8005508:	f003 031f 	and.w	r3, r3, #31
 800550c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005510:	4618      	mov	r0, r3
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40021000 	.word	0x40021000
 8005518:	08006f5c 	.word	0x08006f5c

0800551c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005520:	f7ff ffda 	bl	80054d8 <HAL_RCC_GetHCLKFreq>
 8005524:	4602      	mov	r2, r0
 8005526:	4b06      	ldr	r3, [pc, #24]	; (8005540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	0adb      	lsrs	r3, r3, #11
 800552c:	f003 0307 	and.w	r3, r3, #7
 8005530:	4904      	ldr	r1, [pc, #16]	; (8005544 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005532:	5ccb      	ldrb	r3, [r1, r3]
 8005534:	f003 031f 	and.w	r3, r3, #31
 8005538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800553c:	4618      	mov	r0, r3
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40021000 	.word	0x40021000
 8005544:	08006f5c 	.word	0x08006f5c

08005548 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005550:	2300      	movs	r3, #0
 8005552:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005554:	4b2a      	ldr	r3, [pc, #168]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005560:	f7ff f9b6 	bl	80048d0 <HAL_PWREx_GetVoltageRange>
 8005564:	6178      	str	r0, [r7, #20]
 8005566:	e014      	b.n	8005592 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005568:	4b25      	ldr	r3, [pc, #148]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800556a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800556c:	4a24      	ldr	r2, [pc, #144]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800556e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005572:	6593      	str	r3, [r2, #88]	; 0x58
 8005574:	4b22      	ldr	r3, [pc, #136]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005580:	f7ff f9a6 	bl	80048d0 <HAL_PWREx_GetVoltageRange>
 8005584:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005586:	4b1e      	ldr	r3, [pc, #120]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558a:	4a1d      	ldr	r2, [pc, #116]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800558c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005590:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005598:	d10b      	bne.n	80055b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b80      	cmp	r3, #128	; 0x80
 800559e:	d919      	bls.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2ba0      	cmp	r3, #160	; 0xa0
 80055a4:	d902      	bls.n	80055ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055a6:	2302      	movs	r3, #2
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	e013      	b.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055ac:	2301      	movs	r3, #1
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	e010      	b.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b80      	cmp	r3, #128	; 0x80
 80055b6:	d902      	bls.n	80055be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80055b8:	2303      	movs	r3, #3
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	e00a      	b.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b80      	cmp	r3, #128	; 0x80
 80055c2:	d102      	bne.n	80055ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055c4:	2302      	movs	r3, #2
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	e004      	b.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b70      	cmp	r3, #112	; 0x70
 80055ce:	d101      	bne.n	80055d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055d0:	2301      	movs	r3, #1
 80055d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055d4:	4b0b      	ldr	r3, [pc, #44]	; (8005604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f023 0207 	bic.w	r2, r3, #7
 80055dc:	4909      	ldr	r1, [pc, #36]	; (8005604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80055e4:	4b07      	ldr	r3, [pc, #28]	; (8005604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d001      	beq.n	80055f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e000      	b.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	40021000 	.word	0x40021000
 8005604:	40022000 	.word	0x40022000

08005608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005610:	2300      	movs	r3, #0
 8005612:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005614:	2300      	movs	r3, #0
 8005616:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005620:	2b00      	cmp	r3, #0
 8005622:	d031      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005628:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800562c:	d01a      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800562e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005632:	d814      	bhi.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005634:	2b00      	cmp	r3, #0
 8005636:	d009      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005638:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800563c:	d10f      	bne.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800563e:	4b5d      	ldr	r3, [pc, #372]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	4a5c      	ldr	r2, [pc, #368]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005648:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800564a:	e00c      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3304      	adds	r3, #4
 8005650:	2100      	movs	r1, #0
 8005652:	4618      	mov	r0, r3
 8005654:	f000 f9de 	bl	8005a14 <RCCEx_PLLSAI1_Config>
 8005658:	4603      	mov	r3, r0
 800565a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800565c:	e003      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	74fb      	strb	r3, [r7, #19]
      break;
 8005662:	e000      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005664:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005666:	7cfb      	ldrb	r3, [r7, #19]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10b      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800566c:	4b51      	ldr	r3, [pc, #324]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800566e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005672:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800567a:	494e      	ldr	r1, [pc, #312]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800567c:	4313      	orrs	r3, r2
 800567e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005682:	e001      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 809e 	beq.w	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005696:	2300      	movs	r3, #0
 8005698:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800569a:	4b46      	ldr	r3, [pc, #280]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800569c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80056a6:	2301      	movs	r3, #1
 80056a8:	e000      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80056aa:	2300      	movs	r3, #0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00d      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056b0:	4b40      	ldr	r3, [pc, #256]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056b4:	4a3f      	ldr	r2, [pc, #252]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ba:	6593      	str	r3, [r2, #88]	; 0x58
 80056bc:	4b3d      	ldr	r3, [pc, #244]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c4:	60bb      	str	r3, [r7, #8]
 80056c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056c8:	2301      	movs	r3, #1
 80056ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056cc:	4b3a      	ldr	r3, [pc, #232]	; (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a39      	ldr	r2, [pc, #228]	; (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80056d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056d8:	f7fc ffa0 	bl	800261c <HAL_GetTick>
 80056dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056de:	e009      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056e0:	f7fc ff9c 	bl	800261c <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d902      	bls.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	74fb      	strb	r3, [r7, #19]
        break;
 80056f2:	e005      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056f4:	4b30      	ldr	r3, [pc, #192]	; (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d0ef      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005700:	7cfb      	ldrb	r3, [r7, #19]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d15a      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005706:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005710:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d01e      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	429a      	cmp	r2, r3
 8005720:	d019      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005722:	4b24      	ldr	r3, [pc, #144]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800572c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800572e:	4b21      	ldr	r3, [pc, #132]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005734:	4a1f      	ldr	r2, [pc, #124]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800573a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800573e:	4b1d      	ldr	r3, [pc, #116]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005744:	4a1b      	ldr	r2, [pc, #108]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800574a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800574e:	4a19      	ldr	r2, [pc, #100]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d016      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005760:	f7fc ff5c 	bl	800261c <HAL_GetTick>
 8005764:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005766:	e00b      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005768:	f7fc ff58 	bl	800261c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	f241 3288 	movw	r2, #5000	; 0x1388
 8005776:	4293      	cmp	r3, r2
 8005778:	d902      	bls.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	74fb      	strb	r3, [r7, #19]
            break;
 800577e:	e006      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005780:	4b0c      	ldr	r3, [pc, #48]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d0ec      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800578e:	7cfb      	ldrb	r3, [r7, #19]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10b      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005794:	4b07      	ldr	r3, [pc, #28]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a2:	4904      	ldr	r1, [pc, #16]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80057aa:	e009      	b.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057ac:	7cfb      	ldrb	r3, [r7, #19]
 80057ae:	74bb      	strb	r3, [r7, #18]
 80057b0:	e006      	b.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80057b2:	bf00      	nop
 80057b4:	40021000 	.word	0x40021000
 80057b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057bc:	7cfb      	ldrb	r3, [r7, #19]
 80057be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057c0:	7c7b      	ldrb	r3, [r7, #17]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d105      	bne.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057c6:	4b8a      	ldr	r3, [pc, #552]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ca:	4a89      	ldr	r2, [pc, #548]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057de:	4b84      	ldr	r3, [pc, #528]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e4:	f023 0203 	bic.w	r2, r3, #3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	4980      	ldr	r1, [pc, #512]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00a      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005800:	4b7b      	ldr	r3, [pc, #492]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005806:	f023 020c 	bic.w	r2, r3, #12
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	4978      	ldr	r1, [pc, #480]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005810:	4313      	orrs	r3, r2
 8005812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0320 	and.w	r3, r3, #32
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005822:	4b73      	ldr	r3, [pc, #460]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005828:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005830:	496f      	ldr	r1, [pc, #444]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005832:	4313      	orrs	r3, r2
 8005834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005844:	4b6a      	ldr	r3, [pc, #424]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005852:	4967      	ldr	r1, [pc, #412]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005854:	4313      	orrs	r3, r2
 8005856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005866:	4b62      	ldr	r3, [pc, #392]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800586c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005874:	495e      	ldr	r1, [pc, #376]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005888:	4b59      	ldr	r3, [pc, #356]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800588a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800588e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005896:	4956      	ldr	r1, [pc, #344]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005898:	4313      	orrs	r3, r2
 800589a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058aa:	4b51      	ldr	r3, [pc, #324]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b8:	494d      	ldr	r1, [pc, #308]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d028      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058cc:	4b48      	ldr	r3, [pc, #288]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	4945      	ldr	r1, [pc, #276]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058ea:	d106      	bne.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058ec:	4b40      	ldr	r3, [pc, #256]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	4a3f      	ldr	r2, [pc, #252]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058f6:	60d3      	str	r3, [r2, #12]
 80058f8:	e011      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005902:	d10c      	bne.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3304      	adds	r3, #4
 8005908:	2101      	movs	r1, #1
 800590a:	4618      	mov	r0, r3
 800590c:	f000 f882 	bl	8005a14 <RCCEx_PLLSAI1_Config>
 8005910:	4603      	mov	r3, r0
 8005912:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800591a:	7cfb      	ldrb	r3, [r7, #19]
 800591c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d028      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800592a:	4b31      	ldr	r3, [pc, #196]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800592c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005930:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005938:	492d      	ldr	r1, [pc, #180]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005944:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005948:	d106      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800594a:	4b29      	ldr	r3, [pc, #164]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	4a28      	ldr	r2, [pc, #160]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005950:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005954:	60d3      	str	r3, [r2, #12]
 8005956:	e011      	b.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800595c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005960:	d10c      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	3304      	adds	r3, #4
 8005966:	2101      	movs	r1, #1
 8005968:	4618      	mov	r0, r3
 800596a:	f000 f853 	bl	8005a14 <RCCEx_PLLSAI1_Config>
 800596e:	4603      	mov	r3, r0
 8005970:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005972:	7cfb      	ldrb	r3, [r7, #19]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005978:	7cfb      	ldrb	r3, [r7, #19]
 800597a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01c      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005988:	4b19      	ldr	r3, [pc, #100]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005996:	4916      	ldr	r1, [pc, #88]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005998:	4313      	orrs	r3, r2
 800599a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059a6:	d10c      	bne.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3304      	adds	r3, #4
 80059ac:	2102      	movs	r1, #2
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 f830 	bl	8005a14 <RCCEx_PLLSAI1_Config>
 80059b4:	4603      	mov	r3, r0
 80059b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80059be:	7cfb      	ldrb	r3, [r7, #19]
 80059c0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059ce:	4b08      	ldr	r3, [pc, #32]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059dc:	4904      	ldr	r1, [pc, #16]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80059e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	40021000 	.word	0x40021000

080059f4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80059f8:	4b05      	ldr	r3, [pc, #20]	; (8005a10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a04      	ldr	r2, [pc, #16]	; (8005a10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80059fe:	f043 0304 	orr.w	r3, r3, #4
 8005a02:	6013      	str	r3, [r2, #0]
}
 8005a04:	bf00      	nop
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40021000 	.word	0x40021000

08005a14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a22:	4b74      	ldr	r3, [pc, #464]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d018      	beq.n	8005a60 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a2e:	4b71      	ldr	r3, [pc, #452]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f003 0203 	and.w	r2, r3, #3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d10d      	bne.n	8005a5a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
       ||
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d009      	beq.n	8005a5a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a46:	4b6b      	ldr	r3, [pc, #428]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	091b      	lsrs	r3, r3, #4
 8005a4c:	f003 0307 	and.w	r3, r3, #7
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
       ||
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d047      	beq.n	8005aea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	73fb      	strb	r3, [r7, #15]
 8005a5e:	e044      	b.n	8005aea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d018      	beq.n	8005a9a <RCCEx_PLLSAI1_Config+0x86>
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d825      	bhi.n	8005ab8 <RCCEx_PLLSAI1_Config+0xa4>
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d002      	beq.n	8005a76 <RCCEx_PLLSAI1_Config+0x62>
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d009      	beq.n	8005a88 <RCCEx_PLLSAI1_Config+0x74>
 8005a74:	e020      	b.n	8005ab8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a76:	4b5f      	ldr	r3, [pc, #380]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d11d      	bne.n	8005abe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a86:	e01a      	b.n	8005abe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a88:	4b5a      	ldr	r3, [pc, #360]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d116      	bne.n	8005ac2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a98:	e013      	b.n	8005ac2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a9a:	4b56      	ldr	r3, [pc, #344]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10f      	bne.n	8005ac6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005aa6:	4b53      	ldr	r3, [pc, #332]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d109      	bne.n	8005ac6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ab6:	e006      	b.n	8005ac6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	73fb      	strb	r3, [r7, #15]
      break;
 8005abc:	e004      	b.n	8005ac8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005abe:	bf00      	nop
 8005ac0:	e002      	b.n	8005ac8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ac2:	bf00      	nop
 8005ac4:	e000      	b.n	8005ac8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ac6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10d      	bne.n	8005aea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005ace:	4b49      	ldr	r3, [pc, #292]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6819      	ldr	r1, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	011b      	lsls	r3, r3, #4
 8005ae2:	430b      	orrs	r3, r1
 8005ae4:	4943      	ldr	r1, [pc, #268]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005aea:	7bfb      	ldrb	r3, [r7, #15]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d17c      	bne.n	8005bea <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005af0:	4b40      	ldr	r3, [pc, #256]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a3f      	ldr	r2, [pc, #252]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005af6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005afa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afc:	f7fc fd8e 	bl	800261c <HAL_GetTick>
 8005b00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b02:	e009      	b.n	8005b18 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b04:	f7fc fd8a 	bl	800261c <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d902      	bls.n	8005b18 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	73fb      	strb	r3, [r7, #15]
        break;
 8005b16:	e005      	b.n	8005b24 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b18:	4b36      	ldr	r3, [pc, #216]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1ef      	bne.n	8005b04 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b24:	7bfb      	ldrb	r3, [r7, #15]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d15f      	bne.n	8005bea <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d110      	bne.n	8005b52 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b30:	4b30      	ldr	r3, [pc, #192]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005b38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6892      	ldr	r2, [r2, #8]
 8005b40:	0211      	lsls	r1, r2, #8
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	68d2      	ldr	r2, [r2, #12]
 8005b46:	06d2      	lsls	r2, r2, #27
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	492a      	ldr	r1, [pc, #168]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	610b      	str	r3, [r1, #16]
 8005b50:	e027      	b.n	8005ba2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d112      	bne.n	8005b7e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b58:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005b60:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	6892      	ldr	r2, [r2, #8]
 8005b68:	0211      	lsls	r1, r2, #8
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6912      	ldr	r2, [r2, #16]
 8005b6e:	0852      	lsrs	r2, r2, #1
 8005b70:	3a01      	subs	r2, #1
 8005b72:	0552      	lsls	r2, r2, #21
 8005b74:	430a      	orrs	r2, r1
 8005b76:	491f      	ldr	r1, [pc, #124]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	610b      	str	r3, [r1, #16]
 8005b7c:	e011      	b.n	8005ba2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b7e:	4b1d      	ldr	r3, [pc, #116]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005b86:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6892      	ldr	r2, [r2, #8]
 8005b8e:	0211      	lsls	r1, r2, #8
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6952      	ldr	r2, [r2, #20]
 8005b94:	0852      	lsrs	r2, r2, #1
 8005b96:	3a01      	subs	r2, #1
 8005b98:	0652      	lsls	r2, r2, #25
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	4915      	ldr	r1, [pc, #84]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ba2:	4b14      	ldr	r3, [pc, #80]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a13      	ldr	r2, [pc, #76]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ba8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005bac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bae:	f7fc fd35 	bl	800261c <HAL_GetTick>
 8005bb2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bb4:	e009      	b.n	8005bca <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005bb6:	f7fc fd31 	bl	800261c <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d902      	bls.n	8005bca <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	73fb      	strb	r3, [r7, #15]
          break;
 8005bc8:	e005      	b.n	8005bd6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bca:	4b0a      	ldr	r3, [pc, #40]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0ef      	beq.n	8005bb6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005bd6:	7bfb      	ldrb	r3, [r7, #15]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d106      	bne.n	8005bea <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bdc:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bde:	691a      	ldr	r2, [r3, #16]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	4903      	ldr	r1, [pc, #12]	; (8005bf4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40021000 	.word	0x40021000

08005bf8 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e03c      	b.n	8005c84 <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d106      	bne.n	8005c24 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7fc fb7c 	bl	800231c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fa97 	bl	8006170 <USART_SetConfig>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d101      	bne.n	8005c4c <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e01b      	b.n	8005c84 <HAL_USART_Init+0x8c>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c5a:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c6a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0201 	orr.w	r2, r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 fba5 	bl	80063cc <USART_CheckIdleState>
 8005c82:	4603      	mov	r3, r0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	; 0x28
 8005c90:	af02      	add	r7, sp, #8
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	f040 809a 	bne.w	8005dde <HAL_USART_Transmit+0x152>
  {
    if ((pTxData == NULL) || (Size == 0U))
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d002      	beq.n	8005cb6 <HAL_USART_Transmit+0x2a>
 8005cb0:	88fb      	ldrh	r3, [r7, #6]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_USART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e092      	b.n	8005de0 <HAL_USART_Transmit+0x154>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d101      	bne.n	8005cc8 <HAL_USART_Transmit+0x3c>
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	e08b      	b.n	8005de0 <HAL_USART_Transmit+0x154>
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	64da      	str	r2, [r3, #76]	; 0x4c
    husart->State = HAL_USART_STATE_BUSY_TX;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2212      	movs	r2, #18
 8005cda:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cde:	f7fc fc9d 	bl	800261c <HAL_GetTick>
 8005ce2:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	88fa      	ldrh	r2, [r7, #6]
 8005ce8:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	88fa      	ldrh	r2, [r7, #6]
 8005cee:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cf8:	d108      	bne.n	8005d0c <HAL_USART_Transmit+0x80>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d104      	bne.n	8005d0c <HAL_USART_Transmit+0x80>
    {
      ptxdata8bits  = NULL;
 8005d02:	2300      	movs	r3, #0
 8005d04:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	61bb      	str	r3, [r7, #24]
 8005d0a:	e003      	b.n	8005d14 <HAL_USART_Transmit+0x88>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8005d10:	2300      	movs	r3, #0
 8005d12:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 8005d14:	e02b      	b.n	8005d6e <HAL_USART_Transmit+0xe2>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2180      	movs	r1, #128	; 0x80
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f9ef 	bl	8006104 <USART_WaitOnFlagUntilTimeout>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <HAL_USART_Transmit+0xa4>
      {
        return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e057      	b.n	8005de0 <HAL_USART_Transmit+0x154>
      }
      if (ptxdata8bits == NULL)
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10b      	bne.n	8005d4e <HAL_USART_Transmit+0xc2>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	881a      	ldrh	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d42:	b292      	uxth	r2, r2
 8005d44:	851a      	strh	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	3302      	adds	r3, #2
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	e008      	b.n	8005d60 <HAL_USART_Transmit+0xd4>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	781a      	ldrb	r2, [r3, #0]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	b292      	uxth	r2, r2
 8005d58:	851a      	strh	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1ce      	bne.n	8005d16 <HAL_USART_Transmit+0x8a>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	2140      	movs	r1, #64	; 0x40
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 f9be 	bl	8006104 <USART_WaitOnFlagUntilTimeout>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <HAL_USART_Transmit+0x106>
    {
      return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e026      	b.n	8005de0 <HAL_USART_Transmit+0x154>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2240      	movs	r2, #64	; 0x40
 8005d98:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2208      	movs	r2, #8
 8005da0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	8b1b      	ldrh	r3, [r3, #24]
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0208 	orr.w	r2, r2, #8
 8005db2:	b292      	uxth	r2, r2
 8005db4:	831a      	strh	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	8b1b      	ldrh	r3, [r3, #24]
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0210 	orr.w	r2, r2, #16
 8005dc6:	b292      	uxth	r2, r2
 8005dc8:	831a      	strh	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    return HAL_OK;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e000      	b.n	8005de0 <HAL_USART_Transmit+0x154>
  }
  else
  {
    return HAL_BUSY;
 8005dde:	2302      	movs	r3, #2
  }
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3720      	adds	r7, #32
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b088      	sub	sp, #32
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	617b      	str	r3, [r7, #20]
  /* If no error occurs */
#if defined(USART_CR2_SLVEN)
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
                                      USART_ISR_UDR));
#else
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	f640 030f 	movw	r3, #2063	; 0x80f
 8005e0e:	4013      	ands	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]
#endif /* USART_CR2_SLVEN */
  if (errorflags == 0U)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d113      	bne.n	8005e40 <HAL_USART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0320 	and.w	r3, r3, #32
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00e      	beq.n	8005e40 <HAL_USART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	f003 0320 	and.w	r3, r3, #32
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d009      	beq.n	8005e40 <HAL_USART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (husart->RxISR != NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 810d 	beq.w	8006050 <HAL_USART_IRQHandler+0x268>
      {
        husart->RxISR(husart);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	4798      	blx	r3
      }
      return;
 8005e3e:	e107      	b.n	8006050 <HAL_USART_IRQHandler+0x268>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
#else
  if ((errorflags != 0U)
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 80e3 	beq.w	800600e <HAL_USART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d105      	bne.n	8005e5e <HAL_USART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f000 80d8 	beq.w	800600e <HAL_USART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d00e      	beq.n	8005e86 <HAL_USART_IRQHandler+0x9e>
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d009      	beq.n	8005e86 <HAL_USART_IRQHandler+0x9e>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2201      	movs	r2, #1
 8005e78:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e7e:	f043 0201 	orr.w	r2, r3, #1
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	f003 0302 	and.w	r3, r3, #2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00e      	beq.n	8005eae <HAL_USART_IRQHandler+0xc6>
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d009      	beq.n	8005eae <HAL_USART_IRQHandler+0xc6>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ea6:	f043 0204 	orr.w	r2, r3, #4
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00e      	beq.n	8005ed6 <HAL_USART_IRQHandler+0xee>
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d009      	beq.n	8005ed6 <HAL_USART_IRQHandler+0xee>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2204      	movs	r2, #4
 8005ec8:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ece:	f043 0202 	orr.w	r2, r3, #2
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	64da      	str	r2, [r3, #76]	; 0x4c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d013      	beq.n	8005f08 <HAL_USART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	f003 0320 	and.w	r3, r3, #32
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d104      	bne.n	8005ef4 <HAL_USART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d009      	beq.n	8005f08 <HAL_USART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2208      	movs	r2, #8
 8005efa:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f00:	f043 0208 	orr.w	r2, r3, #8
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00f      	beq.n	8005f32 <HAL_USART_IRQHandler+0x14a>
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00a      	beq.n	8005f32 <HAL_USART_IRQHandler+0x14a>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f24:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_RTO;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f2a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	64da      	str	r2, [r3, #76]	; 0x4c
      }
    }
#endif /* USART_CR2_SLVEN */

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 808c 	beq.w	8006054 <HAL_USART_IRQHandler+0x26c>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00c      	beq.n	8005f60 <HAL_USART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	f003 0320 	and.w	r3, r3, #32
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d007      	beq.n	8005f60 <HAL_USART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (husart->RxISR != NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d003      	beq.n	8005f60 <HAL_USART_IRQHandler+0x178>
        {
          husart->RxISR(husart);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f64:	f003 0308 	and.w	r3, r3, #8
 8005f68:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f74:	2b40      	cmp	r3, #64	; 0x40
 8005f76:	d002      	beq.n	8005f7e <HAL_USART_IRQHandler+0x196>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d03e      	beq.n	8005ffc <HAL_USART_IRQHandler+0x214>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f88e 	bl	80060a0 <USART_EndTransfer>

        /* Abort the USART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f8e:	2b40      	cmp	r3, #64	; 0x40
 8005f90:	d130      	bne.n	8005ff4 <HAL_USART_IRQHandler+0x20c>
        {
          /* Disable the USART DMA Rx request if enabled */
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fa0:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d008      	beq.n	8005fbc <HAL_USART_IRQHandler+0x1d4>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	2200      	movs	r2, #0
 8005fb0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fd fce3 	bl	8003982 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d013      	beq.n	8005fec <HAL_USART_IRQHandler+0x204>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc8:	4a25      	ldr	r2, [pc, #148]	; (8006060 <HAL_USART_IRQHandler+0x278>)
 8005fca:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fd fcd6 	bl	8003982 <HAL_DMA_Abort_IT>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d016      	beq.n	800600a <HAL_USART_IRQHandler+0x222>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005fea:	e00e      	b.n	800600a <HAL_USART_IRQHandler+0x222>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f84d 	bl	800608c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005ff2:	e00a      	b.n	800600a <HAL_USART_IRQHandler+0x222>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 f849 	bl	800608c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005ffa:	e006      	b.n	800600a <HAL_USART_IRQHandler+0x222>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f845 	bl	800608c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	64da      	str	r2, [r3, #76]	; 0x4c
      }
    }
    return;
 8006008:	e024      	b.n	8006054 <HAL_USART_IRQHandler+0x26c>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800600a:	bf00      	nop
    return;
 800600c:	e022      	b.n	8006054 <HAL_USART_IRQHandler+0x26c>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00d      	beq.n	8006034 <HAL_USART_IRQHandler+0x24c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d008      	beq.n	8006034 <HAL_USART_IRQHandler+0x24c>
#endif /* USART_CR1_FIFOEN */
  {
    if (husart->TxISR != NULL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006026:	2b00      	cmp	r3, #0
 8006028:	d016      	beq.n	8006058 <HAL_USART_IRQHandler+0x270>
    {
      husart->TxISR(husart);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	4798      	blx	r3
    }
    return;
 8006032:	e011      	b.n	8006058 <HAL_USART_IRQHandler+0x270>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00d      	beq.n	800605a <HAL_USART_IRQHandler+0x272>
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006044:	2b00      	cmp	r3, #0
 8006046:	d008      	beq.n	800605a <HAL_USART_IRQHandler+0x272>
  {
    USART_EndTransmit_IT(husart);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fa02 	bl	8006452 <USART_EndTransmit_IT>
    return;
 800604e:	e004      	b.n	800605a <HAL_USART_IRQHandler+0x272>
      return;
 8006050:	bf00      	nop
 8006052:	e002      	b.n	800605a <HAL_USART_IRQHandler+0x272>
    return;
 8006054:	bf00      	nop
 8006056:	e000      	b.n	800605a <HAL_USART_IRQHandler+0x272>
    return;
 8006058:	bf00      	nop
    HAL_USARTEx_RxFifoFullCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800605a:	3720      	adds	r7, #32
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	080060dd 	.word	0x080060dd

08006064 <HAL_USART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxCpltCallback can be implemented in the user file.
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 80060b6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689a      	ldr	r2, [r3, #8]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 0201 	bic.w	r2, r2, #1
 80060c6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e8:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	865a      	strh	r2, [r3, #50]	; 0x32
  husart->TxXferCount = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	855a      	strh	r2, [r3, #42]	; 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ffc8 	bl	800608c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80060fc:	bf00      	nop
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	4613      	mov	r3, r2
 8006112:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006114:	e018      	b.n	8006148 <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611c:	d014      	beq.n	8006148 <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800611e:	f7fc fa7d 	bl	800261c <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	429a      	cmp	r2, r3
 800612c:	d302      	bcc.n	8006134 <USART_WaitOnFlagUntilTimeout+0x30>
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d109      	bne.n	8006148 <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

        return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e00f      	b.n	8006168 <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	69da      	ldr	r2, [r3, #28]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	4013      	ands	r3, r2
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	429a      	cmp	r2, r3
 8006156:	bf0c      	ite	eq
 8006158:	2301      	moveq	r3, #1
 800615a:	2300      	movne	r3, #0
 800615c:	b2db      	uxtb	r3, r3
 800615e:	461a      	mov	r2, r3
 8006160:	79fb      	ldrb	r3, [r7, #7]
 8006162:	429a      	cmp	r2, r3
 8006164:	d0d7      	beq.n	8006116 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b088      	sub	sp, #32
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	77bb      	strb	r3, [r7, #30]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800617c:	2300      	movs	r3, #0
 800617e:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	431a      	orrs	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006194:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	4b87      	ldr	r3, [pc, #540]	; (80063bc <USART_SetConfig+0x24c>)
 800619e:	4013      	ands	r3, r2
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	6979      	ldr	r1, [r7, #20]
 80061a6:	430b      	orrs	r3, r1
 80061a8:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 80061aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80061ae:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	699a      	ldr	r2, [r3, #24]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	605a      	str	r2, [r3, #4]
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a74      	ldr	r2, [pc, #464]	; (80063c0 <USART_SetConfig+0x250>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d121      	bne.n	8006236 <USART_SetConfig+0xc6>
 80061f2:	4b74      	ldr	r3, [pc, #464]	; (80063c4 <USART_SetConfig+0x254>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f8:	f003 0303 	and.w	r3, r3, #3
 80061fc:	2b03      	cmp	r3, #3
 80061fe:	d817      	bhi.n	8006230 <USART_SetConfig+0xc0>
 8006200:	a201      	add	r2, pc, #4	; (adr r2, 8006208 <USART_SetConfig+0x98>)
 8006202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006206:	bf00      	nop
 8006208:	08006219 	.word	0x08006219
 800620c:	08006225 	.word	0x08006225
 8006210:	0800621f 	.word	0x0800621f
 8006214:	0800622b 	.word	0x0800622b
 8006218:	2301      	movs	r3, #1
 800621a:	77fb      	strb	r3, [r7, #31]
 800621c:	e045      	b.n	80062aa <USART_SetConfig+0x13a>
 800621e:	2302      	movs	r3, #2
 8006220:	77fb      	strb	r3, [r7, #31]
 8006222:	e042      	b.n	80062aa <USART_SetConfig+0x13a>
 8006224:	2304      	movs	r3, #4
 8006226:	77fb      	strb	r3, [r7, #31]
 8006228:	e03f      	b.n	80062aa <USART_SetConfig+0x13a>
 800622a:	2308      	movs	r3, #8
 800622c:	77fb      	strb	r3, [r7, #31]
 800622e:	e03c      	b.n	80062aa <USART_SetConfig+0x13a>
 8006230:	2310      	movs	r3, #16
 8006232:	77fb      	strb	r3, [r7, #31]
 8006234:	e039      	b.n	80062aa <USART_SetConfig+0x13a>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a63      	ldr	r2, [pc, #396]	; (80063c8 <USART_SetConfig+0x258>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d132      	bne.n	80062a6 <USART_SetConfig+0x136>
 8006240:	4b60      	ldr	r3, [pc, #384]	; (80063c4 <USART_SetConfig+0x254>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f003 030c 	and.w	r3, r3, #12
 800624a:	2b0c      	cmp	r3, #12
 800624c:	d828      	bhi.n	80062a0 <USART_SetConfig+0x130>
 800624e:	a201      	add	r2, pc, #4	; (adr r2, 8006254 <USART_SetConfig+0xe4>)
 8006250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006254:	08006289 	.word	0x08006289
 8006258:	080062a1 	.word	0x080062a1
 800625c:	080062a1 	.word	0x080062a1
 8006260:	080062a1 	.word	0x080062a1
 8006264:	08006295 	.word	0x08006295
 8006268:	080062a1 	.word	0x080062a1
 800626c:	080062a1 	.word	0x080062a1
 8006270:	080062a1 	.word	0x080062a1
 8006274:	0800628f 	.word	0x0800628f
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a1 	.word	0x080062a1
 8006280:	080062a1 	.word	0x080062a1
 8006284:	0800629b 	.word	0x0800629b
 8006288:	2300      	movs	r3, #0
 800628a:	77fb      	strb	r3, [r7, #31]
 800628c:	e00d      	b.n	80062aa <USART_SetConfig+0x13a>
 800628e:	2302      	movs	r3, #2
 8006290:	77fb      	strb	r3, [r7, #31]
 8006292:	e00a      	b.n	80062aa <USART_SetConfig+0x13a>
 8006294:	2304      	movs	r3, #4
 8006296:	77fb      	strb	r3, [r7, #31]
 8006298:	e007      	b.n	80062aa <USART_SetConfig+0x13a>
 800629a:	2308      	movs	r3, #8
 800629c:	77fb      	strb	r3, [r7, #31]
 800629e:	e004      	b.n	80062aa <USART_SetConfig+0x13a>
 80062a0:	2310      	movs	r3, #16
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e001      	b.n	80062aa <USART_SetConfig+0x13a>
 80062a6:	2310      	movs	r3, #16
 80062a8:	77fb      	strb	r3, [r7, #31]

  switch (clocksource)
 80062aa:	7ffb      	ldrb	r3, [r7, #31]
 80062ac:	2b08      	cmp	r3, #8
 80062ae:	d85a      	bhi.n	8006366 <USART_SetConfig+0x1f6>
 80062b0:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <USART_SetConfig+0x148>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062fb 	.word	0x080062fb
 80062c0:	08006319 	.word	0x08006319
 80062c4:	08006367 	.word	0x08006367
 80062c8:	08006333 	.word	0x08006333
 80062cc:	08006367 	.word	0x08006367
 80062d0:	08006367 	.word	0x08006367
 80062d4:	08006367 	.word	0x08006367
 80062d8:	08006351 	.word	0x08006351
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 80062dc:	f7ff f908 	bl	80054f0 <HAL_RCC_GetPCLK1Freq>
 80062e0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	005a      	lsls	r2, r3, #1
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	085b      	lsrs	r3, r3, #1
 80062ec:	441a      	add	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 80062f8:	e038      	b.n	800636c <USART_SetConfig+0x1fc>
    case USART_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 80062fa:	f7ff f90f 	bl	800551c <HAL_RCC_GetPCLK2Freq>
 80062fe:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	005a      	lsls	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	441a      	add	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	fbb2 f3f3 	udiv	r3, r2, r3
 8006314:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 8006316:	e029      	b.n	800636c <USART_SetConfig+0x1fc>
    case USART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	085b      	lsrs	r3, r3, #1
 800631e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8006322:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	6852      	ldr	r2, [r2, #4]
 800632a:	fbb3 f3f2 	udiv	r3, r3, r2
 800632e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 8006330:	e01c      	b.n	800636c <USART_SetConfig+0x1fc>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 8006332:	f7ff f845 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 8006336:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	005a      	lsls	r2, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	085b      	lsrs	r3, r3, #1
 8006342:	441a      	add	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	fbb2 f3f3 	udiv	r3, r2, r3
 800634c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800634e:	e00d      	b.n	800636c <USART_SetConfig+0x1fc>
    case USART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate));
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	085b      	lsrs	r3, r3, #1
 8006356:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006362:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 8006364:	e002      	b.n	800636c <USART_SetConfig+0x1fc>
    default:
      ret = HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	77bb      	strb	r3, [r7, #30]
      break;
 800636a:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	2b0f      	cmp	r3, #15
 8006370:	d916      	bls.n	80063a0 <USART_SetConfig+0x230>
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006378:	d212      	bcs.n	80063a0 <USART_SetConfig+0x230>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	b29b      	uxth	r3, r3
 800637e:	f023 030f 	bic.w	r3, r3, #15
 8006382:	81fb      	strh	r3, [r7, #14]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	085b      	lsrs	r3, r3, #1
 8006388:	b29b      	uxth	r3, r3
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	b29a      	uxth	r2, r3
 8006390:	89fb      	ldrh	r3, [r7, #14]
 8006392:	4313      	orrs	r3, r2
 8006394:	81fb      	strh	r3, [r7, #14]
    husart->Instance->BRR = brrtemp;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	89fa      	ldrh	r2, [r7, #14]
 800639c:	60da      	str	r2, [r3, #12]
 800639e:	e001      	b.n	80063a4 <USART_SetConfig+0x234>
  }
  else
  {
    ret = HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	77bb      	strb	r3, [r7, #30]
  husart->NbTxDataToProcess = 1U;
  husart->NbRxDataToProcess = 1U;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	639a      	str	r2, [r3, #56]	; 0x38
  husart->TxISR   = NULL;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	63da      	str	r2, [r3, #60]	; 0x3c

  return ret;
 80063b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3720      	adds	r7, #32
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	efff69f3 	.word	0xefff69f3
 80063c0:	40013800 	.word	0x40013800
 80063c4:	40021000 	.word	0x40021000
 80063c8:	40004400 	.word	0x40004400

080063cc <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b086      	sub	sp, #24
 80063d0:	af02      	add	r7, sp, #8
 80063d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063da:	f7fc f91f 	bl	800261c <HAL_GetTick>
 80063de:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0308 	and.w	r3, r3, #8
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d10e      	bne.n	800640c <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80063ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7ff fe81 	bl	8006104 <USART_WaitOnFlagUntilTimeout>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d001      	beq.n	800640c <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	e01e      	b.n	800644a <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b04      	cmp	r3, #4
 8006418:	d10e      	bne.n	8006438 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800641a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800641e:	9300      	str	r3, [sp, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7ff fe6b 	bl	8006104 <USART_WaitOnFlagUntilTimeout>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e008      	b.n	800644a <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b082      	sub	sp, #8
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006468:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0201 	bic.w	r2, r2, #1
 8006478:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	63da      	str	r2, [r3, #60]	; 0x3c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b12      	cmp	r3, #18
 800648a:	d115      	bne.n	80064b8 <USART_EndTransmit_IT+0x66>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2208      	movs	r2, #8
 8006492:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	8b1b      	ldrh	r3, [r3, #24]
 800649a:	b29a      	uxth	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f042 0208 	orr.w	r2, r2, #8
 80064a4:	b292      	uxth	r2, r2
 80064a6:	831a      	strh	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff fdd7 	bl	8006064 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80064b6:	e00b      	b.n	80064d0 <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064bc:	b29b      	uxth	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d106      	bne.n	80064d0 <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
    HAL_USART_TxRxCpltCallback(husart);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff fdd4 	bl	8006078 <HAL_USART_TxRxCpltCallback>
}
 80064d0:	bf00      	nop
 80064d2:	3708      	adds	r7, #8
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <malloc>:
 80064d8:	4b02      	ldr	r3, [pc, #8]	; (80064e4 <malloc+0xc>)
 80064da:	4601      	mov	r1, r0
 80064dc:	6818      	ldr	r0, [r3, #0]
 80064de:	f000 b82b 	b.w	8006538 <_malloc_r>
 80064e2:	bf00      	nop
 80064e4:	20000058 	.word	0x20000058

080064e8 <free>:
 80064e8:	4b02      	ldr	r3, [pc, #8]	; (80064f4 <free+0xc>)
 80064ea:	4601      	mov	r1, r0
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	f000 b921 	b.w	8006734 <_free_r>
 80064f2:	bf00      	nop
 80064f4:	20000058 	.word	0x20000058

080064f8 <sbrk_aligned>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	4e0e      	ldr	r6, [pc, #56]	; (8006534 <sbrk_aligned+0x3c>)
 80064fc:	460c      	mov	r4, r1
 80064fe:	6831      	ldr	r1, [r6, #0]
 8006500:	4605      	mov	r5, r0
 8006502:	b911      	cbnz	r1, 800650a <sbrk_aligned+0x12>
 8006504:	f000 f8cc 	bl	80066a0 <_sbrk_r>
 8006508:	6030      	str	r0, [r6, #0]
 800650a:	4621      	mov	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f000 f8c7 	bl	80066a0 <_sbrk_r>
 8006512:	1c43      	adds	r3, r0, #1
 8006514:	d00a      	beq.n	800652c <sbrk_aligned+0x34>
 8006516:	1cc4      	adds	r4, r0, #3
 8006518:	f024 0403 	bic.w	r4, r4, #3
 800651c:	42a0      	cmp	r0, r4
 800651e:	d007      	beq.n	8006530 <sbrk_aligned+0x38>
 8006520:	1a21      	subs	r1, r4, r0
 8006522:	4628      	mov	r0, r5
 8006524:	f000 f8bc 	bl	80066a0 <_sbrk_r>
 8006528:	3001      	adds	r0, #1
 800652a:	d101      	bne.n	8006530 <sbrk_aligned+0x38>
 800652c:	f04f 34ff 	mov.w	r4, #4294967295
 8006530:	4620      	mov	r0, r4
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	20000280 	.word	0x20000280

08006538 <_malloc_r>:
 8006538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800653c:	1ccd      	adds	r5, r1, #3
 800653e:	f025 0503 	bic.w	r5, r5, #3
 8006542:	3508      	adds	r5, #8
 8006544:	2d0c      	cmp	r5, #12
 8006546:	bf38      	it	cc
 8006548:	250c      	movcc	r5, #12
 800654a:	2d00      	cmp	r5, #0
 800654c:	4607      	mov	r7, r0
 800654e:	db01      	blt.n	8006554 <_malloc_r+0x1c>
 8006550:	42a9      	cmp	r1, r5
 8006552:	d905      	bls.n	8006560 <_malloc_r+0x28>
 8006554:	230c      	movs	r3, #12
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	2600      	movs	r6, #0
 800655a:	4630      	mov	r0, r6
 800655c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006560:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006634 <_malloc_r+0xfc>
 8006564:	f000 f868 	bl	8006638 <__malloc_lock>
 8006568:	f8d8 3000 	ldr.w	r3, [r8]
 800656c:	461c      	mov	r4, r3
 800656e:	bb5c      	cbnz	r4, 80065c8 <_malloc_r+0x90>
 8006570:	4629      	mov	r1, r5
 8006572:	4638      	mov	r0, r7
 8006574:	f7ff ffc0 	bl	80064f8 <sbrk_aligned>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	4604      	mov	r4, r0
 800657c:	d155      	bne.n	800662a <_malloc_r+0xf2>
 800657e:	f8d8 4000 	ldr.w	r4, [r8]
 8006582:	4626      	mov	r6, r4
 8006584:	2e00      	cmp	r6, #0
 8006586:	d145      	bne.n	8006614 <_malloc_r+0xdc>
 8006588:	2c00      	cmp	r4, #0
 800658a:	d048      	beq.n	800661e <_malloc_r+0xe6>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	4631      	mov	r1, r6
 8006590:	4638      	mov	r0, r7
 8006592:	eb04 0903 	add.w	r9, r4, r3
 8006596:	f000 f883 	bl	80066a0 <_sbrk_r>
 800659a:	4581      	cmp	r9, r0
 800659c:	d13f      	bne.n	800661e <_malloc_r+0xe6>
 800659e:	6821      	ldr	r1, [r4, #0]
 80065a0:	1a6d      	subs	r5, r5, r1
 80065a2:	4629      	mov	r1, r5
 80065a4:	4638      	mov	r0, r7
 80065a6:	f7ff ffa7 	bl	80064f8 <sbrk_aligned>
 80065aa:	3001      	adds	r0, #1
 80065ac:	d037      	beq.n	800661e <_malloc_r+0xe6>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	442b      	add	r3, r5
 80065b2:	6023      	str	r3, [r4, #0]
 80065b4:	f8d8 3000 	ldr.w	r3, [r8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d038      	beq.n	800662e <_malloc_r+0xf6>
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	42a2      	cmp	r2, r4
 80065c0:	d12b      	bne.n	800661a <_malloc_r+0xe2>
 80065c2:	2200      	movs	r2, #0
 80065c4:	605a      	str	r2, [r3, #4]
 80065c6:	e00f      	b.n	80065e8 <_malloc_r+0xb0>
 80065c8:	6822      	ldr	r2, [r4, #0]
 80065ca:	1b52      	subs	r2, r2, r5
 80065cc:	d41f      	bmi.n	800660e <_malloc_r+0xd6>
 80065ce:	2a0b      	cmp	r2, #11
 80065d0:	d917      	bls.n	8006602 <_malloc_r+0xca>
 80065d2:	1961      	adds	r1, r4, r5
 80065d4:	42a3      	cmp	r3, r4
 80065d6:	6025      	str	r5, [r4, #0]
 80065d8:	bf18      	it	ne
 80065da:	6059      	strne	r1, [r3, #4]
 80065dc:	6863      	ldr	r3, [r4, #4]
 80065de:	bf08      	it	eq
 80065e0:	f8c8 1000 	streq.w	r1, [r8]
 80065e4:	5162      	str	r2, [r4, r5]
 80065e6:	604b      	str	r3, [r1, #4]
 80065e8:	4638      	mov	r0, r7
 80065ea:	f104 060b 	add.w	r6, r4, #11
 80065ee:	f000 f829 	bl	8006644 <__malloc_unlock>
 80065f2:	f026 0607 	bic.w	r6, r6, #7
 80065f6:	1d23      	adds	r3, r4, #4
 80065f8:	1af2      	subs	r2, r6, r3
 80065fa:	d0ae      	beq.n	800655a <_malloc_r+0x22>
 80065fc:	1b9b      	subs	r3, r3, r6
 80065fe:	50a3      	str	r3, [r4, r2]
 8006600:	e7ab      	b.n	800655a <_malloc_r+0x22>
 8006602:	42a3      	cmp	r3, r4
 8006604:	6862      	ldr	r2, [r4, #4]
 8006606:	d1dd      	bne.n	80065c4 <_malloc_r+0x8c>
 8006608:	f8c8 2000 	str.w	r2, [r8]
 800660c:	e7ec      	b.n	80065e8 <_malloc_r+0xb0>
 800660e:	4623      	mov	r3, r4
 8006610:	6864      	ldr	r4, [r4, #4]
 8006612:	e7ac      	b.n	800656e <_malloc_r+0x36>
 8006614:	4634      	mov	r4, r6
 8006616:	6876      	ldr	r6, [r6, #4]
 8006618:	e7b4      	b.n	8006584 <_malloc_r+0x4c>
 800661a:	4613      	mov	r3, r2
 800661c:	e7cc      	b.n	80065b8 <_malloc_r+0x80>
 800661e:	230c      	movs	r3, #12
 8006620:	603b      	str	r3, [r7, #0]
 8006622:	4638      	mov	r0, r7
 8006624:	f000 f80e 	bl	8006644 <__malloc_unlock>
 8006628:	e797      	b.n	800655a <_malloc_r+0x22>
 800662a:	6025      	str	r5, [r4, #0]
 800662c:	e7dc      	b.n	80065e8 <_malloc_r+0xb0>
 800662e:	605b      	str	r3, [r3, #4]
 8006630:	deff      	udf	#255	; 0xff
 8006632:	bf00      	nop
 8006634:	2000027c 	.word	0x2000027c

08006638 <__malloc_lock>:
 8006638:	4801      	ldr	r0, [pc, #4]	; (8006640 <__malloc_lock+0x8>)
 800663a:	f000 b86b 	b.w	8006714 <__retarget_lock_acquire_recursive>
 800663e:	bf00      	nop
 8006640:	200003c0 	.word	0x200003c0

08006644 <__malloc_unlock>:
 8006644:	4801      	ldr	r0, [pc, #4]	; (800664c <__malloc_unlock+0x8>)
 8006646:	f000 b866 	b.w	8006716 <__retarget_lock_release_recursive>
 800664a:	bf00      	nop
 800664c:	200003c0 	.word	0x200003c0

08006650 <siprintf>:
 8006650:	b40e      	push	{r1, r2, r3}
 8006652:	b500      	push	{lr}
 8006654:	b09c      	sub	sp, #112	; 0x70
 8006656:	ab1d      	add	r3, sp, #116	; 0x74
 8006658:	9002      	str	r0, [sp, #8]
 800665a:	9006      	str	r0, [sp, #24]
 800665c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006660:	4809      	ldr	r0, [pc, #36]	; (8006688 <siprintf+0x38>)
 8006662:	9107      	str	r1, [sp, #28]
 8006664:	9104      	str	r1, [sp, #16]
 8006666:	4909      	ldr	r1, [pc, #36]	; (800668c <siprintf+0x3c>)
 8006668:	f853 2b04 	ldr.w	r2, [r3], #4
 800666c:	9105      	str	r1, [sp, #20]
 800666e:	6800      	ldr	r0, [r0, #0]
 8006670:	9301      	str	r3, [sp, #4]
 8006672:	a902      	add	r1, sp, #8
 8006674:	f000 f904 	bl	8006880 <_svfiprintf_r>
 8006678:	9b02      	ldr	r3, [sp, #8]
 800667a:	2200      	movs	r2, #0
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	b01c      	add	sp, #112	; 0x70
 8006680:	f85d eb04 	ldr.w	lr, [sp], #4
 8006684:	b003      	add	sp, #12
 8006686:	4770      	bx	lr
 8006688:	20000058 	.word	0x20000058
 800668c:	ffff0208 	.word	0xffff0208

08006690 <memset>:
 8006690:	4402      	add	r2, r0
 8006692:	4603      	mov	r3, r0
 8006694:	4293      	cmp	r3, r2
 8006696:	d100      	bne.n	800669a <memset+0xa>
 8006698:	4770      	bx	lr
 800669a:	f803 1b01 	strb.w	r1, [r3], #1
 800669e:	e7f9      	b.n	8006694 <memset+0x4>

080066a0 <_sbrk_r>:
 80066a0:	b538      	push	{r3, r4, r5, lr}
 80066a2:	4d06      	ldr	r5, [pc, #24]	; (80066bc <_sbrk_r+0x1c>)
 80066a4:	2300      	movs	r3, #0
 80066a6:	4604      	mov	r4, r0
 80066a8:	4608      	mov	r0, r1
 80066aa:	602b      	str	r3, [r5, #0]
 80066ac:	f7fb fedc 	bl	8002468 <_sbrk>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	d102      	bne.n	80066ba <_sbrk_r+0x1a>
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	b103      	cbz	r3, 80066ba <_sbrk_r+0x1a>
 80066b8:	6023      	str	r3, [r4, #0]
 80066ba:	bd38      	pop	{r3, r4, r5, pc}
 80066bc:	200003bc 	.word	0x200003bc

080066c0 <__errno>:
 80066c0:	4b01      	ldr	r3, [pc, #4]	; (80066c8 <__errno+0x8>)
 80066c2:	6818      	ldr	r0, [r3, #0]
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	20000058 	.word	0x20000058

080066cc <__libc_init_array>:
 80066cc:	b570      	push	{r4, r5, r6, lr}
 80066ce:	4d0d      	ldr	r5, [pc, #52]	; (8006704 <__libc_init_array+0x38>)
 80066d0:	4c0d      	ldr	r4, [pc, #52]	; (8006708 <__libc_init_array+0x3c>)
 80066d2:	1b64      	subs	r4, r4, r5
 80066d4:	10a4      	asrs	r4, r4, #2
 80066d6:	2600      	movs	r6, #0
 80066d8:	42a6      	cmp	r6, r4
 80066da:	d109      	bne.n	80066f0 <__libc_init_array+0x24>
 80066dc:	4d0b      	ldr	r5, [pc, #44]	; (800670c <__libc_init_array+0x40>)
 80066de:	4c0c      	ldr	r4, [pc, #48]	; (8006710 <__libc_init_array+0x44>)
 80066e0:	f000 fbae 	bl	8006e40 <_init>
 80066e4:	1b64      	subs	r4, r4, r5
 80066e6:	10a4      	asrs	r4, r4, #2
 80066e8:	2600      	movs	r6, #0
 80066ea:	42a6      	cmp	r6, r4
 80066ec:	d105      	bne.n	80066fa <__libc_init_array+0x2e>
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066f4:	4798      	blx	r3
 80066f6:	3601      	adds	r6, #1
 80066f8:	e7ee      	b.n	80066d8 <__libc_init_array+0xc>
 80066fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066fe:	4798      	blx	r3
 8006700:	3601      	adds	r6, #1
 8006702:	e7f2      	b.n	80066ea <__libc_init_array+0x1e>
 8006704:	08006fd0 	.word	0x08006fd0
 8006708:	08006fd0 	.word	0x08006fd0
 800670c:	08006fd0 	.word	0x08006fd0
 8006710:	08006fd4 	.word	0x08006fd4

08006714 <__retarget_lock_acquire_recursive>:
 8006714:	4770      	bx	lr

08006716 <__retarget_lock_release_recursive>:
 8006716:	4770      	bx	lr

08006718 <memcpy>:
 8006718:	440a      	add	r2, r1
 800671a:	4291      	cmp	r1, r2
 800671c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006720:	d100      	bne.n	8006724 <memcpy+0xc>
 8006722:	4770      	bx	lr
 8006724:	b510      	push	{r4, lr}
 8006726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800672a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800672e:	4291      	cmp	r1, r2
 8006730:	d1f9      	bne.n	8006726 <memcpy+0xe>
 8006732:	bd10      	pop	{r4, pc}

08006734 <_free_r>:
 8006734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006736:	2900      	cmp	r1, #0
 8006738:	d044      	beq.n	80067c4 <_free_r+0x90>
 800673a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800673e:	9001      	str	r0, [sp, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	f1a1 0404 	sub.w	r4, r1, #4
 8006746:	bfb8      	it	lt
 8006748:	18e4      	addlt	r4, r4, r3
 800674a:	f7ff ff75 	bl	8006638 <__malloc_lock>
 800674e:	4a1e      	ldr	r2, [pc, #120]	; (80067c8 <_free_r+0x94>)
 8006750:	9801      	ldr	r0, [sp, #4]
 8006752:	6813      	ldr	r3, [r2, #0]
 8006754:	b933      	cbnz	r3, 8006764 <_free_r+0x30>
 8006756:	6063      	str	r3, [r4, #4]
 8006758:	6014      	str	r4, [r2, #0]
 800675a:	b003      	add	sp, #12
 800675c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006760:	f7ff bf70 	b.w	8006644 <__malloc_unlock>
 8006764:	42a3      	cmp	r3, r4
 8006766:	d908      	bls.n	800677a <_free_r+0x46>
 8006768:	6825      	ldr	r5, [r4, #0]
 800676a:	1961      	adds	r1, r4, r5
 800676c:	428b      	cmp	r3, r1
 800676e:	bf01      	itttt	eq
 8006770:	6819      	ldreq	r1, [r3, #0]
 8006772:	685b      	ldreq	r3, [r3, #4]
 8006774:	1949      	addeq	r1, r1, r5
 8006776:	6021      	streq	r1, [r4, #0]
 8006778:	e7ed      	b.n	8006756 <_free_r+0x22>
 800677a:	461a      	mov	r2, r3
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	b10b      	cbz	r3, 8006784 <_free_r+0x50>
 8006780:	42a3      	cmp	r3, r4
 8006782:	d9fa      	bls.n	800677a <_free_r+0x46>
 8006784:	6811      	ldr	r1, [r2, #0]
 8006786:	1855      	adds	r5, r2, r1
 8006788:	42a5      	cmp	r5, r4
 800678a:	d10b      	bne.n	80067a4 <_free_r+0x70>
 800678c:	6824      	ldr	r4, [r4, #0]
 800678e:	4421      	add	r1, r4
 8006790:	1854      	adds	r4, r2, r1
 8006792:	42a3      	cmp	r3, r4
 8006794:	6011      	str	r1, [r2, #0]
 8006796:	d1e0      	bne.n	800675a <_free_r+0x26>
 8006798:	681c      	ldr	r4, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	6053      	str	r3, [r2, #4]
 800679e:	440c      	add	r4, r1
 80067a0:	6014      	str	r4, [r2, #0]
 80067a2:	e7da      	b.n	800675a <_free_r+0x26>
 80067a4:	d902      	bls.n	80067ac <_free_r+0x78>
 80067a6:	230c      	movs	r3, #12
 80067a8:	6003      	str	r3, [r0, #0]
 80067aa:	e7d6      	b.n	800675a <_free_r+0x26>
 80067ac:	6825      	ldr	r5, [r4, #0]
 80067ae:	1961      	adds	r1, r4, r5
 80067b0:	428b      	cmp	r3, r1
 80067b2:	bf04      	itt	eq
 80067b4:	6819      	ldreq	r1, [r3, #0]
 80067b6:	685b      	ldreq	r3, [r3, #4]
 80067b8:	6063      	str	r3, [r4, #4]
 80067ba:	bf04      	itt	eq
 80067bc:	1949      	addeq	r1, r1, r5
 80067be:	6021      	streq	r1, [r4, #0]
 80067c0:	6054      	str	r4, [r2, #4]
 80067c2:	e7ca      	b.n	800675a <_free_r+0x26>
 80067c4:	b003      	add	sp, #12
 80067c6:	bd30      	pop	{r4, r5, pc}
 80067c8:	2000027c 	.word	0x2000027c

080067cc <__ssputs_r>:
 80067cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067d0:	688e      	ldr	r6, [r1, #8]
 80067d2:	461f      	mov	r7, r3
 80067d4:	42be      	cmp	r6, r7
 80067d6:	680b      	ldr	r3, [r1, #0]
 80067d8:	4682      	mov	sl, r0
 80067da:	460c      	mov	r4, r1
 80067dc:	4690      	mov	r8, r2
 80067de:	d82c      	bhi.n	800683a <__ssputs_r+0x6e>
 80067e0:	898a      	ldrh	r2, [r1, #12]
 80067e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80067e6:	d026      	beq.n	8006836 <__ssputs_r+0x6a>
 80067e8:	6965      	ldr	r5, [r4, #20]
 80067ea:	6909      	ldr	r1, [r1, #16]
 80067ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80067f0:	eba3 0901 	sub.w	r9, r3, r1
 80067f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80067f8:	1c7b      	adds	r3, r7, #1
 80067fa:	444b      	add	r3, r9
 80067fc:	106d      	asrs	r5, r5, #1
 80067fe:	429d      	cmp	r5, r3
 8006800:	bf38      	it	cc
 8006802:	461d      	movcc	r5, r3
 8006804:	0553      	lsls	r3, r2, #21
 8006806:	d527      	bpl.n	8006858 <__ssputs_r+0x8c>
 8006808:	4629      	mov	r1, r5
 800680a:	f7ff fe95 	bl	8006538 <_malloc_r>
 800680e:	4606      	mov	r6, r0
 8006810:	b360      	cbz	r0, 800686c <__ssputs_r+0xa0>
 8006812:	6921      	ldr	r1, [r4, #16]
 8006814:	464a      	mov	r2, r9
 8006816:	f7ff ff7f 	bl	8006718 <memcpy>
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006824:	81a3      	strh	r3, [r4, #12]
 8006826:	6126      	str	r6, [r4, #16]
 8006828:	6165      	str	r5, [r4, #20]
 800682a:	444e      	add	r6, r9
 800682c:	eba5 0509 	sub.w	r5, r5, r9
 8006830:	6026      	str	r6, [r4, #0]
 8006832:	60a5      	str	r5, [r4, #8]
 8006834:	463e      	mov	r6, r7
 8006836:	42be      	cmp	r6, r7
 8006838:	d900      	bls.n	800683c <__ssputs_r+0x70>
 800683a:	463e      	mov	r6, r7
 800683c:	6820      	ldr	r0, [r4, #0]
 800683e:	4632      	mov	r2, r6
 8006840:	4641      	mov	r1, r8
 8006842:	f000 faab 	bl	8006d9c <memmove>
 8006846:	68a3      	ldr	r3, [r4, #8]
 8006848:	1b9b      	subs	r3, r3, r6
 800684a:	60a3      	str	r3, [r4, #8]
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	4433      	add	r3, r6
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	2000      	movs	r0, #0
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	462a      	mov	r2, r5
 800685a:	f000 fab9 	bl	8006dd0 <_realloc_r>
 800685e:	4606      	mov	r6, r0
 8006860:	2800      	cmp	r0, #0
 8006862:	d1e0      	bne.n	8006826 <__ssputs_r+0x5a>
 8006864:	6921      	ldr	r1, [r4, #16]
 8006866:	4650      	mov	r0, sl
 8006868:	f7ff ff64 	bl	8006734 <_free_r>
 800686c:	230c      	movs	r3, #12
 800686e:	f8ca 3000 	str.w	r3, [sl]
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006878:	81a3      	strh	r3, [r4, #12]
 800687a:	f04f 30ff 	mov.w	r0, #4294967295
 800687e:	e7e9      	b.n	8006854 <__ssputs_r+0x88>

08006880 <_svfiprintf_r>:
 8006880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006884:	4698      	mov	r8, r3
 8006886:	898b      	ldrh	r3, [r1, #12]
 8006888:	061b      	lsls	r3, r3, #24
 800688a:	b09d      	sub	sp, #116	; 0x74
 800688c:	4607      	mov	r7, r0
 800688e:	460d      	mov	r5, r1
 8006890:	4614      	mov	r4, r2
 8006892:	d50e      	bpl.n	80068b2 <_svfiprintf_r+0x32>
 8006894:	690b      	ldr	r3, [r1, #16]
 8006896:	b963      	cbnz	r3, 80068b2 <_svfiprintf_r+0x32>
 8006898:	2140      	movs	r1, #64	; 0x40
 800689a:	f7ff fe4d 	bl	8006538 <_malloc_r>
 800689e:	6028      	str	r0, [r5, #0]
 80068a0:	6128      	str	r0, [r5, #16]
 80068a2:	b920      	cbnz	r0, 80068ae <_svfiprintf_r+0x2e>
 80068a4:	230c      	movs	r3, #12
 80068a6:	603b      	str	r3, [r7, #0]
 80068a8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ac:	e0d0      	b.n	8006a50 <_svfiprintf_r+0x1d0>
 80068ae:	2340      	movs	r3, #64	; 0x40
 80068b0:	616b      	str	r3, [r5, #20]
 80068b2:	2300      	movs	r3, #0
 80068b4:	9309      	str	r3, [sp, #36]	; 0x24
 80068b6:	2320      	movs	r3, #32
 80068b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80068c0:	2330      	movs	r3, #48	; 0x30
 80068c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006a68 <_svfiprintf_r+0x1e8>
 80068c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068ca:	f04f 0901 	mov.w	r9, #1
 80068ce:	4623      	mov	r3, r4
 80068d0:	469a      	mov	sl, r3
 80068d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068d6:	b10a      	cbz	r2, 80068dc <_svfiprintf_r+0x5c>
 80068d8:	2a25      	cmp	r2, #37	; 0x25
 80068da:	d1f9      	bne.n	80068d0 <_svfiprintf_r+0x50>
 80068dc:	ebba 0b04 	subs.w	fp, sl, r4
 80068e0:	d00b      	beq.n	80068fa <_svfiprintf_r+0x7a>
 80068e2:	465b      	mov	r3, fp
 80068e4:	4622      	mov	r2, r4
 80068e6:	4629      	mov	r1, r5
 80068e8:	4638      	mov	r0, r7
 80068ea:	f7ff ff6f 	bl	80067cc <__ssputs_r>
 80068ee:	3001      	adds	r0, #1
 80068f0:	f000 80a9 	beq.w	8006a46 <_svfiprintf_r+0x1c6>
 80068f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068f6:	445a      	add	r2, fp
 80068f8:	9209      	str	r2, [sp, #36]	; 0x24
 80068fa:	f89a 3000 	ldrb.w	r3, [sl]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 80a1 	beq.w	8006a46 <_svfiprintf_r+0x1c6>
 8006904:	2300      	movs	r3, #0
 8006906:	f04f 32ff 	mov.w	r2, #4294967295
 800690a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800690e:	f10a 0a01 	add.w	sl, sl, #1
 8006912:	9304      	str	r3, [sp, #16]
 8006914:	9307      	str	r3, [sp, #28]
 8006916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800691a:	931a      	str	r3, [sp, #104]	; 0x68
 800691c:	4654      	mov	r4, sl
 800691e:	2205      	movs	r2, #5
 8006920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006924:	4850      	ldr	r0, [pc, #320]	; (8006a68 <_svfiprintf_r+0x1e8>)
 8006926:	f7f9 fc5b 	bl	80001e0 <memchr>
 800692a:	9a04      	ldr	r2, [sp, #16]
 800692c:	b9d8      	cbnz	r0, 8006966 <_svfiprintf_r+0xe6>
 800692e:	06d0      	lsls	r0, r2, #27
 8006930:	bf44      	itt	mi
 8006932:	2320      	movmi	r3, #32
 8006934:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006938:	0711      	lsls	r1, r2, #28
 800693a:	bf44      	itt	mi
 800693c:	232b      	movmi	r3, #43	; 0x2b
 800693e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006942:	f89a 3000 	ldrb.w	r3, [sl]
 8006946:	2b2a      	cmp	r3, #42	; 0x2a
 8006948:	d015      	beq.n	8006976 <_svfiprintf_r+0xf6>
 800694a:	9a07      	ldr	r2, [sp, #28]
 800694c:	4654      	mov	r4, sl
 800694e:	2000      	movs	r0, #0
 8006950:	f04f 0c0a 	mov.w	ip, #10
 8006954:	4621      	mov	r1, r4
 8006956:	f811 3b01 	ldrb.w	r3, [r1], #1
 800695a:	3b30      	subs	r3, #48	; 0x30
 800695c:	2b09      	cmp	r3, #9
 800695e:	d94d      	bls.n	80069fc <_svfiprintf_r+0x17c>
 8006960:	b1b0      	cbz	r0, 8006990 <_svfiprintf_r+0x110>
 8006962:	9207      	str	r2, [sp, #28]
 8006964:	e014      	b.n	8006990 <_svfiprintf_r+0x110>
 8006966:	eba0 0308 	sub.w	r3, r0, r8
 800696a:	fa09 f303 	lsl.w	r3, r9, r3
 800696e:	4313      	orrs	r3, r2
 8006970:	9304      	str	r3, [sp, #16]
 8006972:	46a2      	mov	sl, r4
 8006974:	e7d2      	b.n	800691c <_svfiprintf_r+0x9c>
 8006976:	9b03      	ldr	r3, [sp, #12]
 8006978:	1d19      	adds	r1, r3, #4
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	9103      	str	r1, [sp, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	bfbb      	ittet	lt
 8006982:	425b      	neglt	r3, r3
 8006984:	f042 0202 	orrlt.w	r2, r2, #2
 8006988:	9307      	strge	r3, [sp, #28]
 800698a:	9307      	strlt	r3, [sp, #28]
 800698c:	bfb8      	it	lt
 800698e:	9204      	strlt	r2, [sp, #16]
 8006990:	7823      	ldrb	r3, [r4, #0]
 8006992:	2b2e      	cmp	r3, #46	; 0x2e
 8006994:	d10c      	bne.n	80069b0 <_svfiprintf_r+0x130>
 8006996:	7863      	ldrb	r3, [r4, #1]
 8006998:	2b2a      	cmp	r3, #42	; 0x2a
 800699a:	d134      	bne.n	8006a06 <_svfiprintf_r+0x186>
 800699c:	9b03      	ldr	r3, [sp, #12]
 800699e:	1d1a      	adds	r2, r3, #4
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	9203      	str	r2, [sp, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bfb8      	it	lt
 80069a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80069ac:	3402      	adds	r4, #2
 80069ae:	9305      	str	r3, [sp, #20]
 80069b0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006a78 <_svfiprintf_r+0x1f8>
 80069b4:	7821      	ldrb	r1, [r4, #0]
 80069b6:	2203      	movs	r2, #3
 80069b8:	4650      	mov	r0, sl
 80069ba:	f7f9 fc11 	bl	80001e0 <memchr>
 80069be:	b138      	cbz	r0, 80069d0 <_svfiprintf_r+0x150>
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	eba0 000a 	sub.w	r0, r0, sl
 80069c6:	2240      	movs	r2, #64	; 0x40
 80069c8:	4082      	lsls	r2, r0
 80069ca:	4313      	orrs	r3, r2
 80069cc:	3401      	adds	r4, #1
 80069ce:	9304      	str	r3, [sp, #16]
 80069d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d4:	4825      	ldr	r0, [pc, #148]	; (8006a6c <_svfiprintf_r+0x1ec>)
 80069d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069da:	2206      	movs	r2, #6
 80069dc:	f7f9 fc00 	bl	80001e0 <memchr>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	d038      	beq.n	8006a56 <_svfiprintf_r+0x1d6>
 80069e4:	4b22      	ldr	r3, [pc, #136]	; (8006a70 <_svfiprintf_r+0x1f0>)
 80069e6:	bb1b      	cbnz	r3, 8006a30 <_svfiprintf_r+0x1b0>
 80069e8:	9b03      	ldr	r3, [sp, #12]
 80069ea:	3307      	adds	r3, #7
 80069ec:	f023 0307 	bic.w	r3, r3, #7
 80069f0:	3308      	adds	r3, #8
 80069f2:	9303      	str	r3, [sp, #12]
 80069f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f6:	4433      	add	r3, r6
 80069f8:	9309      	str	r3, [sp, #36]	; 0x24
 80069fa:	e768      	b.n	80068ce <_svfiprintf_r+0x4e>
 80069fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a00:	460c      	mov	r4, r1
 8006a02:	2001      	movs	r0, #1
 8006a04:	e7a6      	b.n	8006954 <_svfiprintf_r+0xd4>
 8006a06:	2300      	movs	r3, #0
 8006a08:	3401      	adds	r4, #1
 8006a0a:	9305      	str	r3, [sp, #20]
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	f04f 0c0a 	mov.w	ip, #10
 8006a12:	4620      	mov	r0, r4
 8006a14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a18:	3a30      	subs	r2, #48	; 0x30
 8006a1a:	2a09      	cmp	r2, #9
 8006a1c:	d903      	bls.n	8006a26 <_svfiprintf_r+0x1a6>
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0c6      	beq.n	80069b0 <_svfiprintf_r+0x130>
 8006a22:	9105      	str	r1, [sp, #20]
 8006a24:	e7c4      	b.n	80069b0 <_svfiprintf_r+0x130>
 8006a26:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e7f0      	b.n	8006a12 <_svfiprintf_r+0x192>
 8006a30:	ab03      	add	r3, sp, #12
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	462a      	mov	r2, r5
 8006a36:	4b0f      	ldr	r3, [pc, #60]	; (8006a74 <_svfiprintf_r+0x1f4>)
 8006a38:	a904      	add	r1, sp, #16
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	f3af 8000 	nop.w
 8006a40:	1c42      	adds	r2, r0, #1
 8006a42:	4606      	mov	r6, r0
 8006a44:	d1d6      	bne.n	80069f4 <_svfiprintf_r+0x174>
 8006a46:	89ab      	ldrh	r3, [r5, #12]
 8006a48:	065b      	lsls	r3, r3, #25
 8006a4a:	f53f af2d 	bmi.w	80068a8 <_svfiprintf_r+0x28>
 8006a4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a50:	b01d      	add	sp, #116	; 0x74
 8006a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a56:	ab03      	add	r3, sp, #12
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	462a      	mov	r2, r5
 8006a5c:	4b05      	ldr	r3, [pc, #20]	; (8006a74 <_svfiprintf_r+0x1f4>)
 8006a5e:	a904      	add	r1, sp, #16
 8006a60:	4638      	mov	r0, r7
 8006a62:	f000 f879 	bl	8006b58 <_printf_i>
 8006a66:	e7eb      	b.n	8006a40 <_svfiprintf_r+0x1c0>
 8006a68:	08006f94 	.word	0x08006f94
 8006a6c:	08006f9e 	.word	0x08006f9e
 8006a70:	00000000 	.word	0x00000000
 8006a74:	080067cd 	.word	0x080067cd
 8006a78:	08006f9a 	.word	0x08006f9a

08006a7c <_printf_common>:
 8006a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a80:	4616      	mov	r6, r2
 8006a82:	4699      	mov	r9, r3
 8006a84:	688a      	ldr	r2, [r1, #8]
 8006a86:	690b      	ldr	r3, [r1, #16]
 8006a88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	bfb8      	it	lt
 8006a90:	4613      	movlt	r3, r2
 8006a92:	6033      	str	r3, [r6, #0]
 8006a94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a98:	4607      	mov	r7, r0
 8006a9a:	460c      	mov	r4, r1
 8006a9c:	b10a      	cbz	r2, 8006aa2 <_printf_common+0x26>
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	6033      	str	r3, [r6, #0]
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	0699      	lsls	r1, r3, #26
 8006aa6:	bf42      	ittt	mi
 8006aa8:	6833      	ldrmi	r3, [r6, #0]
 8006aaa:	3302      	addmi	r3, #2
 8006aac:	6033      	strmi	r3, [r6, #0]
 8006aae:	6825      	ldr	r5, [r4, #0]
 8006ab0:	f015 0506 	ands.w	r5, r5, #6
 8006ab4:	d106      	bne.n	8006ac4 <_printf_common+0x48>
 8006ab6:	f104 0a19 	add.w	sl, r4, #25
 8006aba:	68e3      	ldr	r3, [r4, #12]
 8006abc:	6832      	ldr	r2, [r6, #0]
 8006abe:	1a9b      	subs	r3, r3, r2
 8006ac0:	42ab      	cmp	r3, r5
 8006ac2:	dc26      	bgt.n	8006b12 <_printf_common+0x96>
 8006ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ac8:	1e13      	subs	r3, r2, #0
 8006aca:	6822      	ldr	r2, [r4, #0]
 8006acc:	bf18      	it	ne
 8006ace:	2301      	movne	r3, #1
 8006ad0:	0692      	lsls	r2, r2, #26
 8006ad2:	d42b      	bmi.n	8006b2c <_printf_common+0xb0>
 8006ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ad8:	4649      	mov	r1, r9
 8006ada:	4638      	mov	r0, r7
 8006adc:	47c0      	blx	r8
 8006ade:	3001      	adds	r0, #1
 8006ae0:	d01e      	beq.n	8006b20 <_printf_common+0xa4>
 8006ae2:	6823      	ldr	r3, [r4, #0]
 8006ae4:	6922      	ldr	r2, [r4, #16]
 8006ae6:	f003 0306 	and.w	r3, r3, #6
 8006aea:	2b04      	cmp	r3, #4
 8006aec:	bf02      	ittt	eq
 8006aee:	68e5      	ldreq	r5, [r4, #12]
 8006af0:	6833      	ldreq	r3, [r6, #0]
 8006af2:	1aed      	subeq	r5, r5, r3
 8006af4:	68a3      	ldr	r3, [r4, #8]
 8006af6:	bf0c      	ite	eq
 8006af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006afc:	2500      	movne	r5, #0
 8006afe:	4293      	cmp	r3, r2
 8006b00:	bfc4      	itt	gt
 8006b02:	1a9b      	subgt	r3, r3, r2
 8006b04:	18ed      	addgt	r5, r5, r3
 8006b06:	2600      	movs	r6, #0
 8006b08:	341a      	adds	r4, #26
 8006b0a:	42b5      	cmp	r5, r6
 8006b0c:	d11a      	bne.n	8006b44 <_printf_common+0xc8>
 8006b0e:	2000      	movs	r0, #0
 8006b10:	e008      	b.n	8006b24 <_printf_common+0xa8>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4652      	mov	r2, sl
 8006b16:	4649      	mov	r1, r9
 8006b18:	4638      	mov	r0, r7
 8006b1a:	47c0      	blx	r8
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d103      	bne.n	8006b28 <_printf_common+0xac>
 8006b20:	f04f 30ff 	mov.w	r0, #4294967295
 8006b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b28:	3501      	adds	r5, #1
 8006b2a:	e7c6      	b.n	8006aba <_printf_common+0x3e>
 8006b2c:	18e1      	adds	r1, r4, r3
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	2030      	movs	r0, #48	; 0x30
 8006b32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b36:	4422      	add	r2, r4
 8006b38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b40:	3302      	adds	r3, #2
 8006b42:	e7c7      	b.n	8006ad4 <_printf_common+0x58>
 8006b44:	2301      	movs	r3, #1
 8006b46:	4622      	mov	r2, r4
 8006b48:	4649      	mov	r1, r9
 8006b4a:	4638      	mov	r0, r7
 8006b4c:	47c0      	blx	r8
 8006b4e:	3001      	adds	r0, #1
 8006b50:	d0e6      	beq.n	8006b20 <_printf_common+0xa4>
 8006b52:	3601      	adds	r6, #1
 8006b54:	e7d9      	b.n	8006b0a <_printf_common+0x8e>
	...

08006b58 <_printf_i>:
 8006b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b5c:	7e0f      	ldrb	r7, [r1, #24]
 8006b5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b60:	2f78      	cmp	r7, #120	; 0x78
 8006b62:	4691      	mov	r9, r2
 8006b64:	4680      	mov	r8, r0
 8006b66:	460c      	mov	r4, r1
 8006b68:	469a      	mov	sl, r3
 8006b6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b6e:	d807      	bhi.n	8006b80 <_printf_i+0x28>
 8006b70:	2f62      	cmp	r7, #98	; 0x62
 8006b72:	d80a      	bhi.n	8006b8a <_printf_i+0x32>
 8006b74:	2f00      	cmp	r7, #0
 8006b76:	f000 80d4 	beq.w	8006d22 <_printf_i+0x1ca>
 8006b7a:	2f58      	cmp	r7, #88	; 0x58
 8006b7c:	f000 80c0 	beq.w	8006d00 <_printf_i+0x1a8>
 8006b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b88:	e03a      	b.n	8006c00 <_printf_i+0xa8>
 8006b8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b8e:	2b15      	cmp	r3, #21
 8006b90:	d8f6      	bhi.n	8006b80 <_printf_i+0x28>
 8006b92:	a101      	add	r1, pc, #4	; (adr r1, 8006b98 <_printf_i+0x40>)
 8006b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b98:	08006bf1 	.word	0x08006bf1
 8006b9c:	08006c05 	.word	0x08006c05
 8006ba0:	08006b81 	.word	0x08006b81
 8006ba4:	08006b81 	.word	0x08006b81
 8006ba8:	08006b81 	.word	0x08006b81
 8006bac:	08006b81 	.word	0x08006b81
 8006bb0:	08006c05 	.word	0x08006c05
 8006bb4:	08006b81 	.word	0x08006b81
 8006bb8:	08006b81 	.word	0x08006b81
 8006bbc:	08006b81 	.word	0x08006b81
 8006bc0:	08006b81 	.word	0x08006b81
 8006bc4:	08006d09 	.word	0x08006d09
 8006bc8:	08006c31 	.word	0x08006c31
 8006bcc:	08006cc3 	.word	0x08006cc3
 8006bd0:	08006b81 	.word	0x08006b81
 8006bd4:	08006b81 	.word	0x08006b81
 8006bd8:	08006d2b 	.word	0x08006d2b
 8006bdc:	08006b81 	.word	0x08006b81
 8006be0:	08006c31 	.word	0x08006c31
 8006be4:	08006b81 	.word	0x08006b81
 8006be8:	08006b81 	.word	0x08006b81
 8006bec:	08006ccb 	.word	0x08006ccb
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	1d1a      	adds	r2, r3, #4
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	602a      	str	r2, [r5, #0]
 8006bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c00:	2301      	movs	r3, #1
 8006c02:	e09f      	b.n	8006d44 <_printf_i+0x1ec>
 8006c04:	6820      	ldr	r0, [r4, #0]
 8006c06:	682b      	ldr	r3, [r5, #0]
 8006c08:	0607      	lsls	r7, r0, #24
 8006c0a:	f103 0104 	add.w	r1, r3, #4
 8006c0e:	6029      	str	r1, [r5, #0]
 8006c10:	d501      	bpl.n	8006c16 <_printf_i+0xbe>
 8006c12:	681e      	ldr	r6, [r3, #0]
 8006c14:	e003      	b.n	8006c1e <_printf_i+0xc6>
 8006c16:	0646      	lsls	r6, r0, #25
 8006c18:	d5fb      	bpl.n	8006c12 <_printf_i+0xba>
 8006c1a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006c1e:	2e00      	cmp	r6, #0
 8006c20:	da03      	bge.n	8006c2a <_printf_i+0xd2>
 8006c22:	232d      	movs	r3, #45	; 0x2d
 8006c24:	4276      	negs	r6, r6
 8006c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c2a:	485a      	ldr	r0, [pc, #360]	; (8006d94 <_printf_i+0x23c>)
 8006c2c:	230a      	movs	r3, #10
 8006c2e:	e012      	b.n	8006c56 <_printf_i+0xfe>
 8006c30:	682b      	ldr	r3, [r5, #0]
 8006c32:	6820      	ldr	r0, [r4, #0]
 8006c34:	1d19      	adds	r1, r3, #4
 8006c36:	6029      	str	r1, [r5, #0]
 8006c38:	0605      	lsls	r5, r0, #24
 8006c3a:	d501      	bpl.n	8006c40 <_printf_i+0xe8>
 8006c3c:	681e      	ldr	r6, [r3, #0]
 8006c3e:	e002      	b.n	8006c46 <_printf_i+0xee>
 8006c40:	0641      	lsls	r1, r0, #25
 8006c42:	d5fb      	bpl.n	8006c3c <_printf_i+0xe4>
 8006c44:	881e      	ldrh	r6, [r3, #0]
 8006c46:	4853      	ldr	r0, [pc, #332]	; (8006d94 <_printf_i+0x23c>)
 8006c48:	2f6f      	cmp	r7, #111	; 0x6f
 8006c4a:	bf0c      	ite	eq
 8006c4c:	2308      	moveq	r3, #8
 8006c4e:	230a      	movne	r3, #10
 8006c50:	2100      	movs	r1, #0
 8006c52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c56:	6865      	ldr	r5, [r4, #4]
 8006c58:	60a5      	str	r5, [r4, #8]
 8006c5a:	2d00      	cmp	r5, #0
 8006c5c:	bfa2      	ittt	ge
 8006c5e:	6821      	ldrge	r1, [r4, #0]
 8006c60:	f021 0104 	bicge.w	r1, r1, #4
 8006c64:	6021      	strge	r1, [r4, #0]
 8006c66:	b90e      	cbnz	r6, 8006c6c <_printf_i+0x114>
 8006c68:	2d00      	cmp	r5, #0
 8006c6a:	d04b      	beq.n	8006d04 <_printf_i+0x1ac>
 8006c6c:	4615      	mov	r5, r2
 8006c6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c72:	fb03 6711 	mls	r7, r3, r1, r6
 8006c76:	5dc7      	ldrb	r7, [r0, r7]
 8006c78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c7c:	4637      	mov	r7, r6
 8006c7e:	42bb      	cmp	r3, r7
 8006c80:	460e      	mov	r6, r1
 8006c82:	d9f4      	bls.n	8006c6e <_printf_i+0x116>
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d10b      	bne.n	8006ca0 <_printf_i+0x148>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	07de      	lsls	r6, r3, #31
 8006c8c:	d508      	bpl.n	8006ca0 <_printf_i+0x148>
 8006c8e:	6923      	ldr	r3, [r4, #16]
 8006c90:	6861      	ldr	r1, [r4, #4]
 8006c92:	4299      	cmp	r1, r3
 8006c94:	bfde      	ittt	le
 8006c96:	2330      	movle	r3, #48	; 0x30
 8006c98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ca0:	1b52      	subs	r2, r2, r5
 8006ca2:	6122      	str	r2, [r4, #16]
 8006ca4:	f8cd a000 	str.w	sl, [sp]
 8006ca8:	464b      	mov	r3, r9
 8006caa:	aa03      	add	r2, sp, #12
 8006cac:	4621      	mov	r1, r4
 8006cae:	4640      	mov	r0, r8
 8006cb0:	f7ff fee4 	bl	8006a7c <_printf_common>
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d14a      	bne.n	8006d4e <_printf_i+0x1f6>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	b004      	add	sp, #16
 8006cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	f043 0320 	orr.w	r3, r3, #32
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	4833      	ldr	r0, [pc, #204]	; (8006d98 <_printf_i+0x240>)
 8006ccc:	2778      	movs	r7, #120	; 0x78
 8006cce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	6829      	ldr	r1, [r5, #0]
 8006cd6:	061f      	lsls	r7, r3, #24
 8006cd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cdc:	d402      	bmi.n	8006ce4 <_printf_i+0x18c>
 8006cde:	065f      	lsls	r7, r3, #25
 8006ce0:	bf48      	it	mi
 8006ce2:	b2b6      	uxthmi	r6, r6
 8006ce4:	07df      	lsls	r7, r3, #31
 8006ce6:	bf48      	it	mi
 8006ce8:	f043 0320 	orrmi.w	r3, r3, #32
 8006cec:	6029      	str	r1, [r5, #0]
 8006cee:	bf48      	it	mi
 8006cf0:	6023      	strmi	r3, [r4, #0]
 8006cf2:	b91e      	cbnz	r6, 8006cfc <_printf_i+0x1a4>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	f023 0320 	bic.w	r3, r3, #32
 8006cfa:	6023      	str	r3, [r4, #0]
 8006cfc:	2310      	movs	r3, #16
 8006cfe:	e7a7      	b.n	8006c50 <_printf_i+0xf8>
 8006d00:	4824      	ldr	r0, [pc, #144]	; (8006d94 <_printf_i+0x23c>)
 8006d02:	e7e4      	b.n	8006cce <_printf_i+0x176>
 8006d04:	4615      	mov	r5, r2
 8006d06:	e7bd      	b.n	8006c84 <_printf_i+0x12c>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	6826      	ldr	r6, [r4, #0]
 8006d0c:	6961      	ldr	r1, [r4, #20]
 8006d0e:	1d18      	adds	r0, r3, #4
 8006d10:	6028      	str	r0, [r5, #0]
 8006d12:	0635      	lsls	r5, r6, #24
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	d501      	bpl.n	8006d1c <_printf_i+0x1c4>
 8006d18:	6019      	str	r1, [r3, #0]
 8006d1a:	e002      	b.n	8006d22 <_printf_i+0x1ca>
 8006d1c:	0670      	lsls	r0, r6, #25
 8006d1e:	d5fb      	bpl.n	8006d18 <_printf_i+0x1c0>
 8006d20:	8019      	strh	r1, [r3, #0]
 8006d22:	2300      	movs	r3, #0
 8006d24:	6123      	str	r3, [r4, #16]
 8006d26:	4615      	mov	r5, r2
 8006d28:	e7bc      	b.n	8006ca4 <_printf_i+0x14c>
 8006d2a:	682b      	ldr	r3, [r5, #0]
 8006d2c:	1d1a      	adds	r2, r3, #4
 8006d2e:	602a      	str	r2, [r5, #0]
 8006d30:	681d      	ldr	r5, [r3, #0]
 8006d32:	6862      	ldr	r2, [r4, #4]
 8006d34:	2100      	movs	r1, #0
 8006d36:	4628      	mov	r0, r5
 8006d38:	f7f9 fa52 	bl	80001e0 <memchr>
 8006d3c:	b108      	cbz	r0, 8006d42 <_printf_i+0x1ea>
 8006d3e:	1b40      	subs	r0, r0, r5
 8006d40:	6060      	str	r0, [r4, #4]
 8006d42:	6863      	ldr	r3, [r4, #4]
 8006d44:	6123      	str	r3, [r4, #16]
 8006d46:	2300      	movs	r3, #0
 8006d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d4c:	e7aa      	b.n	8006ca4 <_printf_i+0x14c>
 8006d4e:	6923      	ldr	r3, [r4, #16]
 8006d50:	462a      	mov	r2, r5
 8006d52:	4649      	mov	r1, r9
 8006d54:	4640      	mov	r0, r8
 8006d56:	47d0      	blx	sl
 8006d58:	3001      	adds	r0, #1
 8006d5a:	d0ad      	beq.n	8006cb8 <_printf_i+0x160>
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	079b      	lsls	r3, r3, #30
 8006d60:	d413      	bmi.n	8006d8a <_printf_i+0x232>
 8006d62:	68e0      	ldr	r0, [r4, #12]
 8006d64:	9b03      	ldr	r3, [sp, #12]
 8006d66:	4298      	cmp	r0, r3
 8006d68:	bfb8      	it	lt
 8006d6a:	4618      	movlt	r0, r3
 8006d6c:	e7a6      	b.n	8006cbc <_printf_i+0x164>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	4632      	mov	r2, r6
 8006d72:	4649      	mov	r1, r9
 8006d74:	4640      	mov	r0, r8
 8006d76:	47d0      	blx	sl
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d09d      	beq.n	8006cb8 <_printf_i+0x160>
 8006d7c:	3501      	adds	r5, #1
 8006d7e:	68e3      	ldr	r3, [r4, #12]
 8006d80:	9903      	ldr	r1, [sp, #12]
 8006d82:	1a5b      	subs	r3, r3, r1
 8006d84:	42ab      	cmp	r3, r5
 8006d86:	dcf2      	bgt.n	8006d6e <_printf_i+0x216>
 8006d88:	e7eb      	b.n	8006d62 <_printf_i+0x20a>
 8006d8a:	2500      	movs	r5, #0
 8006d8c:	f104 0619 	add.w	r6, r4, #25
 8006d90:	e7f5      	b.n	8006d7e <_printf_i+0x226>
 8006d92:	bf00      	nop
 8006d94:	08006fa5 	.word	0x08006fa5
 8006d98:	08006fb6 	.word	0x08006fb6

08006d9c <memmove>:
 8006d9c:	4288      	cmp	r0, r1
 8006d9e:	b510      	push	{r4, lr}
 8006da0:	eb01 0402 	add.w	r4, r1, r2
 8006da4:	d902      	bls.n	8006dac <memmove+0x10>
 8006da6:	4284      	cmp	r4, r0
 8006da8:	4623      	mov	r3, r4
 8006daa:	d807      	bhi.n	8006dbc <memmove+0x20>
 8006dac:	1e43      	subs	r3, r0, #1
 8006dae:	42a1      	cmp	r1, r4
 8006db0:	d008      	beq.n	8006dc4 <memmove+0x28>
 8006db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006db6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006dba:	e7f8      	b.n	8006dae <memmove+0x12>
 8006dbc:	4402      	add	r2, r0
 8006dbe:	4601      	mov	r1, r0
 8006dc0:	428a      	cmp	r2, r1
 8006dc2:	d100      	bne.n	8006dc6 <memmove+0x2a>
 8006dc4:	bd10      	pop	{r4, pc}
 8006dc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006dca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006dce:	e7f7      	b.n	8006dc0 <memmove+0x24>

08006dd0 <_realloc_r>:
 8006dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	4680      	mov	r8, r0
 8006dd6:	4614      	mov	r4, r2
 8006dd8:	460e      	mov	r6, r1
 8006dda:	b921      	cbnz	r1, 8006de6 <_realloc_r+0x16>
 8006ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006de0:	4611      	mov	r1, r2
 8006de2:	f7ff bba9 	b.w	8006538 <_malloc_r>
 8006de6:	b92a      	cbnz	r2, 8006df4 <_realloc_r+0x24>
 8006de8:	f7ff fca4 	bl	8006734 <_free_r>
 8006dec:	4625      	mov	r5, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df4:	f000 f81b 	bl	8006e2e <_malloc_usable_size_r>
 8006df8:	4284      	cmp	r4, r0
 8006dfa:	4607      	mov	r7, r0
 8006dfc:	d802      	bhi.n	8006e04 <_realloc_r+0x34>
 8006dfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006e02:	d812      	bhi.n	8006e2a <_realloc_r+0x5a>
 8006e04:	4621      	mov	r1, r4
 8006e06:	4640      	mov	r0, r8
 8006e08:	f7ff fb96 	bl	8006538 <_malloc_r>
 8006e0c:	4605      	mov	r5, r0
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d0ed      	beq.n	8006dee <_realloc_r+0x1e>
 8006e12:	42bc      	cmp	r4, r7
 8006e14:	4622      	mov	r2, r4
 8006e16:	4631      	mov	r1, r6
 8006e18:	bf28      	it	cs
 8006e1a:	463a      	movcs	r2, r7
 8006e1c:	f7ff fc7c 	bl	8006718 <memcpy>
 8006e20:	4631      	mov	r1, r6
 8006e22:	4640      	mov	r0, r8
 8006e24:	f7ff fc86 	bl	8006734 <_free_r>
 8006e28:	e7e1      	b.n	8006dee <_realloc_r+0x1e>
 8006e2a:	4635      	mov	r5, r6
 8006e2c:	e7df      	b.n	8006dee <_realloc_r+0x1e>

08006e2e <_malloc_usable_size_r>:
 8006e2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e32:	1f18      	subs	r0, r3, #4
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	bfbc      	itt	lt
 8006e38:	580b      	ldrlt	r3, [r1, r0]
 8006e3a:	18c0      	addlt	r0, r0, r3
 8006e3c:	4770      	bx	lr
	...

08006e40 <_init>:
 8006e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e42:	bf00      	nop
 8006e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e46:	bc08      	pop	{r3}
 8006e48:	469e      	mov	lr, r3
 8006e4a:	4770      	bx	lr

08006e4c <_fini>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	bf00      	nop
 8006e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e52:	bc08      	pop	{r3}
 8006e54:	469e      	mov	lr, r3
 8006e56:	4770      	bx	lr
