
Blowfish_SHA256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c84  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016f4  08007e88  08007e88  00008e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800957c  0800957c  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800957c  0800957c  0000a57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009584  08009584  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009584  08009584  0000a584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009588  08009588  0000a588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800958c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200001d8  08009760  0000b1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  08009760  0000b500  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017655  00000000  00000000  0000b1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003200  00000000  00000000  00022853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000fa98  00000000  00000000  00025a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  000354f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001535  00000000  00000000  000361d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000049b3  00000000  00000000  0003770d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cc7a  00000000  00000000  0003c0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00102844  00000000  00000000  00058d3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  0015b57e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003678  00000000  00000000  0015b644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0015ecbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08007e6c 	.word	0x08007e6c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08007e6c 	.word	0x08007e6c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <Blowfish_Encrypt>:

   return y;
}


void Blowfish_Encrypt(BLOWFISH_CTX *ctx, uint32_t *xl, uint32_t *xr){
 8000f44:	b530      	push	{r4, r5, lr}
  uint32_t  Xl;
  uint32_t  Xr;
  uint32_t  temp;
  int16_t   i;

  Xl = *xl;
 8000f46:	680b      	ldr	r3, [r1, #0]
  Xr = *xr;

  for (i = 0; i < N; ++i) {
    Xl = Xl ^ ctx->P[i];
 8000f48:	6804      	ldr	r4, [r0, #0]
 8000f4a:	4063      	eors	r3, r4
   x >>= 8;
 8000f4c:	ea4f 6c13 	mov.w	ip, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f50:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000f54:	f10c 0c12 	add.w	ip, ip, #18
 8000f58:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000f5c:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f60:	f3c3 2c07 	ubfx	ip, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f64:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f68:	f20c 2c12 	addw	ip, ip, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f6c:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000f6e:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y + ctx->S[3][d];
 8000f72:	fa5f fc83 	uxtb.w	ip, r3
 8000f76:	f20c 3c12 	addw	ip, ip, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000f7a:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000f7c:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
    Xl = Xl ^ ctx->P[i];
 8000f80:	f8d2 c000 	ldr.w	ip, [r2]
   y = y + ctx->S[3][d];
 8000f84:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000f86:	6845      	ldr	r5, [r0, #4]
 8000f88:	ea8c 0c05 	eor.w	ip, ip, r5
 8000f8c:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f90:	6884      	ldr	r4, [r0, #8]
   x >>= 8;
 8000f92:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000f96:	405c      	eors	r4, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f98:	f3cc 4307 	ubfx	r3, ip, #16, #8
 8000f9c:	f10e 0e12 	add.w	lr, lr, #18
 8000fa0:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000fa4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fa8:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fac:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fb0:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fb4:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8000fb6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000fba:	fa5f fe8c 	uxtb.w	lr, ip
 8000fbe:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000fc2:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8000fc4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000fc8:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 8000fca:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fcc:	68c4      	ldr	r4, [r0, #12]
   x >>= 8;
 8000fce:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000fd2:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fd6:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000fda:	f10e 0e12 	add.w	lr, lr, #18
 8000fde:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000fe2:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fe6:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fea:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fee:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ff2:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000ff4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000ff8:	fa5f fe83 	uxtb.w	lr, r3
 8000ffc:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001000:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001002:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001006:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001008:	ea84 0c0c 	eor.w	ip, r4, ip
   y = ctx->S[0][a] + ctx->S[1][b];
 800100c:	6904      	ldr	r4, [r0, #16]
   x >>= 8;
 800100e:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8001012:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001014:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8001018:	f10e 0e12 	add.w	lr, lr, #18
 800101c:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001020:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001024:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001028:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800102c:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001030:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001032:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001036:	fa5f fe8c 	uxtb.w	lr, ip
 800103a:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800103e:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001040:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001044:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001046:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001048:	6944      	ldr	r4, [r0, #20]
   x >>= 8;
 800104a:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800104e:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001052:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001056:	f10e 0e12 	add.w	lr, lr, #18
 800105a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800105e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001062:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001066:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800106a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800106e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001070:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001074:	fa5f fe83 	uxtb.w	lr, r3
 8001078:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800107c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800107e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001082:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001084:	ea8c 0c04 	eor.w	ip, ip, r4
   x >>= 8;
 8001088:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800108c:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8001090:	f10e 0e12 	add.w	lr, lr, #18
 8001094:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001098:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800109c:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80010a0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80010a4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80010a8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80010aa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80010ae:	fa5f fe8c 	uxtb.w	lr, ip
 80010b2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80010b6:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80010b8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80010bc:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80010be:	6985      	ldr	r5, [r0, #24]
 80010c0:	406b      	eors	r3, r5
 80010c2:	ea83 0e04 	eor.w	lr, r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80010c6:	69c3      	ldr	r3, [r0, #28]
 80010c8:	ea8c 0c03 	eor.w	ip, ip, r3
 80010cc:	f3ce 4307 	ubfx	r3, lr, #16, #8
 80010d0:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80010d4:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   x >>= 8;
 80010d8:	ea4f 631e 	mov.w	r3, lr, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80010dc:	3312      	adds	r3, #18
 80010de:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80010e2:	441c      	add	r4, r3
   y = y ^ ctx->S[2][c];
 80010e4:	f3ce 2307 	ubfx	r3, lr, #8, #8
 80010e8:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80010ec:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80010f0:	405c      	eors	r4, r3
   y = y + ctx->S[3][d];
 80010f2:	fa5f f38e 	uxtb.w	r3, lr
 80010f6:	f203 3312 	addw	r3, r3, #786	@ 0x312
 80010fa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80010fe:	441c      	add	r4, r3
    Xl = Xl ^ ctx->P[i];
 8001100:	ea8c 0304 	eor.w	r3, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001104:	6a04      	ldr	r4, [r0, #32]
 8001106:	ea8e 0c04 	eor.w	ip, lr, r4
   x >>= 8;
 800110a:	ea4f 6e13 	mov.w	lr, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800110e:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001112:	f10e 0e12 	add.w	lr, lr, #18
 8001116:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800111a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800111e:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001122:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8001126:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800112a:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 800112c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001130:	fa5f fe83 	uxtb.w	lr, r3
 8001134:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001138:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800113a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800113e:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001140:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001144:	6a44      	ldr	r4, [r0, #36]	@ 0x24
   x >>= 8;
 8001146:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800114a:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800114c:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8001150:	f10e 0e12 	add.w	lr, lr, #18
 8001154:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001158:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800115c:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001160:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8001164:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001168:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 800116a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800116e:	fa5f fe8c 	uxtb.w	lr, ip
 8001172:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001176:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001178:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800117c:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800117e:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001180:	6a84      	ldr	r4, [r0, #40]	@ 0x28
   x >>= 8;
 8001182:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8001186:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800118a:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800118e:	f10e 0e12 	add.w	lr, lr, #18
 8001192:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001196:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800119a:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800119e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80011a2:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80011a6:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80011a8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80011ac:	fa5f fe83 	uxtb.w	lr, r3
 80011b0:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80011b4:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80011b6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80011ba:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80011bc:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80011c0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
   x >>= 8;
 80011c2:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 80011c6:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80011c8:	f3cc 4407 	ubfx	r4, ip, #16, #8
 80011cc:	f10e 0e12 	add.w	lr, lr, #18
 80011d0:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80011d4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80011d8:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80011dc:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80011e0:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80011e4:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80011e6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80011ea:	fa5f fe8c 	uxtb.w	lr, ip
 80011ee:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80011f2:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80011f4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80011f8:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80011fa:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80011fc:	6b04      	ldr	r4, [r0, #48]	@ 0x30
   x >>= 8;
 80011fe:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8001202:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001206:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800120a:	f10e 0e12 	add.w	lr, lr, #18
 800120e:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001212:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001216:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800121a:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800121e:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001222:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001224:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001228:	fa5f fe83 	uxtb.w	lr, r3
 800122c:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001230:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001232:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001236:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001238:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800123c:	f3cc 4407 	ubfx	r4, ip, #16, #8
   x >>= 8;
 8001240:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001244:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001248:	f10e 0e12 	add.w	lr, lr, #18
 800124c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001250:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001254:	eb04 0e05 	add.w	lr, r4, r5
   y = y ^ ctx->S[2][c];
 8001258:	f3cc 2407 	ubfx	r4, ip, #8, #8
 800125c:	f204 2412 	addw	r4, r4, #530	@ 0x212
 8001260:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001264:	ea8e 0e04 	eor.w	lr, lr, r4
   y = y + ctx->S[3][d];
 8001268:	fa5f f48c 	uxtb.w	r4, ip
 800126c:	f204 3412 	addw	r4, r4, #786	@ 0x312
 8001270:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001274:	44a6      	add	lr, r4
    Xl = Xl ^ ctx->P[i];
 8001276:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8001278:	4063      	eors	r3, r4
 800127a:	ea83 040e 	eor.w	r4, r3, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 800127e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
   x >>= 8;
 8001280:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 8001284:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001288:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800128c:	f10e 0e12 	add.w	lr, lr, #18
 8001290:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001294:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001298:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800129c:	eb03 0e05 	add.w	lr, r3, r5
   y = y ^ ctx->S[2][c];
 80012a0:	f3c4 2307 	ubfx	r3, r4, #8, #8
 80012a4:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80012a8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80012ac:	ea8e 0e03 	eor.w	lr, lr, r3
   y = y + ctx->S[3][d];
 80012b0:	b2e3      	uxtb	r3, r4
 80012b2:	f203 3312 	addw	r3, r3, #786	@ 0x312
 80012b6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80012ba:	449e      	add	lr, r3
    Xl = Xl ^ ctx->P[i];
 80012bc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80012be:	ea8c 0c0e 	eor.w	ip, ip, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 80012c2:	405c      	eors	r4, r3
   x >>= 8;
 80012c4:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80012c8:	f3cc 4307 	ubfx	r3, ip, #16, #8
 80012cc:	f10e 0e12 	add.w	lr, lr, #18
 80012d0:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80012d4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80012d8:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80012dc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 80012e0:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80012e4:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 80012e6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80012ea:	fa5f fe8c 	uxtb.w	lr, ip
 80012ee:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80012f2:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 80012f4:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80012f8:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 80012fa:	405c      	eors	r4, r3

  temp = Xl;
  Xl = Xr;
  Xr = temp;

  Xr = Xr ^ ctx->P[N];
 80012fc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
   x >>= 8;
 80012fe:	ea4f 6e14 	mov.w	lr, r4, lsr #24
  Xr = Xr ^ ctx->P[N];
 8001302:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001306:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800130a:	f10e 0e12 	add.w	lr, lr, #18
 800130e:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001312:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001316:	f3c4 2e07 	ubfx	lr, r4, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800131a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 800131e:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001322:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8001324:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001328:	fa5f fe84 	uxtb.w	lr, r4
 800132c:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001330:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8001332:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
  Xl = Xl ^ ctx->P[N + 1];
 8001336:	6c40      	ldr	r0, [r0, #68]	@ 0x44
   y = y + ctx->S[3][d];
 8001338:	442b      	add	r3, r5
  Xl = Xl ^ ctx->P[N + 1];
 800133a:	4060      	eors	r0, r4
  Xr = Xr ^ ctx->P[N];
 800133c:	ea83 030c 	eor.w	r3, r3, ip

  *xl = Xl;
 8001340:	6008      	str	r0, [r1, #0]
  *xr = Xr;
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bd30      	pop	{r4, r5, pc}
 8001346:	bf00      	nop

08001348 <Blowfish_Decrypt>:


void Blowfish_Decrypt(BLOWFISH_CTX *ctx, uint32_t *xl, uint32_t *xr){
 8001348:	b530      	push	{r4, r5, lr}
  uint32_t  Xl;
  uint32_t  Xr;
  uint32_t  temp;
  int16_t   i;

  Xl = *xl;
 800134a:	680b      	ldr	r3, [r1, #0]
  Xr = *xr;

  for (i = N + 1; i > 1; --i) {
    Xl = Xl ^ ctx->P[i];
 800134c:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800134e:	4063      	eors	r3, r4
   x >>= 8;
 8001350:	ea4f 6c13 	mov.w	ip, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001354:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001358:	f10c 0c12 	add.w	ip, ip, #18
 800135c:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001360:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 8001364:	f3c3 2c07 	ubfx	ip, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001368:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800136c:	f20c 2c12 	addw	ip, ip, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001370:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001372:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y + ctx->S[3][d];
 8001376:	fa5f fc83 	uxtb.w	ip, r3
 800137a:	f20c 3c12 	addw	ip, ip, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800137e:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001380:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
    Xl = Xl ^ ctx->P[i];
 8001384:	f8d2 c000 	ldr.w	ip, [r2]
   y = y + ctx->S[3][d];
 8001388:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800138a:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800138c:	ea8c 0c05 	eor.w	ip, ip, r5
 8001390:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001394:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
   x >>= 8;
 8001396:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800139a:	405c      	eors	r4, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800139c:	f3cc 4307 	ubfx	r3, ip, #16, #8
 80013a0:	f10e 0e12 	add.w	lr, lr, #18
 80013a4:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80013a8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80013ac:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80013b0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 80013b4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80013b8:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 80013ba:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80013be:	fa5f fe8c 	uxtb.w	lr, ip
 80013c2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80013c6:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 80013c8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80013cc:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 80013ce:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80013d0:	6b84      	ldr	r4, [r0, #56]	@ 0x38
   x >>= 8;
 80013d2:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 80013d6:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80013da:	f3c3 4407 	ubfx	r4, r3, #16, #8
 80013de:	f10e 0e12 	add.w	lr, lr, #18
 80013e2:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80013e6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80013ea:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80013ee:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80013f2:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80013f6:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80013f8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80013fc:	fa5f fe83 	uxtb.w	lr, r3
 8001400:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001404:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001406:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800140a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800140c:	ea84 0c0c 	eor.w	ip, r4, ip
   y = ctx->S[0][a] + ctx->S[1][b];
 8001410:	6b44      	ldr	r4, [r0, #52]	@ 0x34
   x >>= 8;
 8001412:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8001416:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001418:	f3cc 4407 	ubfx	r4, ip, #16, #8
 800141c:	f10e 0e12 	add.w	lr, lr, #18
 8001420:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001424:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001428:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800142c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8001430:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001434:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001436:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800143a:	fa5f fe8c 	uxtb.w	lr, ip
 800143e:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001442:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001444:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001448:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800144a:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800144c:	6b04      	ldr	r4, [r0, #48]	@ 0x30
   x >>= 8;
 800144e:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8001452:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001456:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800145a:	f10e 0e12 	add.w	lr, lr, #18
 800145e:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001462:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001466:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800146a:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800146e:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001472:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001474:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001478:	fa5f fe83 	uxtb.w	lr, r3
 800147c:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001480:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001482:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001486:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001488:	ea8c 0c04 	eor.w	ip, ip, r4
   x >>= 8;
 800148c:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001490:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8001494:	f10e 0e12 	add.w	lr, lr, #18
 8001498:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800149c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80014a0:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80014a4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80014a8:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80014ac:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80014ae:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80014b2:	fa5f fe8c 	uxtb.w	lr, ip
 80014b6:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80014ba:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80014bc:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80014c0:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80014c2:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
 80014c4:	406b      	eors	r3, r5
 80014c6:	ea83 0e04 	eor.w	lr, r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80014ca:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80014cc:	ea8c 0c03 	eor.w	ip, ip, r3
 80014d0:	f3ce 4307 	ubfx	r3, lr, #16, #8
 80014d4:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80014d8:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   x >>= 8;
 80014dc:	ea4f 631e 	mov.w	r3, lr, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80014e0:	3312      	adds	r3, #18
 80014e2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014e6:	441c      	add	r4, r3
   y = y ^ ctx->S[2][c];
 80014e8:	f3ce 2307 	ubfx	r3, lr, #8, #8
 80014ec:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80014f0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014f4:	405c      	eors	r4, r3
   y = y + ctx->S[3][d];
 80014f6:	fa5f f38e 	uxtb.w	r3, lr
 80014fa:	f203 3312 	addw	r3, r3, #786	@ 0x312
 80014fe:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001502:	441c      	add	r4, r3
    Xl = Xl ^ ctx->P[i];
 8001504:	ea8c 0304 	eor.w	r3, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001508:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 800150a:	ea8e 0c04 	eor.w	ip, lr, r4
   x >>= 8;
 800150e:	ea4f 6e13 	mov.w	lr, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001512:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001516:	f10e 0e12 	add.w	lr, lr, #18
 800151a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800151e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001522:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001526:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800152a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800152e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001530:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001534:	fa5f fe83 	uxtb.w	lr, r3
 8001538:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800153c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800153e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001542:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001544:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001548:	6a04      	ldr	r4, [r0, #32]
   x >>= 8;
 800154a:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800154e:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001550:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8001554:	f10e 0e12 	add.w	lr, lr, #18
 8001558:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800155c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8001560:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001564:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8001568:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800156c:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 800156e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8001572:	fa5f fe8c 	uxtb.w	lr, ip
 8001576:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800157a:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800157c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001580:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8001582:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001584:	69c4      	ldr	r4, [r0, #28]
   x >>= 8;
 8001586:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800158a:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800158e:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001592:	f10e 0e12 	add.w	lr, lr, #18
 8001596:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800159a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800159e:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80015a2:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80015a6:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80015aa:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80015ac:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80015b0:	fa5f fe83 	uxtb.w	lr, r3
 80015b4:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80015b8:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80015ba:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80015be:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80015c0:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80015c4:	6984      	ldr	r4, [r0, #24]
   x >>= 8;
 80015c6:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 80015ca:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80015cc:	f3cc 4407 	ubfx	r4, ip, #16, #8
 80015d0:	f10e 0e12 	add.w	lr, lr, #18
 80015d4:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80015d8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80015dc:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80015e0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80015e4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80015e8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80015ea:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80015ee:	fa5f fe8c 	uxtb.w	lr, ip
 80015f2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80015f6:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80015f8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80015fc:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80015fe:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001600:	6944      	ldr	r4, [r0, #20]
   x >>= 8;
 8001602:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8001606:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800160a:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800160e:	f10e 0e12 	add.w	lr, lr, #18
 8001612:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8001616:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800161a:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800161e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8001622:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001626:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8001628:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800162c:	fa5f fe83 	uxtb.w	lr, r3
 8001630:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001634:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8001636:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800163a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800163c:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8001640:	f3cc 4407 	ubfx	r4, ip, #16, #8
   x >>= 8;
 8001644:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001648:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800164c:	f10e 0e12 	add.w	lr, lr, #18
 8001650:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001654:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8001658:	eb04 0e05 	add.w	lr, r4, r5
   y = y ^ ctx->S[2][c];
 800165c:	f3cc 2407 	ubfx	r4, ip, #8, #8
 8001660:	f204 2412 	addw	r4, r4, #530	@ 0x212
 8001664:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001668:	ea8e 0e04 	eor.w	lr, lr, r4
   y = y + ctx->S[3][d];
 800166c:	fa5f f48c 	uxtb.w	r4, ip
 8001670:	f204 3412 	addw	r4, r4, #786	@ 0x312
 8001674:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8001678:	44a6      	add	lr, r4
    Xl = Xl ^ ctx->P[i];
 800167a:	6904      	ldr	r4, [r0, #16]
 800167c:	4063      	eors	r3, r4
 800167e:	ea83 040e 	eor.w	r4, r3, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 8001682:	68c3      	ldr	r3, [r0, #12]
   x >>= 8;
 8001684:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 8001688:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800168c:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8001690:	f10e 0e12 	add.w	lr, lr, #18
 8001694:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001698:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800169c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80016a0:	eb03 0e05 	add.w	lr, r3, r5
   y = y ^ ctx->S[2][c];
 80016a4:	f3c4 2307 	ubfx	r3, r4, #8, #8
 80016a8:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80016ac:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80016b0:	ea8e 0e03 	eor.w	lr, lr, r3
   y = y + ctx->S[3][d];
 80016b4:	b2e3      	uxtb	r3, r4
 80016b6:	f203 3312 	addw	r3, r3, #786	@ 0x312
 80016ba:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80016be:	449e      	add	lr, r3
    Xl = Xl ^ ctx->P[i];
 80016c0:	6883      	ldr	r3, [r0, #8]
 80016c2:	ea8c 0c0e 	eor.w	ip, ip, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 80016c6:	405c      	eors	r4, r3
   x >>= 8;
 80016c8:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80016cc:	f3cc 4307 	ubfx	r3, ip, #16, #8
 80016d0:	f10e 0e12 	add.w	lr, lr, #18
 80016d4:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80016d8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80016dc:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80016e0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 80016e4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80016e8:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 80016ea:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80016ee:	fa5f fe8c 	uxtb.w	lr, ip
 80016f2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80016f6:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 80016f8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80016fc:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 80016fe:	405c      	eors	r4, r3
  /* Exchange Xl and Xr */
  temp = Xl;
  Xl = Xr;
  Xr = temp;

  Xr = Xr ^ ctx->P[1];
 8001700:	6843      	ldr	r3, [r0, #4]
   x >>= 8;
 8001702:	ea4f 6e14 	mov.w	lr, r4, lsr #24
  Xr = Xr ^ ctx->P[1];
 8001706:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800170a:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800170e:	f10e 0e12 	add.w	lr, lr, #18
 8001712:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001716:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800171a:	f3c4 2e07 	ubfx	lr, r4, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800171e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8001722:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8001726:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8001728:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800172c:	fa5f fe84 	uxtb.w	lr, r4
 8001730:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001734:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8001736:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
  Xl = Xl ^ ctx->P[0];
 800173a:	6800      	ldr	r0, [r0, #0]
   y = y + ctx->S[3][d];
 800173c:	442b      	add	r3, r5
  Xl = Xl ^ ctx->P[0];
 800173e:	4060      	eors	r0, r4
  Xr = Xr ^ ctx->P[1];
 8001740:	ea83 030c 	eor.w	r3, r3, ip

  *xl = Xl;
 8001744:	6008      	str	r0, [r1, #0]
  *xr = Xr;
 8001746:	6013      	str	r3, [r2, #0]
}
 8001748:	bd30      	pop	{r4, r5, pc}
 800174a:	bf00      	nop

0800174c <Blowfish_Init>:


void Blowfish_Init(BLOWFISH_CTX *ctx, uint8_t *key, int32_t keyLen) {
 800174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001750:	4604      	mov	r4, r0
 8001752:	b08f      	sub	sp, #60	@ 0x3c
 8001754:	460e      	mov	r6, r1
 8001756:	4615      	mov	r5, r2
  int32_t i, j, k;
  uint32_t data, datal, datar;

  for (i = 0; i < 4; i++) {
    for (j = 0; j < 256; j++)
      ctx->S[i][j] = ORIG_S[i][j];
 8001758:	4920      	ldr	r1, [pc, #128]	@ (80017dc <Blowfish_Init+0x90>)
 800175a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800175e:	3048      	adds	r0, #72	@ 0x48
 8001760:	f004 fbeb 	bl	8005f3a <memcpy>
 8001764:	491e      	ldr	r1, [pc, #120]	@ (80017e0 <Blowfish_Init+0x94>)
 8001766:	1f20      	subs	r0, r4, #4
  }

  j = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	f101 0748 	add.w	r7, r1, #72	@ 0x48
 800176e:	e01e      	b.n	80017ae <Blowfish_Init+0x62>
  for (i = 0; i < N + 2; ++i) {
    data = 0x00000000;
    for (k = 0; k < 4; ++k) {
      data = (data << 8) | key[j];
 8001770:	4432      	add	r2, r6
      j = j + 1;
 8001772:	3302      	adds	r3, #2
      data = (data << 8) | key[j];
 8001774:	7812      	ldrb	r2, [r2, #0]
      if (j >= keyLen)
 8001776:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 8001778:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
      if (j >= keyLen)
 800177c:	dd23      	ble.n	80017c6 <Blowfish_Init+0x7a>
      data = (data << 8) | key[j];
 800177e:	f816 c003 	ldrb.w	ip, [r6, r3]
      j = j + 1;
 8001782:	3301      	adds	r3, #1
      if (j >= keyLen)
 8001784:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 8001786:	ea4c 2202 	orr.w	r2, ip, r2, lsl #8
      if (j >= keyLen)
 800178a:	dc22      	bgt.n	80017d2 <Blowfish_Init+0x86>
 800178c:	46b4      	mov	ip, r6
 800178e:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 8001790:	f89c c000 	ldrb.w	ip, [ip]
        j = 0;
 8001794:	429d      	cmp	r5, r3
 8001796:	bfd8      	it	le
 8001798:	2300      	movle	r3, #0
      data = (data << 8) | key[j];
 800179a:	ea4c 2202 	orr.w	r2, ip, r2, lsl #8
    }
    ctx->P[i] = ORIG_P[i] ^ data;
 800179e:	f851 cf04 	ldr.w	ip, [r1, #4]!
 80017a2:	ea8c 0202 	eor.w	r2, ip, r2
  for (i = 0; i < N + 2; ++i) {
 80017a6:	428f      	cmp	r7, r1
    ctx->P[i] = ORIG_P[i] ^ data;
 80017a8:	f840 2f04 	str.w	r2, [r0, #4]!
  for (i = 0; i < N + 2; ++i) {
 80017ac:	d025      	beq.n	80017fa <Blowfish_Init+0xae>
      j = j + 1;
 80017ae:	1c5a      	adds	r2, r3, #1
      data = (data << 8) | key[j];
 80017b0:	f816 c003 	ldrb.w	ip, [r6, r3]
      if (j >= keyLen)
 80017b4:	4295      	cmp	r5, r2
 80017b6:	dcdb      	bgt.n	8001770 <Blowfish_Init+0x24>
 80017b8:	4632      	mov	r2, r6
 80017ba:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 80017bc:	7812      	ldrb	r2, [r2, #0]
      if (j >= keyLen)
 80017be:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 80017c0:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
      if (j >= keyLen)
 80017c4:	dcdb      	bgt.n	800177e <Blowfish_Init+0x32>
      data = (data << 8) | key[j];
 80017c6:	7833      	ldrb	r3, [r6, #0]
      if (j >= keyLen)
 80017c8:	2d01      	cmp	r5, #1
      data = (data << 8) | key[j];
 80017ca:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
      if (j >= keyLen)
 80017ce:	dd09      	ble.n	80017e4 <Blowfish_Init+0x98>
 80017d0:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 80017d2:	eb06 0c03 	add.w	ip, r6, r3
      j = j + 1;
 80017d6:	3301      	adds	r3, #1
 80017d8:	e7da      	b.n	8001790 <Blowfish_Init+0x44>
 80017da:	bf00      	nop
 80017dc:	08007e88 	.word	0x08007e88
 80017e0:	08008e84 	.word	0x08008e84
    ctx->P[i] = ORIG_P[i] ^ data;
 80017e4:	f851 cf04 	ldr.w	ip, [r1, #4]!
      data = (data << 8) | key[j];
 80017e8:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
        j = 0;
 80017ec:	2300      	movs	r3, #0
    ctx->P[i] = ORIG_P[i] ^ data;
 80017ee:	ea8c 0202 	eor.w	r2, ip, r2
  for (i = 0; i < N + 2; ++i) {
 80017f2:	428f      	cmp	r7, r1
    ctx->P[i] = ORIG_P[i] ^ data;
 80017f4:	f840 2f04 	str.w	r2, [r0, #4]!
  for (i = 0; i < N + 2; ++i) {
 80017f8:	d1d9      	bne.n	80017ae <Blowfish_Init+0x62>
  }

  datal = 0x00000000;
  datar = 0x00000000;
 80017fa:	2200      	movs	r2, #0
 80017fc:	f104 0e04 	add.w	lr, r4, #4
  datal = 0x00000000;
 8001800:	4611      	mov	r1, r2

  for (i = 0; i < N + 2; i += 2) {
 8001802:	4694      	mov	ip, r2
    Xl = Xl ^ ctx->P[i];
 8001804:	6963      	ldr	r3, [r4, #20]
 8001806:	e9d4 5700 	ldrd	r5, r7, [r4]
 800180a:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 800180e:	ea81 0805 	eor.w	r8, r1, r5
   x >>= 8;
 8001812:	ea4f 6a18 	mov.w	sl, r8, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001816:	f3c8 4b07 	ubfx	fp, r8, #16, #8
 800181a:	ea88 0900 	eor.w	r9, r8, r0
 800181e:	f10a 0a12 	add.w	sl, sl, #18
 8001822:	f50b 7089 	add.w	r0, fp, #274	@ 0x112
 8001826:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
   y = y ^ ctx->S[2][c];
 800182a:	f3c8 2a07 	ubfx	sl, r8, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800182e:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y + ctx->S[3][d];
 8001832:	fa5f f888 	uxtb.w	r8, r8
   y = y ^ ctx->S[2][c];
 8001836:	f20a 2a12 	addw	sl, sl, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800183a:	4408      	add	r0, r1
   y = y + ctx->S[3][d];
 800183c:	f208 3812 	addw	r8, r8, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8001840:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
   y = y + ctx->S[3][d];
 8001844:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = y ^ ctx->S[2][c];
 8001848:	4068      	eors	r0, r5
   y = y + ctx->S[3][d];
 800184a:	4408      	add	r0, r1
 800184c:	4078      	eors	r0, r7
    Xl = Xl ^ ctx->P[i];
 800184e:	4042      	eors	r2, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8001850:	f3c2 4007 	ubfx	r0, r2, #16, #8
   x >>= 8;
 8001854:	ea4f 6a12 	mov.w	sl, r2, lsr #24
   y = y ^ ctx->S[2][c];
 8001858:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 800185c:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 800185e:	f10a 0a12 	add.w	sl, sl, #18
 8001862:	f500 7089 	add.w	r0, r0, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 8001866:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 800186a:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800186e:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 8001872:	4072      	eors	r2, r6
 8001874:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 8001878:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800187c:	4428      	add	r0, r5
   y = y + ctx->S[3][d];
 800187e:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001882:	4048      	eors	r0, r1
   y = y + ctx->S[3][d];
 8001884:	4438      	add	r0, r7
    Xl = Xl ^ ctx->P[i];
 8001886:	ea89 0000 	eor.w	r0, r9, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 800188a:	f3c0 4607 	ubfx	r6, r0, #16, #8
   x >>= 8;
 800188e:	ea4f 6910 	mov.w	r9, r0, lsr #24
   y = y ^ ctx->S[2][c];
 8001892:	f3c0 2807 	ubfx	r8, r0, #8, #8
   y = y + ctx->S[3][d];
 8001896:	b2c7      	uxtb	r7, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8001898:	f109 0912 	add.w	r9, r9, #18
 800189c:	f506 7689 	add.w	r6, r6, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 80018a0:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 80018a4:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80018a8:	f854 1029 	ldr.w	r1, [r4, r9, lsl #2]
 80018ac:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 80018b0:	f854 5028 	ldr.w	r5, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80018b4:	440e      	add	r6, r1
   y = y + ctx->S[3][d];
 80018b6:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 80018ba:	6921      	ldr	r1, [r4, #16]
   y = y ^ ctx->S[2][c];
 80018bc:	4075      	eors	r5, r6
   y = y + ctx->S[3][d];
 80018be:	4048      	eors	r0, r1
 80018c0:	443d      	add	r5, r7
    Xl = Xl ^ ctx->P[i];
 80018c2:	4055      	eors	r5, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80018c4:	f3c5 4207 	ubfx	r2, r5, #16, #8
   x >>= 8;
 80018c8:	ea4f 6815 	mov.w	r8, r5, lsr #24
   y = y ^ ctx->S[2][c];
 80018cc:	f3c5 2707 	ubfx	r7, r5, #8, #8
   y = y + ctx->S[3][d];
 80018d0:	b2ee      	uxtb	r6, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 80018d2:	f108 0812 	add.w	r8, r8, #18
 80018d6:	f502 7289 	add.w	r2, r2, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 80018da:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 80018de:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80018e2:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 80018e6:	406b      	eors	r3, r5
 80018e8:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   y = y ^ ctx->S[2][c];
 80018ec:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80018f0:	440a      	add	r2, r1
   y = y + ctx->S[3][d];
 80018f2:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 80018f6:	407a      	eors	r2, r7
   y = y + ctx->S[3][d];
 80018f8:	4432      	add	r2, r6
    Xl = Xl ^ ctx->P[i];
 80018fa:	4042      	eors	r2, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 80018fc:	f3c2 4007 	ubfx	r0, r2, #16, #8
   x >>= 8;
 8001900:	0e17      	lsrs	r7, r2, #24
   y = y ^ ctx->S[2][c];
 8001902:	f3c2 2607 	ubfx	r6, r2, #8, #8
   y = y + ctx->S[3][d];
 8001906:	b2d5      	uxtb	r5, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001908:	f500 7089 	add.w	r0, r0, #274	@ 0x112
 800190c:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 800190e:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001912:	f205 3512 	addw	r5, r5, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001916:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 800191a:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 800191e:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001922:	4438      	add	r0, r7
   y = y + ctx->S[3][d];
 8001924:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8001928:	69a6      	ldr	r6, [r4, #24]
   y = y ^ ctx->S[2][c];
 800192a:	4041      	eors	r1, r0
   y = y + ctx->S[3][d];
 800192c:	4072      	eors	r2, r6
 800192e:	4429      	add	r1, r5
    Xl = Xl ^ ctx->P[i];
 8001930:	404b      	eors	r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001932:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001936:	0e1e      	lsrs	r6, r3, #24
   y = y ^ ctx->S[2][c];
 8001938:	f3c3 2507 	ubfx	r5, r3, #8, #8
   y = y + ctx->S[3][d];
 800193c:	b2d8      	uxtb	r0, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800193e:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001942:	3612      	adds	r6, #18
   y = y ^ ctx->S[2][c];
 8001944:	f205 2512 	addw	r5, r5, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001948:	f200 3012 	addw	r0, r0, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800194c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001950:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 8001954:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001958:	4431      	add	r1, r6
   y = y + ctx->S[3][d];
 800195a:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 800195e:	4069      	eors	r1, r5
   y = y + ctx->S[3][d];
 8001960:	4401      	add	r1, r0
    Xl = Xl ^ ctx->P[i];
 8001962:	404a      	eors	r2, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001964:	f3c2 4607 	ubfx	r6, r2, #16, #8
   x >>= 8;
 8001968:	0e15      	lsrs	r5, r2, #24
   y = y ^ ctx->S[2][c];
 800196a:	f3c2 2007 	ubfx	r0, r2, #8, #8
   y = y + ctx->S[3][d];
 800196e:	b2d1      	uxtb	r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001970:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 8001974:	3512      	adds	r5, #18
   y = y ^ ctx->S[2][c];
 8001976:	f200 2012 	addw	r0, r0, #530	@ 0x212
   y = y + ctx->S[3][d];
 800197a:	f201 3112 	addw	r1, r1, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800197e:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
 8001982:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = y ^ ctx->S[2][c];
 8001986:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800198a:	442f      	add	r7, r5
   y = y + ctx->S[3][d];
 800198c:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001990:	e9d4 0507 	ldrd	r0, r5, [r4, #28]
   y = y ^ ctx->S[2][c];
 8001994:	4077      	eors	r7, r6
   y = y + ctx->S[3][d];
 8001996:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001998:	4043      	eors	r3, r0
 800199a:	406a      	eors	r2, r5
 800199c:	440f      	add	r7, r1
    Xl = Xl ^ ctx->P[i];
 800199e:	407b      	eors	r3, r7
   y = ctx->S[0][a] + ctx->S[1][b];
 80019a0:	f3c3 4707 	ubfx	r7, r3, #16, #8
   x >>= 8;
 80019a4:	ea4f 6a13 	mov.w	sl, r3, lsr #24
   y = y ^ ctx->S[2][c];
 80019a8:	f3c3 2907 	ubfx	r9, r3, #8, #8
   y = y + ctx->S[3][d];
 80019ac:	fa5f f883 	uxtb.w	r8, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80019b0:	f507 7789 	add.w	r7, r7, #274	@ 0x112
 80019b4:	f10a 0a12 	add.w	sl, sl, #18
   y = y ^ ctx->S[2][c];
 80019b8:	f209 2912 	addw	r9, r9, #530	@ 0x212
   y = y + ctx->S[3][d];
 80019bc:	f208 3812 	addw	r8, r8, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80019c0:	f854 002a 	ldr.w	r0, [r4, sl, lsl #2]
 80019c4:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 80019c8:	f854 5029 	ldr.w	r5, [r4, r9, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80019cc:	4407      	add	r7, r0
   y = y + ctx->S[3][d];
 80019ce:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 80019d2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
   y = y ^ ctx->S[2][c];
 80019d4:	407d      	eors	r5, r7
   y = y + ctx->S[3][d];
 80019d6:	4043      	eors	r3, r0
 80019d8:	440d      	add	r5, r1
    Xl = Xl ^ ctx->P[i];
 80019da:	406a      	eors	r2, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 80019dc:	f3c2 4507 	ubfx	r5, r2, #16, #8
   x >>= 8;
 80019e0:	ea4f 6912 	mov.w	r9, r2, lsr #24
   y = y ^ ctx->S[2][c];
 80019e4:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 80019e8:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80019ea:	f109 0912 	add.w	r9, r9, #18
 80019ee:	f505 7589 	add.w	r5, r5, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 80019f2:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 80019f6:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80019fa:	f854 0029 	ldr.w	r0, [r4, r9, lsl #2]
 80019fe:	4072      	eors	r2, r6
 8001a00:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = y ^ ctx->S[2][c];
 8001a04:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a08:	4405      	add	r5, r0
   y = y + ctx->S[3][d];
 8001a0a:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001a0e:	404d      	eors	r5, r1
   y = y + ctx->S[3][d];
 8001a10:	443d      	add	r5, r7
    Xl = Xl ^ ctx->P[i];
 8001a12:	405d      	eors	r5, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a14:	f3c5 4307 	ubfx	r3, r5, #16, #8
   x >>= 8;
 8001a18:	ea4f 6815 	mov.w	r8, r5, lsr #24
   y = y ^ ctx->S[2][c];
 8001a1c:	f3c5 2707 	ubfx	r7, r5, #8, #8
   y = y + ctx->S[3][d];
 8001a20:	b2ee      	uxtb	r6, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a22:	f108 0812 	add.w	r8, r8, #18
 8001a26:	f503 7389 	add.w	r3, r3, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 8001a2a:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001a2e:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a32:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 8001a36:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8001a3a:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a3e:	440b      	add	r3, r1
   y = y + ctx->S[3][d];
 8001a40:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001a44:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
   y = y ^ ctx->S[2][c];
 8001a46:	407b      	eors	r3, r7
   y = y + ctx->S[3][d];
 8001a48:	404d      	eors	r5, r1
 8001a4a:	4433      	add	r3, r6
    Xl = Xl ^ ctx->P[i];
 8001a4c:	4053      	eors	r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a4e:	f3c3 4007 	ubfx	r0, r3, #16, #8
   x >>= 8;
 8001a52:	0e1f      	lsrs	r7, r3, #24
   y = y ^ ctx->S[2][c];
 8001a54:	f3c3 2607 	ubfx	r6, r3, #8, #8
   y = y + ctx->S[3][d];
 8001a58:	b2da      	uxtb	r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a5a:	f500 7089 	add.w	r0, r0, #274	@ 0x112
 8001a5e:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 8001a60:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001a64:	f202 3212 	addw	r2, r2, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a68:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8001a6c:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001a70:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a74:	4438      	add	r0, r7
   y = y + ctx->S[3][d];
 8001a76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001a7a:	6b26      	ldr	r6, [r4, #48]	@ 0x30
   y = y ^ ctx->S[2][c];
 8001a7c:	4041      	eors	r1, r0
   y = y + ctx->S[3][d];
 8001a7e:	4073      	eors	r3, r6
 8001a80:	4411      	add	r1, r2
    Xl = Xl ^ ctx->P[i];
 8001a82:	ea85 0201 	eor.w	r2, r5, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a86:	f3c2 4107 	ubfx	r1, r2, #16, #8
   x >>= 8;
 8001a8a:	0e16      	lsrs	r6, r2, #24
   y = y ^ ctx->S[2][c];
 8001a8c:	f3c2 2507 	ubfx	r5, r2, #8, #8
   y = y + ctx->S[3][d];
 8001a90:	b2d0      	uxtb	r0, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001a92:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001a96:	3612      	adds	r6, #18
   y = y ^ ctx->S[2][c];
 8001a98:	f205 2512 	addw	r5, r5, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001a9c:	f200 3012 	addw	r0, r0, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001aa0:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001aa4:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 8001aa8:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001aac:	4431      	add	r1, r6
   y = y + ctx->S[3][d];
 8001aae:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 8001ab2:	4069      	eors	r1, r5
   y = y + ctx->S[3][d];
 8001ab4:	4401      	add	r1, r0
    Xl = Xl ^ ctx->P[i];
 8001ab6:	404b      	eors	r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ab8:	f3c3 4607 	ubfx	r6, r3, #16, #8
   x >>= 8;
 8001abc:	0e1d      	lsrs	r5, r3, #24
   y = y ^ ctx->S[2][c];
 8001abe:	f3c3 2007 	ubfx	r0, r3, #8, #8
   y = y + ctx->S[3][d];
 8001ac2:	b2d9      	uxtb	r1, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ac4:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 8001ac8:	3512      	adds	r5, #18
   y = y ^ ctx->S[2][c];
 8001aca:	f200 2012 	addw	r0, r0, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001ace:	f201 3112 	addw	r1, r1, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ad2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8001ad6:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 8001ada:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ade:	442e      	add	r6, r5
   y = y + ctx->S[3][d];
 8001ae0:	f854 7021 	ldr.w	r7, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 8001ae4:	4046      	eors	r6, r0
   y = y + ctx->S[3][d];
 8001ae6:	e9d4 510d 	ldrd	r5, r1, [r4, #52]	@ 0x34
 8001aea:	443e      	add	r6, r7
 8001aec:	406a      	eors	r2, r5
    Xl = Xl ^ ctx->P[i];
 8001aee:	404b      	eors	r3, r1
  Xl = Xl ^ ctx->P[N + 1];
 8001af0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
    Xl = Xl ^ ctx->P[i];
 8001af2:	4072      	eors	r2, r6
   y = ctx->S[0][a] + ctx->S[1][b];
 8001af4:	f3c2 4607 	ubfx	r6, r2, #16, #8
   x >>= 8;
 8001af8:	ea4f 6912 	mov.w	r9, r2, lsr #24
   y = y ^ ctx->S[2][c];
 8001afc:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 8001b00:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b02:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 8001b06:	f109 0912 	add.w	r9, r9, #18
   y = y ^ ctx->S[2][c];
 8001b0a:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001b0e:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b12:	f854 5029 	ldr.w	r5, [r4, r9, lsl #2]
 8001b16:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 8001b1a:	f854 0028 	ldr.w	r0, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b1e:	442e      	add	r6, r5
   y = y + ctx->S[3][d];
 8001b20:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 8001b24:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
   y = y ^ ctx->S[2][c];
 8001b26:	4070      	eors	r0, r6
   y = y + ctx->S[3][d];
 8001b28:	406a      	eors	r2, r5
 8001b2a:	4438      	add	r0, r7
    Xl = Xl ^ ctx->P[i];
 8001b2c:	4058      	eors	r0, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b2e:	f3c0 4307 	ubfx	r3, r0, #16, #8
   x >>= 8;
 8001b32:	ea4f 6810 	mov.w	r8, r0, lsr #24
   y = y ^ ctx->S[2][c];
 8001b36:	f3c0 2707 	ubfx	r7, r0, #8, #8
   y = y + ctx->S[3][d];
 8001b3a:	b2c6      	uxtb	r6, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b3c:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001b40:	f108 0812 	add.w	r8, r8, #18
   y = y ^ ctx->S[2][c];
 8001b44:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001b48:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b4c:	f854 5028 	ldr.w	r5, [r4, r8, lsl #2]
 8001b50:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8001b54:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b58:	442b      	add	r3, r5
   y = y + ctx->S[3][d];
 8001b5a:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
  Xr = Xr ^ ctx->P[N];
 8001b5e:	6c25      	ldr	r5, [r4, #64]	@ 0x40
   y = y ^ ctx->S[2][c];
 8001b60:	407b      	eors	r3, r7
  Xr = Xr ^ ctx->P[N];
 8001b62:	4068      	eors	r0, r5
   y = y + ctx->S[3][d];
 8001b64:	4433      	add	r3, r6
    Xl = Xl ^ ctx->P[i];
 8001b66:	4053      	eors	r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b68:	f3c3 4207 	ubfx	r2, r3, #16, #8
   x >>= 8;
 8001b6c:	0e1f      	lsrs	r7, r3, #24
   y = y ^ ctx->S[2][c];
 8001b6e:	f3c3 2607 	ubfx	r6, r3, #8, #8
   y = y + ctx->S[3][d];
 8001b72:	b2dd      	uxtb	r5, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b74:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001b78:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 8001b7a:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001b7e:	f205 3512 	addw	r5, r5, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  Xl = Xl ^ ctx->P[N + 1];
 8001b86:	4059      	eors	r1, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b88:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001b8c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001b90:	443a      	add	r2, r7
   y = y + ctx->S[3][d];
 8001b92:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
    Blowfish_Encrypt(ctx, &datal, &datar);
    ctx->P[i] = datal;
 8001b96:	f844 102c 	str.w	r1, [r4, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 8001b9a:	4072      	eors	r2, r6
   y = y + ctx->S[3][d];
 8001b9c:	442a      	add	r2, r5
  Xr = Xr ^ ctx->P[N];
 8001b9e:	4042      	eors	r2, r0
    ctx->P[i + 1] = datar;
 8001ba0:	f84e 202c 	str.w	r2, [lr, ip, lsl #2]
  for (i = 0; i < N + 2; i += 2) {
 8001ba4:	f10c 0c02 	add.w	ip, ip, #2
 8001ba8:	f1bc 0f12 	cmp.w	ip, #18
 8001bac:	f47f ae2a 	bne.w	8001804 <Blowfish_Init+0xb8>
  }

  for (i = 0; i < 4; ++i) {
 8001bb0:	f504 6c80 	add.w	ip, r4, #1024	@ 0x400
 8001bb4:	f504 5ba0 	add.w	fp, r4, #5120	@ 0x1400
    Xl = Xl ^ ctx->P[i];
 8001bb8:	e9d4 a300 	ldrd	sl, r3, [r4]
 8001bbc:	e9d4 980c 	ldrd	r9, r8, [r4, #48]	@ 0x30
 8001bc0:	9302      	str	r3, [sp, #8]
 8001bc2:	68a3      	ldr	r3, [r4, #8]
 8001bc4:	9303      	str	r3, [sp, #12]
 8001bc6:	68e3      	ldr	r3, [r4, #12]
 8001bc8:	9304      	str	r3, [sp, #16]
 8001bca:	6923      	ldr	r3, [r4, #16]
 8001bcc:	9305      	str	r3, [sp, #20]
 8001bce:	6963      	ldr	r3, [r4, #20]
 8001bd0:	9306      	str	r3, [sp, #24]
 8001bd2:	69a3      	ldr	r3, [r4, #24]
 8001bd4:	9307      	str	r3, [sp, #28]
 8001bd6:	69e3      	ldr	r3, [r4, #28]
 8001bd8:	9308      	str	r3, [sp, #32]
 8001bda:	6a23      	ldr	r3, [r4, #32]
 8001bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8001bde:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001be0:	930a      	str	r3, [sp, #40]	@ 0x28
 8001be2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001be4:	e9d4 760e 	ldrd	r7, r6, [r4, #56]	@ 0x38
 8001be8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001bea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  Xl = Xl ^ ctx->P[N + 1];
 8001bec:	e9d4 5e10 	ldrd	r5, lr, [r4, #64]	@ 0x40
    Xl = Xl ^ ctx->P[i];
 8001bf0:	930c      	str	r3, [sp, #48]	@ 0x30
    for (j = 0; j < 256; j += 2) {
 8001bf2:	f5ac 6080 	sub.w	r0, ip, #1024	@ 0x400
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	f8cd b034 	str.w	fp, [sp, #52]	@ 0x34
 8001bfc:	9501      	str	r5, [sp, #4]
    Xl = Xl ^ ctx->P[i];
 8001bfe:	ea83 010a 	eor.w	r1, r3, sl
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c02:	9d03      	ldr	r5, [sp, #12]
    for (j = 0; j < 256; j += 2) {
 8001c04:	3008      	adds	r0, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c06:	f3c1 4307 	ubfx	r3, r1, #16, #8
   x >>= 8;
 8001c0a:	ea4f 6b11 	mov.w	fp, r1, lsr #24
    for (j = 0; j < 256; j += 2) {
 8001c0e:	4584      	cmp	ip, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c10:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001c14:	f10b 0b12 	add.w	fp, fp, #18
 8001c18:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001c1c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c20:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001c22:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001c26:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001c2a:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c2e:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001c32:	fa5f fb81 	uxtb.w	fp, r1
 8001c36:	ea81 0105 	eor.w	r1, r1, r5
 8001c3a:	9d02      	ldr	r5, [sp, #8]
 8001c3c:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001c40:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c44:	445b      	add	r3, fp
 8001c46:	ea83 0305 	eor.w	r3, r3, r5
 8001c4a:	9d04      	ldr	r5, [sp, #16]
    Xl = Xl ^ ctx->P[i];
 8001c4c:	ea83 0302 	eor.w	r3, r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c50:	f3c3 4207 	ubfx	r2, r3, #16, #8
   x >>= 8;
 8001c54:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c58:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001c5c:	f10b 0b12 	add.w	fp, fp, #18
 8001c60:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001c64:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c68:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001c6a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001c6e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001c72:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c76:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001c7a:	fa5f fb83 	uxtb.w	fp, r3
 8001c7e:	ea83 0305 	eor.w	r3, r3, r5
 8001c82:	9d05      	ldr	r5, [sp, #20]
 8001c84:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001c88:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001c8c:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001c8e:	ea82 0201 	eor.w	r2, r2, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c92:	f3c2 4107 	ubfx	r1, r2, #16, #8
   x >>= 8;
 8001c96:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001c9a:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001c9e:	f10b 0b12 	add.w	fp, fp, #18
 8001ca2:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001ca6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001caa:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001cac:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001cb0:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001cb4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001cb8:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001cbc:	fa5f fb82 	uxtb.w	fp, r2
 8001cc0:	ea82 0205 	eor.w	r2, r2, r5
 8001cc4:	9d06      	ldr	r5, [sp, #24]
 8001cc6:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001cca:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001cce:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 8001cd0:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001cd4:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001cd8:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001cdc:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001ce0:	f10b 0b12 	add.w	fp, fp, #18
 8001ce4:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001ce8:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001cec:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001cee:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001cf2:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001cf6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001cfa:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001cfe:	fa5f fb83 	uxtb.w	fp, r3
 8001d02:	ea83 0305 	eor.w	r3, r3, r5
 8001d06:	9d07      	ldr	r5, [sp, #28]
 8001d08:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001d0c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d10:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 8001d12:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001d16:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001d1a:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001d1e:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001d22:	f10b 0b12 	add.w	fp, fp, #18
 8001d26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001d2a:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d2e:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001d30:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001d34:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001d38:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d3c:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001d40:	fa5f fb81 	uxtb.w	fp, r1
 8001d44:	ea81 0105 	eor.w	r1, r1, r5
 8001d48:	9d08      	ldr	r5, [sp, #32]
 8001d4a:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001d4e:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d52:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001d54:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001d58:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 8001d5c:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001d60:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001d64:	f10b 0b12 	add.w	fp, fp, #18
 8001d68:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001d6c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d70:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001d72:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001d76:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001d7a:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d7e:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001d82:	fa5f fb82 	uxtb.w	fp, r2
 8001d86:	ea82 0205 	eor.w	r2, r2, r5
 8001d8a:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001d8e:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001d92:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 8001d94:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001d98:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001d9c:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001da0:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001da4:	f10b 0b12 	add.w	fp, fp, #18
 8001da8:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001dac:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001db0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8001db2:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001db4:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001db8:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001dbc:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001dc0:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001dc4:	fa5f fb83 	uxtb.w	fp, r3
 8001dc8:	ea83 0305 	eor.w	r3, r3, r5
 8001dcc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8001dce:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001dd2:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001dd6:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 8001dd8:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ddc:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001de0:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001de4:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001de8:	f10b 0b12 	add.w	fp, fp, #18
 8001dec:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001df0:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001df4:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001df6:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001dfa:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001dfe:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e02:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001e06:	fa5f fb81 	uxtb.w	fp, r1
 8001e0a:	ea81 0105 	eor.w	r1, r1, r5
 8001e0e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8001e10:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001e14:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e18:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001e1a:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001e1e:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 8001e22:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001e26:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001e2a:	f10b 0b12 	add.w	fp, fp, #18
 8001e2e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001e32:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e36:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001e38:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001e3c:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001e40:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e44:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001e48:	fa5f fb82 	uxtb.w	fp, r2
 8001e4c:	ea82 0205 	eor.w	r2, r2, r5
 8001e50:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8001e52:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001e56:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e5a:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 8001e5c:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001e60:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001e64:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001e68:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001e6c:	f10b 0b12 	add.w	fp, fp, #18
 8001e70:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001e74:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e78:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001e7a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001e7e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001e82:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e86:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001e8a:	fa5f fb83 	uxtb.w	fp, r3
 8001e8e:	ea83 0305 	eor.w	r3, r3, r5
 8001e92:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001e96:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001e9a:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 8001e9c:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ea0:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001ea4:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ea8:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001eac:	f10b 0b12 	add.w	fp, fp, #18
 8001eb0:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001eb4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001eb8:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001eba:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001ebe:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001ec2:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001ec6:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001eca:	fa5f fb81 	uxtb.w	fp, r1
 8001ece:	ea81 0109 	eor.w	r1, r1, r9
 8001ed2:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001ed6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001eda:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001edc:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ee0:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 8001ee4:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ee8:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001eec:	f10b 0b12 	add.w	fp, fp, #18
 8001ef0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001ef4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001ef8:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001efa:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001efe:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001f02:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f06:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001f0a:	fa5f fb82 	uxtb.w	fp, r2
 8001f0e:	ea82 0208 	eor.w	r2, r2, r8
 8001f12:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001f16:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f1a:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 8001f1c:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001f20:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001f24:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001f28:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001f2c:	f10b 0b12 	add.w	fp, fp, #18
 8001f30:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001f34:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f38:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001f3a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001f3e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001f42:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f46:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001f4a:	fa5f fb83 	uxtb.w	fp, r3
 8001f4e:	ea83 0307 	eor.w	r3, r3, r7
 8001f52:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001f56:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f5a:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 8001f5c:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001f60:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001f64:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001f68:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001f6c:	f10b 0b12 	add.w	fp, fp, #18
 8001f70:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001f74:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
  Xr = Xr ^ ctx->P[N];
 8001f78:	9d01      	ldr	r5, [sp, #4]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001f7a:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001f7c:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001f80:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001f84:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f88:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001f8c:	fa5f fb81 	uxtb.w	fp, r1
 8001f90:	ea81 0106 	eor.w	r1, r1, r6
 8001f94:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001f98:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001f9c:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001f9e:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001fa2:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 8001fa6:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001faa:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001fae:	f10b 0b12 	add.w	fp, fp, #18
 8001fb2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001fb6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001fba:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001fbc:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001fc0:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001fc4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001fc8:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001fcc:	fa5f fb82 	uxtb.w	fp, r2
  Xr = Xr ^ ctx->P[N];
 8001fd0:	ea82 0205 	eor.w	r2, r2, r5
   y = y + ctx->S[3][d];
 8001fd4:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001fd8:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001fdc:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 8001fde:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001fe2:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8001fe6:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001fea:	f854 b021 	ldr.w	fp, [r4, r1, lsl #2]
   x >>= 8;
 8001fee:	ea4f 6113 	mov.w	r1, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001ff2:	f101 0112 	add.w	r1, r1, #18
 8001ff6:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001ffa:	448b      	add	fp, r1
   y = y ^ ctx->S[2][c];
 8001ffc:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8002000:	f201 2112 	addw	r1, r1, #530	@ 0x212
 8002004:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8002008:	ea8b 0b01 	eor.w	fp, fp, r1
   y = y + ctx->S[3][d];
 800200c:	b2d9      	uxtb	r1, r3
  Xl = Xl ^ ctx->P[N + 1];
 800200e:	ea8e 0303 	eor.w	r3, lr, r3
   y = y + ctx->S[3][d];
 8002012:	f201 3112 	addw	r1, r1, #786	@ 0x312
 8002016:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800201a:	448b      	add	fp, r1
  Xr = Xr ^ ctx->P[N];
 800201c:	ea8b 0202 	eor.w	r2, fp, r2
      Blowfish_Encrypt(ctx, &datal, &datar);
      ctx->S[i][j] = datal;
      ctx->S[i][j + 1] = datar;
 8002020:	e9c0 3210 	strd	r3, r2, [r0, #64]	@ 0x40
    for (j = 0; j < 256; j += 2) {
 8002024:	f47f adeb 	bne.w	8001bfe <Blowfish_Init+0x4b2>
  for (i = 0; i < 4; ++i) {
 8002028:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 800202c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8002030:	4619      	mov	r1, r3
 8002032:	45e3      	cmp	fp, ip
 8002034:	f47f addd 	bne.w	8001bf2 <Blowfish_Init+0x4a6>
    }
  }
}
 8002038:	b00f      	add	sp, #60	@ 0x3c
 800203a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800203e:	bf00      	nop

08002040 <COM_Init>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8002040:	490e      	ldr	r1, [pc, #56]	@ (800207c <COM_Init+0x3c>)
 8002042:	2300      	movs	r3, #0
 8002044:	2202      	movs	r2, #2
 8002046:	6808      	ldr	r0, [r1, #0]
 8002048:	4619      	mov	r1, r3
{
 800204a:	b510      	push	{r4, lr}
  setvbuf(stdout, NULL, _IONBF, 0);
 800204c:	6880      	ldr	r0, [r0, #8]
  UartHandle.Init.BaudRate = 115200U;
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
  UartHandle.Init.StopBits = UART_STOPBITS_1;
  UartHandle.Init.Parity = UART_PARITY_NONE;
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 800204e:	240c      	movs	r4, #12
  setvbuf(stdout, NULL, _IONBF, 0);
 8002050:	f003 fd08 	bl	8005a64 <setvbuf>
  UartHandle.Instance = COM_UART;
 8002054:	480a      	ldr	r0, [pc, #40]	@ (8002080 <COM_Init+0x40>)
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8002056:	2300      	movs	r3, #0
  UartHandle.Instance = COM_UART;
 8002058:	490a      	ldr	r1, [pc, #40]	@ (8002084 <COM_Init+0x44>)
  UartHandle.Init.BaudRate = 115200U;
 800205a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800205e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002062:	2110      	movs	r1, #16
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002064:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8002068:	e9c0 4305 	strd	r4, r3, [r0, #20]

  return HAL_UART_Init(&UartHandle);
}
 800206c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  UartHandle.Init.Parity = UART_PARITY_NONE;
 8002070:	e9c0 3303 	strd	r3, r3, [r0, #12]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002074:	6241      	str	r1, [r0, #36]	@ 0x24
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002076:	6382      	str	r2, [r0, #56]	@ 0x38
  return HAL_UART_Init(&UartHandle);
 8002078:	f002 ba30 	b.w	80044dc <HAL_UART_Init>
 800207c:	20000018 	.word	0x20000018
 8002080:	200001f8 	.word	0x200001f8
 8002084:	40004800 	.word	0x40004800

08002088 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 8002088:	b500      	push	{lr}
 800208a:	b083      	sub	sp, #12
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 800208c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002090:	2201      	movs	r2, #1
{
 8002092:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8002094:	a901      	add	r1, sp, #4
 8002096:	4803      	ldr	r0, [pc, #12]	@ (80020a4 <__io_putchar+0x1c>)
 8002098:	f002 f946 	bl	8004328 <HAL_UART_Transmit>

  return ch;
}
 800209c:	9801      	ldr	r0, [sp, #4]
 800209e:	b003      	add	sp, #12
 80020a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80020a4:	200001f8 	.word	0x200001f8

080020a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020a8:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020aa:	2300      	movs	r3, #0
{
 80020ac:	b096      	sub	sp, #88	@ 0x58
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ae:	4a27      	ldr	r2, [pc, #156]	@ (800214c <SystemClock_Config+0xa4>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020b0:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020b2:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b4:	9303      	str	r3, [sp, #12]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80020b8:	930d      	str	r3, [sp, #52]	@ 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020ba:	4925      	ldr	r1, [pc, #148]	@ (8002150 <SystemClock_Config+0xa8>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020bc:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80020c4:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c8:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 80020ca:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80020ce:	6410      	str	r0, [r2, #64]	@ 0x40
 80020d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020d2:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80020d6:	9201      	str	r2, [sp, #4]
 80020d8:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020da:	680a      	ldr	r2, [r1, #0]
 80020dc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80020e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80020e4:	600a      	str	r2, [r1, #0]
 80020e6:	680a      	ldr	r2, [r1, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020e8:	2108      	movs	r1, #8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020ea:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80020ec:	2360      	movs	r3, #96	@ 0x60
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020ee:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020f2:	9110      	str	r1, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80020f4:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020f6:	2110      	movs	r1, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020f8:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020fa:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020fc:	2304      	movs	r3, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020fe:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002100:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002102:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002104:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002106:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002108:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800210a:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = 2;
 800210c:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800210e:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002112:	f000 fe89 	bl	8002e28 <HAL_RCC_OscConfig>
 8002116:	b108      	cbz	r0, 800211c <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002118:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800211a:	e7fe      	b.n	800211a <SystemClock_Config+0x72>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800211c:	f000 fe4a 	bl	8002db4 <HAL_PWREx_EnableOverDrive>
 8002120:	4603      	mov	r3, r0
 8002122:	b108      	cbz	r0, 8002128 <SystemClock_Config+0x80>
 8002124:	b672      	cpsid	i
  while (1)
 8002126:	e7fe      	b.n	8002126 <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002128:	210f      	movs	r1, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800212a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800212e:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002130:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002132:	e9cd 1403 	strd	r1, r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002136:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002138:	e9cd 3205 	strd	r3, r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800213c:	f001 f86a 	bl	8003214 <HAL_RCC_ClockConfig>
 8002140:	b108      	cbz	r0, 8002146 <SystemClock_Config+0x9e>
 8002142:	b672      	cpsid	i
  while (1)
 8002144:	e7fe      	b.n	8002144 <SystemClock_Config+0x9c>
}
 8002146:	b016      	add	sp, #88	@ 0x58
 8002148:	bd10      	pop	{r4, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800
 8002150:	40007000 	.word	0x40007000

08002154 <main>:
{
 8002154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002158:	f5ad 5d85 	sub.w	sp, sp, #4256	@ 0x10a0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215e:	2601      	movs	r6, #1
{
 8002160:	b085      	sub	sp, #20
  HAL_Init();
 8002162:	f000 faa1 	bl	80026a8 <HAL_Init>
  SystemClock_Config();
 8002166:	f7ff ff9f 	bl	80020a8 <SystemClock_Config>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	4b8c      	ldr	r3, [pc, #560]	@ (800239c <main+0x248>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	941e      	str	r4, [sp, #120]	@ 0x78
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800216e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002172:	488b      	ldr	r0, [pc, #556]	@ (80023a0 <main+0x24c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	ad1a      	add	r5, sp, #104	@ 0x68
 8002176:	e9cd 441a 	strd	r4, r4, [sp, #104]	@ 0x68
 800217a:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800217e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002180:	f042 0202 	orr.w	r2, r2, #2
 8002184:	631a      	str	r2, [r3, #48]	@ 0x30
 8002186:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002188:	f002 0202 	and.w	r2, r2, #2
 800218c:	9202      	str	r2, [sp, #8]
 800218e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002192:	f042 0208 	orr.w	r2, r2, #8
 8002196:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8002198:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800219a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	9303      	str	r3, [sp, #12]
 80021a2:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80021a4:	f000 fe02 	bl	8002dac <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED3_Pin;
 80021a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80021ac:	487c      	ldr	r0, [pc, #496]	@ (80023a0 <main+0x24c>)
 80021ae:	4629      	mov	r1, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	961b      	str	r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LED3_Pin;
 80021b2:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f000 fbe6 	bl	8002988 <HAL_GPIO_Init>
  huart3.Instance = USART3;
 80021bc:	4879      	ldr	r0, [pc, #484]	@ (80023a4 <main+0x250>)
  huart3.Init.BaudRate = 115200;
 80021be:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart3.Init.Parity = UART_PARITY_NONE;
 80021c2:	6104      	str	r4, [r0, #16]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021c4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021c8:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021cc:	e9c0 4408 	strd	r4, r4, [r0, #32]
  huart3.Init.BaudRate = 115200;
 80021d0:	4c75      	ldr	r4, [pc, #468]	@ (80023a8 <main+0x254>)
 80021d2:	e9c0 4300 	strd	r4, r3, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021d6:	230c      	movs	r3, #12
 80021d8:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021da:	f002 f97f 	bl	80044dc <HAL_UART_Init>
 80021de:	b108      	cbz	r0, 80021e4 <main+0x90>
 80021e0:	b672      	cpsid	i
  while (1)
 80021e2:	e7fe      	b.n	80021e2 <main+0x8e>
  hcrc.Instance = CRC;
 80021e4:	4603      	mov	r3, r0
 80021e6:	4871      	ldr	r0, [pc, #452]	@ (80023ac <main+0x258>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80021e8:	8083      	strh	r3, [r0, #4]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80021ea:	6206      	str	r6, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80021ec:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcrc.Instance = CRC;
 80021f0:	4b6f      	ldr	r3, [pc, #444]	@ (80023b0 <main+0x25c>)
 80021f2:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80021f4:	f000 fafa 	bl	80027ec <HAL_CRC_Init>
 80021f8:	b108      	cbz	r0, 80021fe <main+0xaa>
 80021fa:	b672      	cpsid	i
  while (1)
 80021fc:	e7fe      	b.n	80021fc <main+0xa8>
  htim11.Instance = TIM11;
 80021fe:	4c6d      	ldr	r4, [pc, #436]	@ (80023b4 <main+0x260>)
  htim11.Init.Prescaler = 95;
 8002200:	235f      	movs	r3, #95	@ 0x5f
 8002202:	496d      	ldr	r1, [pc, #436]	@ (80023b8 <main+0x264>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002204:	60a0      	str	r0, [r4, #8]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002206:	6120      	str	r0, [r4, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002208:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800220a:	4620      	mov	r0, r4
  htim11.Init.Prescaler = 95;
 800220c:	e9c4 1300 	strd	r1, r3, [r4]
  htim11.Init.Period = 65535;
 8002210:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002214:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002216:	f001 fbdf 	bl	80039d8 <HAL_TIM_Base_Init>
 800221a:	4606      	mov	r6, r0
 800221c:	2800      	cmp	r0, #0
 800221e:	f040 80a9 	bne.w	8002374 <main+0x220>
  COM_Init();
 8002222:	f7ff ff0d 	bl	8002040 <COM_Init>
  printf("\r\n=== COM Initialized ===\r\n");
 8002226:	4865      	ldr	r0, [pc, #404]	@ (80023bc <main+0x268>)
 8002228:	f003 fc14 	bl	8005a54 <puts>
  printf(">>> Verifying FW SHA-256...\r\n");
 800222c:	4864      	ldr	r0, [pc, #400]	@ (80023c0 <main+0x26c>)
 800222e:	f003 fc11 	bl	8005a54 <puts>
  memcpy(bf_ct, BF_PLAIN, sizeof(bf_ct));
 8002232:	4f64      	ldr	r7, [pc, #400]	@ (80023c4 <main+0x270>)
  FW_Hash_Verify();    // loops forever on failure
 8002234:	f002 f9e6 	bl	8004604 <FW_Hash_Verify>
  printf(">>> FW Hash OK  proceeding to Blowfish+SHA benchmark\r\n");
 8002238:	4863      	ldr	r0, [pc, #396]	@ (80023c8 <main+0x274>)
 800223a:	f003 fc0b 	bl	8005a54 <puts>
  memcpy(&bf_ctx, &(BLOWFISH_CTX){0}, sizeof(bf_ctx));
 800223e:	4631      	mov	r1, r6
 8002240:	4628      	mov	r0, r5
 8002242:	f241 0248 	movw	r2, #4168	@ 0x1048
 8002246:	f003 fdf9 	bl	8005e3c <memset>
  Blowfish_Init(&bf_ctx, (uint8_t*)BF_KEY, sizeof(BF_KEY));
 800224a:	2210      	movs	r2, #16
 800224c:	495f      	ldr	r1, [pc, #380]	@ (80023cc <main+0x278>)
 800224e:	a81a      	add	r0, sp, #104	@ 0x68
  memcpy(bf_ct, BF_PLAIN, sizeof(bf_ct));
 8002250:	4d5f      	ldr	r5, [pc, #380]	@ (80023d0 <main+0x27c>)
  Blowfish_Init(&bf_ctx, (uint8_t*)BF_KEY, sizeof(BF_KEY));
 8002252:	f7ff fa7b 	bl	800174c <Blowfish_Init>
  memcpy(bf_dt, bf_ct, sizeof(bf_dt));
 8002256:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80023d4 <main+0x280>
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800225a:	f04f 2ae0 	mov.w	sl, #3758153728	@ 0xe000e000
  Blowfish_Encrypt(&bf_ctx, &bf_ct[0], &bf_ct[1]);
 800225e:	1d2a      	adds	r2, r5, #4
  printf("BF test CT: {%08lx %08lx}\r\n",
 8002260:	462e      	mov	r6, r5
    return (m * 1000 + (u * 1000) / tms);
 8002262:	f44f 7b7a 	mov.w	fp, #1000	@ 0x3e8
  memcpy(bf_ct, BF_PLAIN, sizeof(bf_ct));
 8002266:	e897 0003 	ldmia.w	r7, {r0, r1}
 800226a:	e885 0003 	stmia.w	r5, {r0, r1}
  Blowfish_Encrypt(&bf_ctx, &bf_ct[0], &bf_ct[1]);
 800226e:	4629      	mov	r1, r5
 8002270:	a81a      	add	r0, sp, #104	@ 0x68
 8002272:	f7fe fe67 	bl	8000f44 <Blowfish_Encrypt>
  Blowfish_Decrypt(&bf_ctx, &bf_dt[0], &bf_dt[1]);
 8002276:	f108 0204 	add.w	r2, r8, #4
  memcpy(bf_dt, bf_ct, sizeof(bf_dt));
 800227a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800227e:	e888 0003 	stmia.w	r8, {r0, r1}
  Blowfish_Decrypt(&bf_ctx, &bf_dt[0], &bf_dt[1]);
 8002282:	4641      	mov	r1, r8
 8002284:	a81a      	add	r0, sp, #104	@ 0x68
 8002286:	f7ff f85f 	bl	8001348 <Blowfish_Decrypt>
  printf("BF test CT: {%08lx %08lx}\r\n",
 800228a:	682a      	ldr	r2, [r5, #0]
 800228c:	f856 1f04 	ldr.w	r1, [r6, #4]!
 8002290:	4851      	ldr	r0, [pc, #324]	@ (80023d8 <main+0x284>)
 8002292:	f003 fb77 	bl	8005984 <iprintf>
  printf("BF test PT: {%08lx %08lx}\r\n",
 8002296:	4851      	ldr	r0, [pc, #324]	@ (80023dc <main+0x288>)
 8002298:	e9d8 2100 	ldrd	r2, r1, [r8]
 800229c:	f003 fb72 	bl	8005984 <iprintf>
  HAL_Delay(500);
 80022a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022a4:	f000 fa1e 	bl	80026e4 <HAL_Delay>
  HAL_TIM_Base_Start(&htim11);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f001 fc31 	bl	8003b10 <HAL_TIM_Base_Start>
 80022ae:	f8da 3010 	ldr.w	r3, [sl, #16]
    uint32_t m = HAL_GetTick();
 80022b2:	f000 fa11 	bl	80026d8 <HAL_GetTick>
    const uint32_t tms = SysTick->LOAD + 1;
 80022b6:	f8da 2014 	ldr.w	r2, [sl, #20]
    __IO uint32_t u = tms - SysTick->VAL;
 80022ba:	f8da 3018 	ldr.w	r3, [sl, #24]
    const uint32_t tms = SysTick->LOAD + 1;
 80022be:	f102 0801 	add.w	r8, r2, #1
    __IO uint32_t u = tms - SysTick->VAL;
 80022c2:	eba8 0303 	sub.w	r3, r8, r3
 80022c6:	9304      	str	r3, [sp, #16]
 80022c8:	f8da 3010 	ldr.w	r3, [sl, #16]
    if (LL_SYSTICK_IsActiveCounterFlag()) {
 80022cc:	03da      	lsls	r2, r3, #15
 80022ce:	d453      	bmi.n	8002378 <main+0x224>
    return (m * 1000 + (u * 1000) / tms);
 80022d0:	9b04      	ldr	r3, [sp, #16]
 80022d2:	fb0b f200 	mul.w	r2, fp, r0
 80022d6:	2464      	movs	r4, #100	@ 0x64
        STM32_SHA256_HASH_DigestCompute(
 80022d8:	f8df 9104 	ldr.w	r9, [pc, #260]	@ 80023e0 <main+0x28c>
    return (m * 1000 + (u * 1000) / tms);
 80022dc:	fb0b f303 	mul.w	r3, fp, r3
 80022e0:	9200      	str	r2, [sp, #0]
 80022e2:	fbb3 f3f8 	udiv	r3, r3, r8
        STM32_SHA256_HASH_DigestCompute(
 80022e6:	f8df 80fc 	ldr.w	r8, [pc, #252]	@ 80023e4 <main+0x290>
    return (m * 1000 + (u * 1000) / tms);
 80022ea:	9301      	str	r3, [sp, #4]
        Blowfish_Encrypt(&bf_ctx, &bf_ct[0], &bf_ct[1]);
 80022ec:	4632      	mov	r2, r6
        memcpy(bf_ct, BF_PLAIN, sizeof(bf_ct));
 80022ee:	e897 0003 	ldmia.w	r7, {r0, r1}
 80022f2:	e885 0003 	stmia.w	r5, {r0, r1}
        Blowfish_Encrypt(&bf_ctx, &bf_ct[0], &bf_ct[1]);
 80022f6:	4936      	ldr	r1, [pc, #216]	@ (80023d0 <main+0x27c>)
 80022f8:	a81a      	add	r0, sp, #104	@ 0x68
 80022fa:	f7fe fe23 	bl	8000f44 <Blowfish_Encrypt>
        Blowfish_Decrypt(&bf_ctx, &bf_ct[0], &bf_ct[1]);
 80022fe:	4632      	mov	r2, r6
 8002300:	4933      	ldr	r1, [pc, #204]	@ (80023d0 <main+0x27c>)
 8002302:	a81a      	add	r0, sp, #104	@ 0x68
 8002304:	f7ff f820 	bl	8001348 <Blowfish_Decrypt>
        STM32_SHA256_HASH_DigestCompute(
 8002308:	464b      	mov	r3, r9
 800230a:	4642      	mov	r2, r8
 800230c:	2108      	movs	r1, #8
 800230e:	482d      	ldr	r0, [pc, #180]	@ (80023c4 <main+0x270>)
 8002310:	f002 f94e 	bl	80045b0 <STM32_SHA256_HASH_DigestCompute>
      for (int i = 0; i < 100; i++) {
 8002314:	3c01      	subs	r4, #1
 8002316:	d1e9      	bne.n	80022ec <main+0x198>
 8002318:	f8da 3010 	ldr.w	r3, [sl, #16]
    uint32_t m = HAL_GetTick();
 800231c:	f000 f9dc 	bl	80026d8 <HAL_GetTick>
    const uint32_t tms = SysTick->LOAD + 1;
 8002320:	f8da 2014 	ldr.w	r2, [sl, #20]
    uint32_t m = HAL_GetTick();
 8002324:	4604      	mov	r4, r0
    __IO uint32_t u = tms - SysTick->VAL;
 8002326:	f8da 3018 	ldr.w	r3, [sl, #24]
    const uint32_t tms = SysTick->LOAD + 1;
 800232a:	f102 0801 	add.w	r8, r2, #1
    __IO uint32_t u = tms - SysTick->VAL;
 800232e:	eba8 0303 	sub.w	r3, r8, r3
 8002332:	9305      	str	r3, [sp, #20]
 8002334:	f8da 3010 	ldr.w	r3, [sl, #16]
    if (LL_SYSTICK_IsActiveCounterFlag()) {
 8002338:	03db      	lsls	r3, r3, #15
 800233a:	d425      	bmi.n	8002388 <main+0x234>
    return (m * 1000 + (u * 1000) / tms);
 800233c:	9b05      	ldr	r3, [sp, #20]
      uart_len = snprintf(uart_buf, sizeof(uart_buf),
 800233e:	a806      	add	r0, sp, #24
      elapsed = stop - start;
 8002340:	9901      	ldr	r1, [sp, #4]
    return (m * 1000 + (u * 1000) / tms);
 8002342:	fb0b f303 	mul.w	r3, fp, r3
      uart_len = snprintf(uart_buf, sizeof(uart_buf),
 8002346:	4a28      	ldr	r2, [pc, #160]	@ (80023e8 <main+0x294>)
    return (m * 1000 + (u * 1000) / tms);
 8002348:	fbb3 f3f8 	udiv	r3, r3, r8
      elapsed = stop - start;
 800234c:	1a5b      	subs	r3, r3, r1
 800234e:	9900      	ldr	r1, [sp, #0]
 8002350:	1a5b      	subs	r3, r3, r1
      uart_len = snprintf(uart_buf, sizeof(uart_buf),
 8002352:	2150      	movs	r1, #80	@ 0x50
 8002354:	fb0b 3304 	mla	r3, fp, r4, r3
 8002358:	f003 fc38 	bl	8005bcc <sniprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buf, uart_len, HAL_MAX_DELAY);
 800235c:	f04f 33ff 	mov.w	r3, #4294967295
 8002360:	b282      	uxth	r2, r0
 8002362:	a906      	add	r1, sp, #24
 8002364:	480f      	ldr	r0, [pc, #60]	@ (80023a4 <main+0x250>)
 8002366:	f001 ffdf 	bl	8004328 <HAL_UART_Transmit>
      HAL_Delay(1000);
 800236a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800236e:	f000 f9b9 	bl	80026e4 <HAL_Delay>
      start = getCurrentMicros();
 8002372:	e79c      	b.n	80022ae <main+0x15a>
 8002374:	b672      	cpsid	i
  while (1)
 8002376:	e7fe      	b.n	8002376 <main+0x222>
        m = HAL_GetTick();
 8002378:	f000 f9ae 	bl	80026d8 <HAL_GetTick>
        u = tms - SysTick->VAL;
 800237c:	f8da 3018 	ldr.w	r3, [sl, #24]
 8002380:	eba8 0303 	sub.w	r3, r8, r3
 8002384:	9304      	str	r3, [sp, #16]
 8002386:	e7a3      	b.n	80022d0 <main+0x17c>
        m = HAL_GetTick();
 8002388:	f000 f9a6 	bl	80026d8 <HAL_GetTick>
        u = tms - SysTick->VAL;
 800238c:	f8da 3018 	ldr.w	r3, [sl, #24]
        m = HAL_GetTick();
 8002390:	4604      	mov	r4, r0
        u = tms - SysTick->VAL;
 8002392:	eba8 0303 	sub.w	r3, r8, r3
 8002396:	9305      	str	r3, [sp, #20]
 8002398:	e7d0      	b.n	800233c <main+0x1e8>
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020400 	.word	0x40020400
 80023a4:	20000300 	.word	0x20000300
 80023a8:	40004800 	.word	0x40004800
 80023ac:	20000388 	.word	0x20000388
 80023b0:	40023000 	.word	0x40023000
 80023b4:	200002b4 	.word	0x200002b4
 80023b8:	40014800 	.word	0x40014800
 80023bc:	08008ed0 	.word	0x08008ed0
 80023c0:	08008ef0 	.word	0x08008ef0
 80023c4:	080090d4 	.word	0x080090d4
 80023c8:	08008f10 	.word	0x08008f10
 80023cc:	080090dc 	.word	0x080090dc
 80023d0:	200002ac 	.word	0x200002ac
 80023d4:	200002a4 	.word	0x200002a4
 80023d8:	08008f4c 	.word	0x08008f4c
 80023dc:	08008f68 	.word	0x08008f68
 80023e0:	20000280 	.word	0x20000280
 80023e4:	20000284 	.word	0x20000284
 80023e8:	08008f84 	.word	0x08008f84

080023ec <Error_Handler>:
 80023ec:	b672      	cpsid	i
  while (1)
 80023ee:	e7fe      	b.n	80023ee <Error_Handler+0x2>

080023f0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80023f0:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <HAL_MspInit+0x2c>)
{
 80023f2:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023f6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80023fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80023fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023fe:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8002402:	9200      	str	r2, [sp, #0]
 8002404:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002406:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800240c:	645a      	str	r2, [r3, #68]	@ 0x44
 800240e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002418:	b002      	add	sp, #8
 800241a:	4770      	bx	lr
 800241c:	40023800 	.word	0x40023800

08002420 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_CRC_MspInit+0x28>)
 8002422:	6802      	ldr	r2, [r0, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d000      	beq.n	800242a <HAL_CRC_MspInit+0xa>
 8002428:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800242a:	f8d3 2830 	ldr.w	r2, [r3, #2096]	@ 0x830
{
 800242e:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8002430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002434:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002438:	631a      	str	r2, [r3, #48]	@ 0x30
 800243a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002444:	b002      	add	sp, #8
 8002446:	4770      	bx	lr
 8002448:	40023000 	.word	0x40023000

0800244c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM11)
 800244c:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_TIM_Base_MspInit+0x28>)
 800244e:	6802      	ldr	r2, [r0, #0]
 8002450:	429a      	cmp	r2, r3
 8002452:	d000      	beq.n	8002456 <HAL_TIM_Base_MspInit+0xa>
 8002454:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002456:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
{
 800245a:	b082      	sub	sp, #8
    __HAL_RCC_TIM11_CLK_ENABLE();
 800245c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800245e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002462:	645a      	str	r2, [r3, #68]	@ 0x44
 8002464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002466:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800246e:	b002      	add	sp, #8
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40014800 	.word	0x40014800

08002478 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247c:	2100      	movs	r1, #0
{
 800247e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002480:	2290      	movs	r2, #144	@ 0x90
 8002482:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002484:	9106      	str	r1, [sp, #24]
 8002486:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800248a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800248e:	f003 fcd5 	bl	8005e3c <memset>
  if(huart->Instance==USART3)
 8002492:	4b1e      	ldr	r3, [pc, #120]	@ (800250c <HAL_UART_MspInit+0x94>)
 8002494:	6822      	ldr	r2, [r4, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d001      	beq.n	800249e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800249a:	b02c      	add	sp, #176	@ 0xb0
 800249c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800249e:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024a2:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80024a4:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024a6:	f000 ffdd 	bl	8003464 <HAL_RCCEx_PeriphCLKConfig>
 80024aa:	bb58      	cbnz	r0, 8002504 <HAL_UART_MspInit+0x8c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024ae:	f44f 7440 	mov.w	r4, #768	@ 0x300
 80024b2:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024b4:	2607      	movs	r6, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 80024b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024b8:	a902      	add	r1, sp, #8
 80024ba:	4816      	ldr	r0, [pc, #88]	@ (8002514 <HAL_UART_MspInit+0x9c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80024bc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80024c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80024c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024c4:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80024c8:	9200      	str	r2, [sp, #0]
 80024ca:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024ce:	f042 0208 	orr.w	r2, r2, #8
 80024d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024d6:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024d8:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024dc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80024e0:	2400      	movs	r4, #0
 80024e2:	2503      	movs	r5, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024e4:	9301      	str	r3, [sp, #4]
 80024e6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024e8:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ec:	f000 fa4c 	bl	8002988 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80024f0:	2200      	movs	r2, #0
 80024f2:	2027      	movs	r0, #39	@ 0x27
 80024f4:	4611      	mov	r1, r2
 80024f6:	f000 f919 	bl	800272c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024fa:	2027      	movs	r0, #39	@ 0x27
 80024fc:	f000 f952 	bl	80027a4 <HAL_NVIC_EnableIRQ>
}
 8002500:	b02c      	add	sp, #176	@ 0xb0
 8002502:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002504:	f7ff ff72 	bl	80023ec <Error_Handler>
 8002508:	e7d0      	b.n	80024ac <HAL_UART_MspInit+0x34>
 800250a:	bf00      	nop
 800250c:	40004800 	.word	0x40004800
 8002510:	40023800 	.word	0x40023800
 8002514:	40020c00 	.word	0x40020c00

08002518 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002518:	e7fe      	b.n	8002518 <NMI_Handler>
 800251a:	bf00      	nop

0800251c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800251c:	e7fe      	b.n	800251c <HardFault_Handler>
 800251e:	bf00      	nop

08002520 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002520:	e7fe      	b.n	8002520 <MemManage_Handler>
 8002522:	bf00      	nop

08002524 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002524:	e7fe      	b.n	8002524 <BusFault_Handler>
 8002526:	bf00      	nop

08002528 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002528:	e7fe      	b.n	8002528 <UsageFault_Handler>
 800252a:	bf00      	nop

0800252c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop

08002530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop

08002534 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop

08002538 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002538:	f000 b8c2 	b.w	80026c0 <HAL_IncTick>

0800253c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800253c:	4801      	ldr	r0, [pc, #4]	@ (8002544 <USART3_IRQHandler+0x8>)
 800253e:	f001 bb47 	b.w	8003bd0 <HAL_UART_IRQHandler>
 8002542:	bf00      	nop
 8002544:	20000300 	.word	0x20000300

08002548 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002548:	2001      	movs	r0, #1
 800254a:	4770      	bx	lr

0800254c <_kill>:

int _kill(int pid, int sig)
{
 800254c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800254e:	f003 fcc7 	bl	8005ee0 <__errno>
 8002552:	2216      	movs	r2, #22
 8002554:	4603      	mov	r3, r0
  return -1;
}
 8002556:	f04f 30ff 	mov.w	r0, #4294967295
  errno = EINVAL;
 800255a:	601a      	str	r2, [r3, #0]
}
 800255c:	bd08      	pop	{r3, pc}
 800255e:	bf00      	nop

08002560 <_exit>:

void _exit (int status)
{
 8002560:	b508      	push	{r3, lr}
  errno = EINVAL;
 8002562:	f003 fcbd 	bl	8005ee0 <__errno>
 8002566:	2316      	movs	r3, #22
 8002568:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800256a:	e7fe      	b.n	800256a <_exit+0xa>

0800256c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800256c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256e:	1e16      	subs	r6, r2, #0
 8002570:	dd07      	ble.n	8002582 <_read+0x16>
 8002572:	460c      	mov	r4, r1
 8002574:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8002576:	f3af 8000 	nop.w
 800257a:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257e:	42a5      	cmp	r5, r4
 8002580:	d1f9      	bne.n	8002576 <_read+0xa>
  }

  return len;
}
 8002582:	4630      	mov	r0, r6
 8002584:	bd70      	pop	{r4, r5, r6, pc}
 8002586:	bf00      	nop

08002588 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002588:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258a:	1e16      	subs	r6, r2, #0
 800258c:	dd07      	ble.n	800259e <_write+0x16>
 800258e:	460c      	mov	r4, r1
 8002590:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8002592:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002596:	f7ff fd77 	bl	8002088 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259a:	42a5      	cmp	r5, r4
 800259c:	d1f9      	bne.n	8002592 <_write+0xa>
  }
  return len;
}
 800259e:	4630      	mov	r0, r6
 80025a0:	bd70      	pop	{r4, r5, r6, pc}
 80025a2:	bf00      	nop

080025a4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80025a4:	f04f 30ff 	mov.w	r0, #4294967295
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop

080025ac <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80025ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 80025b0:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80025b2:	604b      	str	r3, [r1, #4]
}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop

080025b8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80025b8:	2001      	movs	r0, #1
 80025ba:	4770      	bx	lr

080025bc <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80025bc:	2000      	movs	r0, #0
 80025be:	4770      	bx	lr

080025c0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025c0:	490d      	ldr	r1, [pc, #52]	@ (80025f8 <_sbrk+0x38>)
{
 80025c2:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c4:	4a0d      	ldr	r2, [pc, #52]	@ (80025fc <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80025c6:	6808      	ldr	r0, [r1, #0]
{
 80025c8:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025ca:	4c0d      	ldr	r4, [pc, #52]	@ (8002600 <_sbrk+0x40>)
 80025cc:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80025ce:	b120      	cbz	r0, 80025da <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025d0:	4403      	add	r3, r0
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d807      	bhi.n	80025e6 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80025d6:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80025d8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80025da:	4c0a      	ldr	r4, [pc, #40]	@ (8002604 <_sbrk+0x44>)
 80025dc:	4620      	mov	r0, r4
 80025de:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80025e0:	4403      	add	r3, r0
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d9f7      	bls.n	80025d6 <_sbrk+0x16>
    errno = ENOMEM;
 80025e6:	f003 fc7b 	bl	8005ee0 <__errno>
 80025ea:	220c      	movs	r2, #12
 80025ec:	4603      	mov	r3, r0
    return (void *)-1;
 80025ee:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 80025f2:	601a      	str	r2, [r3, #0]
}
 80025f4:	bd10      	pop	{r4, pc}
 80025f6:	bf00      	nop
 80025f8:	200003ac 	.word	0x200003ac
 80025fc:	20080000 	.word	0x20080000
 8002600:	00000400 	.word	0x00000400
 8002604:	20000500 	.word	0x20000500

08002608 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop

0800260c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800260c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002644 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002610:	480d      	ldr	r0, [pc, #52]	@ (8002648 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002612:	490e      	ldr	r1, [pc, #56]	@ (800264c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002614:	4a0e      	ldr	r2, [pc, #56]	@ (8002650 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002616:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002618:	e002      	b.n	8002620 <LoopCopyDataInit>

0800261a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800261a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800261c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800261e:	3304      	adds	r3, #4

08002620 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002620:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002622:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002624:	d3f9      	bcc.n	800261a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002626:	4a0b      	ldr	r2, [pc, #44]	@ (8002654 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002628:	4c0b      	ldr	r4, [pc, #44]	@ (8002658 <LoopFillZerobss+0x26>)
  movs r3, #0
 800262a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800262c:	e001      	b.n	8002632 <LoopFillZerobss>

0800262e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800262e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002630:	3204      	adds	r2, #4

08002632 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002632:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002634:	d3fb      	bcc.n	800262e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002636:	f7ff ffe7 	bl	8002608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800263a:	f003 fc57 	bl	8005eec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800263e:	f7ff fd89 	bl	8002154 <main>
  bx  lr    
 8002642:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002644:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800264c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002650:	0800958c 	.word	0x0800958c
  ldr r2, =_sbss
 8002654:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002658:	20000500 	.word	0x20000500

0800265c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800265c:	e7fe      	b.n	800265c <ADC_IRQHandler>
	...

08002660 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002660:	490e      	ldr	r1, [pc, #56]	@ (800269c <HAL_InitTick+0x3c>)
 8002662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002666:	4a0e      	ldr	r2, [pc, #56]	@ (80026a0 <HAL_InitTick+0x40>)
{
 8002668:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800266a:	7809      	ldrb	r1, [r1, #0]
{
 800266c:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	fbb3 f3f1 	udiv	r3, r3, r1
 8002674:	fbb2 f0f3 	udiv	r0, r2, r3
 8002678:	f000 f8a2 	bl	80027c0 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267c:	b908      	cbnz	r0, 8002682 <HAL_InitTick+0x22>
 800267e:	2c0f      	cmp	r4, #15
 8002680:	d901      	bls.n	8002686 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8002682:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002684:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002686:	2200      	movs	r2, #0
 8002688:	4621      	mov	r1, r4
 800268a:	f04f 30ff 	mov.w	r0, #4294967295
 800268e:	f000 f84d 	bl	800272c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002692:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <HAL_InitTick+0x44>)
 8002694:	2000      	movs	r0, #0
 8002696:	601c      	str	r4, [r3, #0]
}
 8002698:	bd10      	pop	{r4, pc}
 800269a:	bf00      	nop
 800269c:	20000004 	.word	0x20000004
 80026a0:	20000000 	.word	0x20000000
 80026a4:	20000008 	.word	0x20000008

080026a8 <HAL_Init>:
{
 80026a8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026aa:	2003      	movs	r0, #3
 80026ac:	f000 f82c 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80026b0:	2000      	movs	r0, #0
 80026b2:	f7ff ffd5 	bl	8002660 <HAL_InitTick>
  HAL_MspInit();
 80026b6:	f7ff fe9b 	bl	80023f0 <HAL_MspInit>
}
 80026ba:	2000      	movs	r0, #0
 80026bc:	bd08      	pop	{r3, pc}
 80026be:	bf00      	nop

080026c0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80026c0:	4a03      	ldr	r2, [pc, #12]	@ (80026d0 <HAL_IncTick+0x10>)
 80026c2:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <HAL_IncTick+0x14>)
 80026c4:	6811      	ldr	r1, [r2, #0]
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	440b      	add	r3, r1
 80026ca:	6013      	str	r3, [r2, #0]
}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	200003b0 	.word	0x200003b0
 80026d4:	20000004 	.word	0x20000004

080026d8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80026d8:	4b01      	ldr	r3, [pc, #4]	@ (80026e0 <HAL_GetTick+0x8>)
 80026da:	6818      	ldr	r0, [r3, #0]
}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	200003b0 	.word	0x200003b0

080026e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e4:	b538      	push	{r3, r4, r5, lr}
 80026e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026e8:	f7ff fff6 	bl	80026d8 <HAL_GetTick>
 80026ec:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ee:	1c63      	adds	r3, r4, #1
 80026f0:	d002      	beq.n	80026f8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <HAL_Delay+0x20>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026f8:	f7ff ffee 	bl	80026d8 <HAL_GetTick>
 80026fc:	1b40      	subs	r0, r0, r5
 80026fe:	42a0      	cmp	r0, r4
 8002700:	d3fa      	bcc.n	80026f8 <HAL_Delay+0x14>
  {
  }
}
 8002702:	bd38      	pop	{r3, r4, r5, pc}
 8002704:	20000004 	.word	0x20000004

08002708 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002708:	4906      	ldr	r1, [pc, #24]	@ (8002724 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270a:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800270e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8002710:	4b05      	ldr	r3, [pc, #20]	@ (8002728 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002712:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002714:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002718:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800271c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800271e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002720:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002722:	4770      	bx	lr
 8002724:	e000ed00 	.word	0xe000ed00
 8002728:	05fa0000 	.word	0x05fa0000

0800272c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800272c:	4b1a      	ldr	r3, [pc, #104]	@ (8002798 <HAL_NVIC_SetPriority+0x6c>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002734:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002736:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800273e:	f1be 0f04 	cmp.w	lr, #4
 8002742:	bf28      	it	cs
 8002744:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002748:	f1bc 0f06 	cmp.w	ip, #6
 800274c:	d91a      	bls.n	8002784 <HAL_NVIC_SetPriority+0x58>
 800274e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
 8002756:	fa03 f30c 	lsl.w	r3, r3, ip
 800275a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8002762:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002764:	fa03 f30e 	lsl.w	r3, r3, lr
 8002768:	ea21 0303 	bic.w	r3, r1, r3
 800276c:	fa03 f30c 	lsl.w	r3, r3, ip
 8002770:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002774:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002778:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800277a:	db06      	blt.n	800278a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277c:	4a07      	ldr	r2, [pc, #28]	@ (800279c <HAL_NVIC_SetPriority+0x70>)
 800277e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002780:	f85d fb04 	ldr.w	pc, [sp], #4
 8002784:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002786:	4694      	mov	ip, r2
 8002788:	e7e9      	b.n	800275e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278a:	f000 000f 	and.w	r0, r0, #15
 800278e:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <HAL_NVIC_SetPriority+0x74>)
 8002790:	5413      	strb	r3, [r2, r0]
 8002792:	f85d fb04 	ldr.w	pc, [sp], #4
 8002796:	bf00      	nop
 8002798:	e000ed00 	.word	0xe000ed00
 800279c:	e000e400 	.word	0xe000e400
 80027a0:	e000ed14 	.word	0xe000ed14

080027a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027a4:	2800      	cmp	r0, #0
 80027a6:	db07      	blt.n	80027b8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a8:	f000 011f 	and.w	r1, r0, #31
 80027ac:	2301      	movs	r3, #1
 80027ae:	0940      	lsrs	r0, r0, #5
 80027b0:	4a02      	ldr	r2, [pc, #8]	@ (80027bc <HAL_NVIC_EnableIRQ+0x18>)
 80027b2:	408b      	lsls	r3, r1
 80027b4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	e000e100 	.word	0xe000e100

080027c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c0:	1e43      	subs	r3, r0, #1
 80027c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c6:	d301      	bcc.n	80027cc <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80027ca:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027cc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d2:	4905      	ldr	r1, [pc, #20]	@ (80027e8 <HAL_SYSTICK_Config+0x28>)
 80027d4:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d8:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027da:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027dc:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e0:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027e2:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80027ec:	2800      	cmp	r0, #0
 80027ee:	d036      	beq.n	800285e <HAL_CRC_Init+0x72>
{
 80027f0:	b510      	push	{r4, lr}
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80027f2:	7f43      	ldrb	r3, [r0, #29]
 80027f4:	4604      	mov	r4, r0
 80027f6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80027fa:	b363      	cbz	r3, 8002856 <HAL_CRC_Init+0x6a>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80027fc:	2202      	movs	r2, #2

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80027fe:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002800:	7762      	strb	r2, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002802:	b9f3      	cbnz	r3, 8002842 <HAL_CRC_Init+0x56>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002804:	6823      	ldr	r3, [r4, #0]
 8002806:	4a17      	ldr	r2, [pc, #92]	@ (8002864 <HAL_CRC_Init+0x78>)
 8002808:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	f022 0218 	bic.w	r2, r2, #24
 8002810:	609a      	str	r2, [r3, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002812:	7962      	ldrb	r2, [r4, #5]
 8002814:	b18a      	cbz	r2, 800283a <HAL_CRC_Init+0x4e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002816:	6922      	ldr	r2, [r4, #16]
 8002818:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800281a:	689a      	ldr	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800281c:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002820:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002824:	4302      	orrs	r2, r0

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
 8002826:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002828:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002830:	430a      	orrs	r2, r1
  hcrc->State = HAL_CRC_STATE_READY;
 8002832:	2101      	movs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002834:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8002836:	7761      	strb	r1, [r4, #29]
}
 8002838:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800283a:	f04f 32ff 	mov.w	r2, #4294967295
 800283e:	611a      	str	r2, [r3, #16]
 8002840:	e7eb      	b.n	800281a <HAL_CRC_Init+0x2e>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002842:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8002846:	4620      	mov	r0, r4
 8002848:	f000 f80e 	bl	8002868 <HAL_CRCEx_Polynomial_Set>
 800284c:	b908      	cbnz	r0, 8002852 <HAL_CRC_Init+0x66>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800284e:	6823      	ldr	r3, [r4, #0]
 8002850:	e7df      	b.n	8002812 <HAL_CRC_Init+0x26>
    return HAL_ERROR;
 8002852:	2001      	movs	r0, #1
}
 8002854:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002856:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8002858:	f7ff fde2 	bl	8002420 <HAL_CRC_MspInit>
 800285c:	e7ce      	b.n	80027fc <HAL_CRC_Init+0x10>
    return HAL_ERROR;
 800285e:	2001      	movs	r0, #1
}
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	04c11db7 	.word	0x04c11db7

08002868 <HAL_CRCEx_Polynomial_Set>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002868:	231f      	movs	r3, #31
{
 800286a:	b410      	push	{r4}
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800286c:	3b01      	subs	r3, #1
 800286e:	1c5c      	adds	r4, r3, #1
 8002870:	fa21 fc03 	lsr.w	ip, r1, r3
 8002874:	d013      	beq.n	800289e <HAL_CRCEx_Polynomial_Set+0x36>
 8002876:	f01c 0f01 	tst.w	ip, #1
 800287a:	d0f7      	beq.n	800286c <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 800287c:	2a18      	cmp	r2, #24
 800287e:	d80f      	bhi.n	80028a0 <HAL_CRCEx_Polynomial_Set+0x38>
 8002880:	e8df f002 	tbb	[pc, r2]
 8002884:	0e0e0e13 	.word	0x0e0e0e13
 8002888:	0e0e0e0e 	.word	0x0e0e0e0e
 800288c:	0e0e0e1d 	.word	0x0e0e0e1d
 8002890:	0e0e0e0e 	.word	0x0e0e0e0e
 8002894:	0e0e0e20 	.word	0x0e0e0e20
 8002898:	0e0e0e0e 	.word	0x0e0e0e0e
 800289c:	11          	.byte	0x11
 800289d:	00          	.byte	0x00
 800289e:	b122      	cbz	r2, 80028aa <HAL_CRCEx_Polynomial_Set+0x42>
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
      {
        status =   HAL_ERROR;
 80028a0:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 80028a2:	bc10      	pop	{r4}
 80028a4:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_7B)
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d8fa      	bhi.n	80028a0 <HAL_CRCEx_Polynomial_Set+0x38>
    WRITE_REG(hcrc->Instance->POL, Pol);
 80028aa:	6804      	ldr	r4, [r0, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80028ac:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 80028ae:	6161      	str	r1, [r4, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80028b0:	68a3      	ldr	r3, [r4, #8]
 80028b2:	f023 0318 	bic.w	r3, r3, #24
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60a3      	str	r3, [r4, #8]
}
 80028ba:	bc10      	pop	{r4}
 80028bc:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_16B)
 80028be:	2b0f      	cmp	r3, #15
 80028c0:	d9f3      	bls.n	80028aa <HAL_CRCEx_Polynomial_Set+0x42>
 80028c2:	e7ed      	b.n	80028a0 <HAL_CRCEx_Polynomial_Set+0x38>
      if (msb >= HAL_CRC_LENGTH_8B)
 80028c4:	2b07      	cmp	r3, #7
 80028c6:	d9f0      	bls.n	80028aa <HAL_CRCEx_Polynomial_Set+0x42>
 80028c8:	e7ea      	b.n	80028a0 <HAL_CRCEx_Polynomial_Set+0x38>
 80028ca:	bf00      	nop

080028cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028cc:	b570      	push	{r4, r5, r6, lr}
 80028ce:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d0:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 80028d2:	f7ff ff01 	bl	80026d8 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028d6:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d006      	beq.n	80028ec <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028de:	2380      	movs	r3, #128	@ 0x80
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 80028e0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e2:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80028e4:	2300      	movs	r3, #0
 80028e6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
  }
  return HAL_OK;
}
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	4606      	mov	r6, r0
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	f022 0216 	bic.w	r2, r2, #22
 80028f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028f8:	695a      	ldr	r2, [r3, #20]
 80028fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028fe:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002900:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002902:	b34a      	cbz	r2, 8002958 <HAL_DMA_Abort+0x8c>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f022 0208 	bic.w	r2, r2, #8
 800290a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	f022 0201 	bic.w	r2, r2, #1
 8002912:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002914:	e005      	b.n	8002922 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002916:	f7ff fedf 	bl	80026d8 <HAL_GetTick>
 800291a:	1b83      	subs	r3, r0, r6
 800291c:	2b05      	cmp	r3, #5
 800291e:	d811      	bhi.n	8002944 <HAL_DMA_Abort+0x78>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f013 0301 	ands.w	r3, r3, #1
 8002928:	d1f5      	bne.n	8002916 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800292a:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800292c:	223f      	movs	r2, #63	@ 0x3f
  return HAL_OK;
 800292e:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 8002930:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002932:	fa02 f101 	lsl.w	r1, r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8002936:	2201      	movs	r2, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002938:	60a9      	str	r1, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 800293a:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800293e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002942:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002944:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002946:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8002948:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800294a:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800294c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002950:	2300      	movs	r3, #0
 8002952:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002956:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002958:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800295a:	2a00      	cmp	r2, #0
 800295c:	d1d2      	bne.n	8002904 <HAL_DMA_Abort+0x38>
 800295e:	e7d5      	b.n	800290c <HAL_DMA_Abort+0x40>

08002960 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002960:	f890 2035 	ldrb.w	r2, [r0, #53]	@ 0x35
{
 8002964:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002966:	2a02      	cmp	r2, #2
 8002968:	d003      	beq.n	8002972 <HAL_DMA_Abort_IT+0x12>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296a:	2280      	movs	r2, #128	@ 0x80
    return HAL_ERROR;
 800296c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002970:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002972:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002974:	2105      	movs	r1, #5
  }

  return HAL_OK;
 8002976:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8002978:	f883 1035 	strb.w	r1, [r3, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 800297c:	6813      	ldr	r3, [r2, #0]
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6013      	str	r3, [r2, #0]
}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop

08002988 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002988:	4aac      	ldr	r2, [pc, #688]	@ (8002c3c <HAL_GPIO_Init+0x2b4>)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800298a:	680b      	ldr	r3, [r1, #0]
 800298c:	4290      	cmp	r0, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 800298e:	f04f 0200 	mov.w	r2, #0
{
 8002992:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002996:	b087      	sub	sp, #28
 8002998:	f000 80e3 	beq.w	8002b62 <HAL_GPIO_Init+0x1da>
    ioposition = ((uint32_t)0x01) << position;
 800299c:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029a0:	f8df 829c 	ldr.w	r8, [pc, #668]	@ 8002c40 <HAL_GPIO_Init+0x2b8>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029a4:	468a      	mov	sl, r1
 80029a6:	e003      	b.n	80029b0 <HAL_GPIO_Init+0x28>
  for(position = 0; position < GPIO_NUMBER; position++)
 80029a8:	3201      	adds	r2, #1
 80029aa:	2a10      	cmp	r2, #16
 80029ac:	f000 80ad 	beq.w	8002b0a <HAL_GPIO_Init+0x182>
    ioposition = ((uint32_t)0x01) << position;
 80029b0:	fa0b f102 	lsl.w	r1, fp, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029b4:	ea01 0603 	and.w	r6, r1, r3
    if(iocurrent == ioposition)
 80029b8:	4399      	bics	r1, r3
 80029ba:	d1f5      	bne.n	80029a8 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029bc:	f8da 4004 	ldr.w	r4, [sl, #4]
 80029c0:	0051      	lsls	r1, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80029c2:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029c4:	f004 0c03 	and.w	ip, r4, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80029c8:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029ca:	f10c 37ff 	add.w	r7, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80029ce:	43ed      	mvns	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029d0:	2f01      	cmp	r7, #1
 80029d2:	d95b      	bls.n	8002a8c <HAL_GPIO_Init+0x104>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d4:	f1bc 0f03 	cmp.w	ip, #3
 80029d8:	f040 81c9 	bne.w	8002d6e <HAL_GPIO_Init+0x3e6>
      temp = GPIOx->MODER;
 80029dc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80029de:	fa0c f101 	lsl.w	r1, ip, r1
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029e2:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80029e6:	ea05 0507 	and.w	r5, r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80029ea:	ea41 0105 	orr.w	r1, r1, r5
      GPIOx->MODER = temp;
 80029ee:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029f0:	d0da      	beq.n	80029a8 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f2:	4d94      	ldr	r5, [pc, #592]	@ (8002c44 <HAL_GPIO_Init+0x2bc>)
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029f4:	f002 0703 	and.w	r7, r2, #3
 80029f8:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fc:	6c69      	ldr	r1, [r5, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029fe:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a00:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a04:	fa0c fc07 	lsl.w	ip, ip, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a08:	6469      	str	r1, [r5, #68]	@ 0x44
 8002a0a:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8002a0c:	f022 0503 	bic.w	r5, r2, #3
 8002a10:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8002a14:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8002a18:	f505 359c 	add.w	r5, r5, #79872	@ 0x13800
 8002a1c:	9105      	str	r1, [sp, #20]
 8002a1e:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 8002a20:	68a9      	ldr	r1, [r5, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a22:	ea21 010c 	bic.w	r1, r1, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a26:	f8df c220 	ldr.w	ip, [pc, #544]	@ 8002c48 <HAL_GPIO_Init+0x2c0>
 8002a2a:	4560      	cmp	r0, ip
 8002a2c:	d070      	beq.n	8002b10 <HAL_GPIO_Init+0x188>
 8002a2e:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8002c4c <HAL_GPIO_Init+0x2c4>
 8002a32:	4560      	cmp	r0, ip
 8002a34:	f000 8171 	beq.w	8002d1a <HAL_GPIO_Init+0x392>
 8002a38:	f8df c214 	ldr.w	ip, [pc, #532]	@ 8002c50 <HAL_GPIO_Init+0x2c8>
 8002a3c:	4560      	cmp	r0, ip
 8002a3e:	f000 8172 	beq.w	8002d26 <HAL_GPIO_Init+0x39e>
 8002a42:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8002c54 <HAL_GPIO_Init+0x2cc>
 8002a46:	4560      	cmp	r0, ip
 8002a48:	f000 8179 	beq.w	8002d3e <HAL_GPIO_Init+0x3b6>
 8002a4c:	f8df c208 	ldr.w	ip, [pc, #520]	@ 8002c58 <HAL_GPIO_Init+0x2d0>
 8002a50:	4560      	cmp	r0, ip
 8002a52:	f000 817a 	beq.w	8002d4a <HAL_GPIO_Init+0x3c2>
 8002a56:	f8df c204 	ldr.w	ip, [pc, #516]	@ 8002c5c <HAL_GPIO_Init+0x2d4>
 8002a5a:	4560      	cmp	r0, ip
 8002a5c:	f000 8169 	beq.w	8002d32 <HAL_GPIO_Init+0x3aa>
 8002a60:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 8002c60 <HAL_GPIO_Init+0x2d8>
 8002a64:	4560      	cmp	r0, ip
 8002a66:	f000 8176 	beq.w	8002d56 <HAL_GPIO_Init+0x3ce>
 8002a6a:	f8df c1f8 	ldr.w	ip, [pc, #504]	@ 8002c64 <HAL_GPIO_Init+0x2dc>
 8002a6e:	4560      	cmp	r0, ip
 8002a70:	f000 8177 	beq.w	8002d62 <HAL_GPIO_Init+0x3da>
 8002a74:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 8002c68 <HAL_GPIO_Init+0x2e0>
 8002a78:	4560      	cmp	r0, ip
 8002a7a:	bf0c      	ite	eq
 8002a7c:	f04f 0c09 	moveq.w	ip, #9
 8002a80:	f04f 0c0a 	movne.w	ip, #10
 8002a84:	fa0c f707 	lsl.w	r7, ip, r7
 8002a88:	4339      	orrs	r1, r7
 8002a8a:	e046      	b.n	8002b1a <HAL_GPIO_Init+0x192>
        temp = GPIOx->OSPEEDR; 
 8002a8c:	6887      	ldr	r7, [r0, #8]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a8e:	f1bc 0f02 	cmp.w	ip, #2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002a92:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8002a96:	f8da 700c 	ldr.w	r7, [sl, #12]
 8002a9a:	fa07 f701 	lsl.w	r7, r7, r1
 8002a9e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002aa2:	6087      	str	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aa4:	f3c4 1700 	ubfx	r7, r4, #4, #1
        temp = GPIOx->OTYPER;
 8002aa8:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aac:	fa07 f702 	lsl.w	r7, r7, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ab0:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ab4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002ab8:	6047      	str	r7, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002aba:	f8da 7008 	ldr.w	r7, [sl, #8]
        temp = GPIOx->PUPDR;
 8002abe:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ac2:	fa07 f701 	lsl.w	r7, r7, r1
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ac6:	ea0e 0e05 	and.w	lr, lr, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002aca:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002ace:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ad0:	d184      	bne.n	80029dc <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3];
 8002ad2:	ea4f 09d2 	mov.w	r9, r2, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ad6:	f002 0e07 	and.w	lr, r2, #7
 8002ada:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8002ade:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8002ae2:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8002ae6:	9701      	str	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ae8:	f8da 7010 	ldr.w	r7, [sl, #16]
 8002aec:	fa07 f70e 	lsl.w	r7, r7, lr
 8002af0:	9702      	str	r7, [sp, #8]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002af2:	270f      	movs	r7, #15
 8002af4:	fa07 fe0e 	lsl.w	lr, r7, lr
 8002af8:	9f01      	ldr	r7, [sp, #4]
 8002afa:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002afe:	9f02      	ldr	r7, [sp, #8]
 8002b00:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3] = temp;
 8002b04:	f8c9 7020 	str.w	r7, [r9, #32]
 8002b08:	e768      	b.n	80029dc <HAL_GPIO_Init+0x54>
        }
        EXTI->IMR = temp;
      }
    }
  }
}
 8002b0a:	b007      	add	sp, #28
 8002b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002b10:	f04f 0c01 	mov.w	ip, #1
 8002b14:	fa0c f707 	lsl.w	r7, ip, r7
 8002b18:	4339      	orrs	r1, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b1a:	60a9      	str	r1, [r5, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b1c:	02e7      	lsls	r7, r4, #11
        temp = EXTI->RTSR;
 8002b1e:	f8d8 1008 	ldr.w	r1, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 8002b22:	ea6f 0506 	mvn.w	r5, r6
          temp |= iocurrent;
 8002b26:	bf4c      	ite	mi
 8002b28:	4331      	orrmi	r1, r6
        temp &= ~((uint32_t)iocurrent);
 8002b2a:	4029      	andpl	r1, r5
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b2c:	02a7      	lsls	r7, r4, #10
        EXTI->RTSR = temp;
 8002b2e:	f8c8 1008 	str.w	r1, [r8, #8]
        temp = EXTI->FTSR;
 8002b32:	f8d8 100c 	ldr.w	r1, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
 8002b36:	bf54      	ite	pl
 8002b38:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002b3a:	4331      	orrmi	r1, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b3c:	03a7      	lsls	r7, r4, #14
        EXTI->FTSR = temp;
 8002b3e:	f8c8 100c 	str.w	r1, [r8, #12]
        temp = EXTI->EMR;
 8002b42:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
 8002b46:	bf54      	ite	pl
 8002b48:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002b4a:	4331      	orrmi	r1, r6
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b4c:	03e4      	lsls	r4, r4, #15
        EXTI->EMR = temp;
 8002b4e:	f8c8 1004 	str.w	r1, [r8, #4]
        temp = EXTI->IMR;
 8002b52:	f8d8 1000 	ldr.w	r1, [r8]
        temp &= ~((uint32_t)iocurrent);
 8002b56:	bf54      	ite	pl
 8002b58:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002b5a:	4331      	orrmi	r1, r6
        EXTI->IMR = temp;
 8002b5c:	f8c8 1000 	str.w	r1, [r8]
 8002b60:	e722      	b.n	80029a8 <HAL_GPIO_Init+0x20>
    ioposition = ((uint32_t)0x01) << position;
 8002b62:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b66:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 8002c44 <HAL_GPIO_Init+0x2bc>
        temp = EXTI->RTSR;
 8002b6a:	4f35      	ldr	r7, [pc, #212]	@ (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002b6c:	e002      	b.n	8002b74 <HAL_GPIO_Init+0x1ec>
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b6e:	3201      	adds	r2, #1
 8002b70:	2a10      	cmp	r2, #16
 8002b72:	d0ca      	beq.n	8002b0a <HAL_GPIO_Init+0x182>
    ioposition = ((uint32_t)0x01) << position;
 8002b74:	fa0a f402 	lsl.w	r4, sl, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b78:	ea03 0604 	and.w	r6, r3, r4
    if(iocurrent == ioposition)
 8002b7c:	439c      	bics	r4, r3
 8002b7e:	d1f6      	bne.n	8002b6e <HAL_GPIO_Init+0x1e6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b80:	684d      	ldr	r5, [r1, #4]
 8002b82:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b84:	f04f 0c03 	mov.w	ip, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b88:	f005 0803 	and.w	r8, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b8c:	fa0c fc04 	lsl.w	ip, ip, r4
 8002b90:	ea6f 090c 	mvn.w	r9, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b94:	f108 3cff 	add.w	ip, r8, #4294967295
 8002b98:	f1bc 0f01 	cmp.w	ip, #1
 8002b9c:	d966      	bls.n	8002c6c <HAL_GPIO_Init+0x2e4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b9e:	f1b8 0f03 	cmp.w	r8, #3
 8002ba2:	f040 80ee 	bne.w	8002d82 <HAL_GPIO_Init+0x3fa>
      temp = GPIOx->MODER;
 8002ba6:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002baa:	fa08 f404 	lsl.w	r4, r8, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bae:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bb2:	ea0c 0c09 	and.w	ip, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002bb6:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8002bba:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bbc:	d0d7      	beq.n	8002b6e <HAL_GPIO_Init+0x1e6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbe:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8002bc2:	f022 0c03 	bic.w	ip, r2, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bc6:	f04f 0e0f 	mov.w	lr, #15
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bca:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002bd2:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 8002bd6:	f8cb 4044 	str.w	r4, [fp, #68]	@ 0x44
 8002bda:	f50c 3c9c 	add.w	ip, ip, #79872	@ 0x13800
 8002bde:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8002be2:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8002be6:	9405      	str	r4, [sp, #20]
 8002be8:	9c05      	ldr	r4, [sp, #20]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bea:	f002 0403 	and.w	r4, r2, #3
 8002bee:	ea4f 0484 	mov.w	r4, r4, lsl #2
 8002bf2:	fa0e f404 	lsl.w	r4, lr, r4
        temp = SYSCFG->EXTICR[position >> 2];
 8002bf6:	f8dc e008 	ldr.w	lr, [ip, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bfa:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 8002bfe:	f8cc 4008 	str.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
 8002c02:	ea6f 0c06 	mvn.w	ip, r6
        temp = EXTI->RTSR;
 8002c06:	68bc      	ldr	r4, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c08:	f040 8085 	bne.w	8002d16 <HAL_GPIO_Init+0x38e>
        temp &= ~((uint32_t)iocurrent);
 8002c0c:	ea04 040c 	and.w	r4, r4, ip
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c10:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 8002c14:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 8002c16:	68fc      	ldr	r4, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c18:	d17b      	bne.n	8002d12 <HAL_GPIO_Init+0x38a>
        temp &= ~((uint32_t)iocurrent);
 8002c1a:	ea0c 0404 	and.w	r4, ip, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c1e:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 8002c22:	60fc      	str	r4, [r7, #12]
        temp = EXTI->EMR;
 8002c24:	687c      	ldr	r4, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c26:	d172      	bne.n	8002d0e <HAL_GPIO_Init+0x386>
        temp &= ~((uint32_t)iocurrent);
 8002c28:	ea0c 0404 	and.w	r4, ip, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c2c:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 8002c2e:	607c      	str	r4, [r7, #4]
        temp = EXTI->IMR;
 8002c30:	683c      	ldr	r4, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c32:	d46a      	bmi.n	8002d0a <HAL_GPIO_Init+0x382>
        temp &= ~((uint32_t)iocurrent);
 8002c34:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->IMR = temp;
 8002c38:	603c      	str	r4, [r7, #0]
 8002c3a:	e798      	b.n	8002b6e <HAL_GPIO_Init+0x1e6>
 8002c3c:	40020000 	.word	0x40020000
 8002c40:	40013c00 	.word	0x40013c00
 8002c44:	40023800 	.word	0x40023800
 8002c48:	40020400 	.word	0x40020400
 8002c4c:	40020800 	.word	0x40020800
 8002c50:	40020c00 	.word	0x40020c00
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40021400 	.word	0x40021400
 8002c5c:	40021800 	.word	0x40021800
 8002c60:	40021c00 	.word	0x40021c00
 8002c64:	40022000 	.word	0x40022000
 8002c68:	40022400 	.word	0x40022400
        temp = GPIOx->OSPEEDR; 
 8002c6c:	f8d0 e008 	ldr.w	lr, [r0, #8]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c70:	f1b8 0f02 	cmp.w	r8, #2
        temp |= (GPIO_Init->Speed << (position * 2));
 8002c74:	f8d1 c00c 	ldr.w	ip, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002c78:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2));
 8002c7c:	fa0c fc04 	lsl.w	ip, ip, r4
 8002c80:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 8002c84:	f8c0 c008 	str.w	ip, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c88:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp = GPIOx->OTYPER;
 8002c8c:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c90:	fa0c fc02 	lsl.w	ip, ip, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c94:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c98:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 8002c9c:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8002ca0:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ca4:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ca8:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002cac:	fa0c fc04 	lsl.w	ip, ip, r4
 8002cb0:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->PUPDR = temp;
 8002cb4:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cb8:	f47f af75 	bne.w	8002ba6 <HAL_GPIO_Init+0x21e>
        temp = GPIOx->AFR[position >> 3];
 8002cbc:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
 8002cc0:	eb00 0c8e 	add.w	ip, r0, lr, lsl #2
 8002cc4:	f8cd c004 	str.w	ip, [sp, #4]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002cc8:	f002 0c07 	and.w	ip, r2, #7
 8002ccc:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8002cd0:	f8dd c004 	ldr.w	ip, [sp, #4]
 8002cd4:	f8dc c020 	ldr.w	ip, [ip, #32]
 8002cd8:	f8cd c008 	str.w	ip, [sp, #8]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002cdc:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8002ce0:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002ce4:	f8cd c00c 	str.w	ip, [sp, #12]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ce8:	f04f 0c0f 	mov.w	ip, #15
 8002cec:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002cf0:	f8dd e008 	ldr.w	lr, [sp, #8]
 8002cf4:	ea2e 0c0c 	bic.w	ip, lr, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002cf8:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8002cfc:	ea4e 0c0c 	orr.w	ip, lr, ip
        GPIOx->AFR[position >> 3] = temp;
 8002d00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002d04:	f8ce c020 	str.w	ip, [lr, #32]
 8002d08:	e74d      	b.n	8002ba6 <HAL_GPIO_Init+0x21e>
          temp |= iocurrent;
 8002d0a:	4334      	orrs	r4, r6
 8002d0c:	e794      	b.n	8002c38 <HAL_GPIO_Init+0x2b0>
          temp |= iocurrent;
 8002d0e:	4334      	orrs	r4, r6
 8002d10:	e78c      	b.n	8002c2c <HAL_GPIO_Init+0x2a4>
          temp |= iocurrent;
 8002d12:	4334      	orrs	r4, r6
 8002d14:	e783      	b.n	8002c1e <HAL_GPIO_Init+0x296>
          temp |= iocurrent;
 8002d16:	4334      	orrs	r4, r6
 8002d18:	e77a      	b.n	8002c10 <HAL_GPIO_Init+0x288>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d1a:	f04f 0c02 	mov.w	ip, #2
 8002d1e:	fa0c f707 	lsl.w	r7, ip, r7
 8002d22:	4339      	orrs	r1, r7
 8002d24:	e6f9      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d26:	f04f 0c03 	mov.w	ip, #3
 8002d2a:	fa0c f707 	lsl.w	r7, ip, r7
 8002d2e:	4339      	orrs	r1, r7
 8002d30:	e6f3      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d32:	f04f 0c06 	mov.w	ip, #6
 8002d36:	fa0c f707 	lsl.w	r7, ip, r7
 8002d3a:	4339      	orrs	r1, r7
 8002d3c:	e6ed      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d3e:	f04f 0c04 	mov.w	ip, #4
 8002d42:	fa0c f707 	lsl.w	r7, ip, r7
 8002d46:	4339      	orrs	r1, r7
 8002d48:	e6e7      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d4a:	f04f 0c05 	mov.w	ip, #5
 8002d4e:	fa0c f707 	lsl.w	r7, ip, r7
 8002d52:	4339      	orrs	r1, r7
 8002d54:	e6e1      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d56:	f04f 0c07 	mov.w	ip, #7
 8002d5a:	fa0c f707 	lsl.w	r7, ip, r7
 8002d5e:	4339      	orrs	r1, r7
 8002d60:	e6db      	b.n	8002b1a <HAL_GPIO_Init+0x192>
 8002d62:	f04f 0c08 	mov.w	ip, #8
 8002d66:	fa0c f707 	lsl.w	r7, ip, r7
 8002d6a:	4339      	orrs	r1, r7
 8002d6c:	e6d5      	b.n	8002b1a <HAL_GPIO_Init+0x192>
        temp = GPIOx->PUPDR;
 8002d6e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d70:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d74:	f8da 7008 	ldr.w	r7, [sl, #8]
 8002d78:	408f      	lsls	r7, r1
 8002d7a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002d7e:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d80:	e62c      	b.n	80029dc <HAL_GPIO_Init+0x54>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d82:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8002d86:	fa0c fe04 	lsl.w	lr, ip, r4
 8002d8a:	46f4      	mov	ip, lr
        temp = GPIOx->PUPDR;
 8002d8c:	f8df e018 	ldr.w	lr, [pc, #24]	@ 8002da8 <HAL_GPIO_Init+0x420>
 8002d90:	f8de e00c 	ldr.w	lr, [lr, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d94:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d98:	ea4c 0e0e 	orr.w	lr, ip, lr
        GPIOx->PUPDR = temp;
 8002d9c:	f8df c008 	ldr.w	ip, [pc, #8]	@ 8002da8 <HAL_GPIO_Init+0x420>
 8002da0:	f8cc e00c 	str.w	lr, [ip, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002da4:	e6ff      	b.n	8002ba6 <HAL_GPIO_Init+0x21e>
 8002da6:	bf00      	nop
 8002da8:	40020000 	.word	0x40020000

08002dac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dac:	b902      	cbnz	r2, 8002db0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002dae:	0409      	lsls	r1, r1, #16
 8002db0:	6181      	str	r1, [r0, #24]
  }
}
 8002db2:	4770      	bx	lr

08002db4 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002db4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e20 <HAL_PWREx_EnableOverDrive+0x6c>)
 8002db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002db8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
{
 8002dbc:	b530      	push	{r4, r5, lr}
 8002dbe:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dc4:	4c17      	ldr	r4, [pc, #92]	@ (8002e24 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dca:	9301      	str	r3, [sp, #4]
 8002dcc:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dce:	6823      	ldr	r3, [r4, #0]
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd4:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dd6:	f7ff fc7f 	bl	80026d8 <HAL_GetTick>
 8002dda:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ddc:	e005      	b.n	8002dea <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002dde:	f7ff fc7b 	bl	80026d8 <HAL_GetTick>
 8002de2:	1b40      	subs	r0, r0, r5
 8002de4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002de8:	d817      	bhi.n	8002e1a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002dea:	6863      	ldr	r3, [r4, #4]
 8002dec:	03da      	lsls	r2, r3, #15
 8002dee:	d5f6      	bpl.n	8002dde <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002df0:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002df2:	4d0c      	ldr	r5, [pc, #48]	@ (8002e24 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df8:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002dfa:	f7ff fc6d 	bl	80026d8 <HAL_GetTick>
 8002dfe:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e00:	e005      	b.n	8002e0e <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e02:	f7ff fc69 	bl	80026d8 <HAL_GetTick>
 8002e06:	1b00      	subs	r0, r0, r4
 8002e08:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002e0c:	d805      	bhi.n	8002e1a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e0e:	686b      	ldr	r3, [r5, #4]
 8002e10:	039b      	lsls	r3, r3, #14
 8002e12:	d5f6      	bpl.n	8002e02 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8002e14:	2000      	movs	r0, #0
}
 8002e16:	b003      	add	sp, #12
 8002e18:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8002e1a:	2003      	movs	r0, #3
}
 8002e1c:	b003      	add	sp, #12
 8002e1e:	bd30      	pop	{r4, r5, pc}
 8002e20:	40023800 	.word	0x40023800
 8002e24:	40007000 	.word	0x40007000

08002e28 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	f000 81bd 	beq.w	80031a8 <HAL_RCC_OscConfig+0x380>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e2e:	6803      	ldr	r3, [r0, #0]
{
 8002e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e34:	07dd      	lsls	r5, r3, #31
{
 8002e36:	b082      	sub	sp, #8
 8002e38:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e3a:	d535      	bpl.n	8002ea8 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e3c:	499a      	ldr	r1, [pc, #616]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002e3e:	688a      	ldr	r2, [r1, #8]
 8002e40:	f002 020c 	and.w	r2, r2, #12
 8002e44:	2a04      	cmp	r2, #4
 8002e46:	f000 80e0 	beq.w	800300a <HAL_RCC_OscConfig+0x1e2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e4a:	688a      	ldr	r2, [r1, #8]
 8002e4c:	f002 020c 	and.w	r2, r2, #12
 8002e50:	2a08      	cmp	r2, #8
 8002e52:	f000 80d6 	beq.w	8003002 <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e56:	6863      	ldr	r3, [r4, #4]
 8002e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e5c:	d010      	beq.n	8002e80 <HAL_RCC_OscConfig+0x58>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80fd 	beq.w	800305e <HAL_RCC_OscConfig+0x236>
 8002e64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e68:	4b8f      	ldr	r3, [pc, #572]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	f000 818c 	beq.w	8003188 <HAL_RCC_OscConfig+0x360>
 8002e70:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e7c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7e:	e004      	b.n	8002e8a <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e80:	4a89      	ldr	r2, [pc, #548]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002e82:	6813      	ldr	r3, [r2, #0]
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e88:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8a:	f7ff fc25 	bl	80026d8 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8e:	4e86      	ldr	r6, [pc, #536]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 8002e90:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e92:	e005      	b.n	8002ea0 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e94:	f7ff fc20 	bl	80026d8 <HAL_GetTick>
 8002e98:	1b40      	subs	r0, r0, r5
 8002e9a:	2864      	cmp	r0, #100	@ 0x64
 8002e9c:	f200 80db 	bhi.w	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea0:	6833      	ldr	r3, [r6, #0]
 8002ea2:	039b      	lsls	r3, r3, #14
 8002ea4:	d5f6      	bpl.n	8002e94 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	079d      	lsls	r5, r3, #30
 8002eaa:	d527      	bpl.n	8002efc <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eac:	4a7e      	ldr	r2, [pc, #504]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002eae:	6891      	ldr	r1, [r2, #8]
 8002eb0:	f011 0f0c 	tst.w	r1, #12
 8002eb4:	d07e      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x18c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eb6:	6891      	ldr	r1, [r2, #8]
 8002eb8:	f001 010c 	and.w	r1, r1, #12
 8002ebc:	2908      	cmp	r1, #8
 8002ebe:	d076      	beq.n	8002fae <HAL_RCC_OscConfig+0x186>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ec0:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec2:	4d79      	ldr	r5, [pc, #484]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 8104 	beq.w	80030d2 <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_HSI_ENABLE();
 8002eca:	682b      	ldr	r3, [r5, #0]
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed2:	f7ff fc01 	bl	80026d8 <HAL_GetTick>
 8002ed6:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed8:	e005      	b.n	8002ee6 <HAL_RCC_OscConfig+0xbe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eda:	f7ff fbfd 	bl	80026d8 <HAL_GetTick>
 8002ede:	1b80      	subs	r0, r0, r6
 8002ee0:	2802      	cmp	r0, #2
 8002ee2:	f200 80b8 	bhi.w	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee6:	682b      	ldr	r3, [r5, #0]
 8002ee8:	079f      	lsls	r7, r3, #30
 8002eea:	d5f6      	bpl.n	8002eda <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eec:	682b      	ldr	r3, [r5, #0]
 8002eee:	6922      	ldr	r2, [r4, #16]
 8002ef0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002ef4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ef8:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	071a      	lsls	r2, r3, #28
 8002efe:	d41f      	bmi.n	8002f40 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	075e      	lsls	r6, r3, #29
 8002f02:	d534      	bpl.n	8002f6e <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f04:	4b68      	ldr	r3, [pc, #416]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002f06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f08:	00d5      	lsls	r5, r2, #3
 8002f0a:	d56f      	bpl.n	8002fec <HAL_RCC_OscConfig+0x1c4>
  FlagStatus pwrclkchanged = RESET;
 8002f0c:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f0e:	4e67      	ldr	r6, [pc, #412]	@ (80030ac <HAL_RCC_OscConfig+0x284>)
 8002f10:	6833      	ldr	r3, [r6, #0]
 8002f12:	05d8      	lsls	r0, r3, #23
 8002f14:	f140 808f 	bpl.w	8003036 <HAL_RCC_OscConfig+0x20e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f18:	68a3      	ldr	r3, [r4, #8]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	f000 80eb 	beq.w	80030f6 <HAL_RCC_OscConfig+0x2ce>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 80b2 	beq.w	800308a <HAL_RCC_OscConfig+0x262>
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	4b5f      	ldr	r3, [pc, #380]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002f2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f2c:	f000 8134 	beq.w	8003198 <HAL_RCC_OscConfig+0x370>
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	671a      	str	r2, [r3, #112]	@ 0x70
 8002f36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f38:	f022 0204 	bic.w	r2, r2, #4
 8002f3c:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f3e:	e0df      	b.n	8003100 <HAL_RCC_OscConfig+0x2d8>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f40:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8002f42:	4d59      	ldr	r5, [pc, #356]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d040      	beq.n	8002fca <HAL_RCC_OscConfig+0x1a2>
      __HAL_RCC_LSI_ENABLE();
 8002f48:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002f4a:	f043 0301 	orr.w	r3, r3, #1
 8002f4e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8002f50:	f7ff fbc2 	bl	80026d8 <HAL_GetTick>
 8002f54:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f56:	e004      	b.n	8002f62 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f58:	f7ff fbbe 	bl	80026d8 <HAL_GetTick>
 8002f5c:	1b80      	subs	r0, r0, r6
 8002f5e:	2802      	cmp	r0, #2
 8002f60:	d879      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002f64:	079b      	lsls	r3, r3, #30
 8002f66:	d5f7      	bpl.n	8002f58 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	075e      	lsls	r6, r3, #29
 8002f6c:	d4ca      	bmi.n	8002f04 <HAL_RCC_OscConfig+0xdc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f6e:	69a3      	ldr	r3, [r4, #24]
 8002f70:	b1cb      	cbz	r3, 8002fa6 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f72:	4d4d      	ldr	r5, [pc, #308]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002f74:	68aa      	ldr	r2, [r5, #8]
 8002f76:	f002 020c 	and.w	r2, r2, #12
 8002f7a:	2a08      	cmp	r2, #8
 8002f7c:	f000 80d3 	beq.w	8003126 <HAL_RCC_OscConfig+0x2fe>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f80:	2b02      	cmp	r3, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f82:	682b      	ldr	r3, [r5, #0]
 8002f84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f88:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f8a:	f000 810f 	beq.w	80031ac <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7ff fba3 	bl	80026d8 <HAL_GetTick>
 8002f92:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f94:	e004      	b.n	8002fa0 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f96:	f7ff fb9f 	bl	80026d8 <HAL_GetTick>
 8002f9a:	1b00      	subs	r0, r0, r4
 8002f9c:	2802      	cmp	r0, #2
 8002f9e:	d85a      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa0:	682b      	ldr	r3, [r5, #0]
 8002fa2:	019b      	lsls	r3, r3, #6
 8002fa4:	d4f7      	bmi.n	8002f96 <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002fa6:	2000      	movs	r0, #0
}
 8002fa8:	b002      	add	sp, #8
 8002faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fae:	6852      	ldr	r2, [r2, #4]
 8002fb0:	0251      	lsls	r1, r2, #9
 8002fb2:	d485      	bmi.n	8002ec0 <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb4:	4a3c      	ldr	r2, [pc, #240]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	0792      	lsls	r2, r2, #30
 8002fba:	d530      	bpl.n	800301e <HAL_RCC_OscConfig+0x1f6>
 8002fbc:	68e2      	ldr	r2, [r4, #12]
 8002fbe:	2a01      	cmp	r2, #1
 8002fc0:	d02d      	beq.n	800301e <HAL_RCC_OscConfig+0x1f6>
    return HAL_ERROR;
 8002fc2:	2001      	movs	r0, #1
}
 8002fc4:	b002      	add	sp, #8
 8002fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002fca:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8002fd2:	f7ff fb81 	bl	80026d8 <HAL_GetTick>
 8002fd6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd8:	e004      	b.n	8002fe4 <HAL_RCC_OscConfig+0x1bc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fda:	f7ff fb7d 	bl	80026d8 <HAL_GetTick>
 8002fde:	1b80      	subs	r0, r0, r6
 8002fe0:	2802      	cmp	r0, #2
 8002fe2:	d838      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002fe6:	079f      	lsls	r7, r3, #30
 8002fe8:	d4f7      	bmi.n	8002fda <HAL_RCC_OscConfig+0x1b2>
 8002fea:	e7bd      	b.n	8002f68 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8002fee:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002ff4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ffc:	9301      	str	r3, [sp, #4]
 8002ffe:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003000:	e785      	b.n	8002f0e <HAL_RCC_OscConfig+0xe6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003002:	684a      	ldr	r2, [r1, #4]
 8003004:	0251      	lsls	r1, r2, #9
 8003006:	f57f af26 	bpl.w	8002e56 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800300a:	4a27      	ldr	r2, [pc, #156]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 800300c:	6812      	ldr	r2, [r2, #0]
 800300e:	0392      	lsls	r2, r2, #14
 8003010:	f57f af4a 	bpl.w	8002ea8 <HAL_RCC_OscConfig+0x80>
 8003014:	6862      	ldr	r2, [r4, #4]
 8003016:	2a00      	cmp	r2, #0
 8003018:	f47f af46 	bne.w	8002ea8 <HAL_RCC_OscConfig+0x80>
 800301c:	e7d1      	b.n	8002fc2 <HAL_RCC_OscConfig+0x19a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301e:	4922      	ldr	r1, [pc, #136]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8003020:	6920      	ldr	r0, [r4, #16]
 8003022:	680a      	ldr	r2, [r1, #0]
 8003024:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8003028:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800302c:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800302e:	071a      	lsls	r2, r3, #28
 8003030:	f57f af66 	bpl.w	8002f00 <HAL_RCC_OscConfig+0xd8>
 8003034:	e784      	b.n	8002f40 <HAL_RCC_OscConfig+0x118>
      PWR->CR1 |= PWR_CR1_DBP;
 8003036:	6833      	ldr	r3, [r6, #0]
 8003038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800303c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800303e:	f7ff fb4b 	bl	80026d8 <HAL_GetTick>
 8003042:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003044:	6833      	ldr	r3, [r6, #0]
 8003046:	05d9      	lsls	r1, r3, #23
 8003048:	f53f af66 	bmi.w	8002f18 <HAL_RCC_OscConfig+0xf0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800304c:	f7ff fb44 	bl	80026d8 <HAL_GetTick>
 8003050:	1bc0      	subs	r0, r0, r7
 8003052:	2864      	cmp	r0, #100	@ 0x64
 8003054:	d9f6      	bls.n	8003044 <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 8003056:	2003      	movs	r0, #3
}
 8003058:	b002      	add	sp, #8
 800305a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305e:	4d12      	ldr	r5, [pc, #72]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
 8003060:	682b      	ldr	r3, [r5, #0]
 8003062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003066:	602b      	str	r3, [r5, #0]
 8003068:	682b      	ldr	r3, [r5, #0]
 800306a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800306e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003070:	f7ff fb32 	bl	80026d8 <HAL_GetTick>
 8003074:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	e004      	b.n	8003082 <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003078:	f7ff fb2e 	bl	80026d8 <HAL_GetTick>
 800307c:	1b80      	subs	r0, r0, r6
 800307e:	2864      	cmp	r0, #100	@ 0x64
 8003080:	d8e9      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003082:	682b      	ldr	r3, [r5, #0]
 8003084:	039f      	lsls	r7, r3, #14
 8003086:	d4f7      	bmi.n	8003078 <HAL_RCC_OscConfig+0x250>
 8003088:	e70d      	b.n	8002ea6 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308a:	4e07      	ldr	r6, [pc, #28]	@ (80030a8 <HAL_RCC_OscConfig+0x280>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003090:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	6733      	str	r3, [r6, #112]	@ 0x70
 8003098:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800309a:	f023 0304 	bic.w	r3, r3, #4
 800309e:	6733      	str	r3, [r6, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80030a0:	f7ff fb1a 	bl	80026d8 <HAL_GetTick>
 80030a4:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x292>
 80030a8:	40023800 	.word	0x40023800
 80030ac:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b0:	f7ff fb12 	bl	80026d8 <HAL_GetTick>
 80030b4:	1bc0      	subs	r0, r0, r7
 80030b6:	4540      	cmp	r0, r8
 80030b8:	d8cd      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ba:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80030bc:	079b      	lsls	r3, r3, #30
 80030be:	d4f7      	bmi.n	80030b0 <HAL_RCC_OscConfig+0x288>
    if (pwrclkchanged == SET)
 80030c0:	2d00      	cmp	r5, #0
 80030c2:	f43f af54 	beq.w	8002f6e <HAL_RCC_OscConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c6:	4a52      	ldr	r2, [pc, #328]	@ (8003210 <HAL_RCC_OscConfig+0x3e8>)
 80030c8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80030ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d0:	e74d      	b.n	8002f6e <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 80030d2:	682b      	ldr	r3, [r5, #0]
 80030d4:	f023 0301 	bic.w	r3, r3, #1
 80030d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80030da:	f7ff fafd 	bl	80026d8 <HAL_GetTick>
 80030de:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e0:	e004      	b.n	80030ec <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e2:	f7ff faf9 	bl	80026d8 <HAL_GetTick>
 80030e6:	1b80      	subs	r0, r0, r6
 80030e8:	2802      	cmp	r0, #2
 80030ea:	d8b4      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ec:	682b      	ldr	r3, [r5, #0]
 80030ee:	0799      	lsls	r1, r3, #30
 80030f0:	d4f7      	bmi.n	80030e2 <HAL_RCC_OscConfig+0x2ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	e702      	b.n	8002efc <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f6:	4a46      	ldr	r2, [pc, #280]	@ (8003210 <HAL_RCC_OscConfig+0x3e8>)
 80030f8:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003100:	f7ff faea 	bl	80026d8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003104:	4f42      	ldr	r7, [pc, #264]	@ (8003210 <HAL_RCC_OscConfig+0x3e8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003106:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800310a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800310c:	e004      	b.n	8003118 <HAL_RCC_OscConfig+0x2f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310e:	f7ff fae3 	bl	80026d8 <HAL_GetTick>
 8003112:	1b80      	subs	r0, r0, r6
 8003114:	4540      	cmp	r0, r8
 8003116:	d89e      	bhi.n	8003056 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003118:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800311a:	079a      	lsls	r2, r3, #30
 800311c:	d5f7      	bpl.n	800310e <HAL_RCC_OscConfig+0x2e6>
    if (pwrclkchanged == SET)
 800311e:	2d00      	cmp	r5, #0
 8003120:	f43f af25 	beq.w	8002f6e <HAL_RCC_OscConfig+0x146>
 8003124:	e7cf      	b.n	80030c6 <HAL_RCC_OscConfig+0x29e>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003126:	2b01      	cmp	r3, #1
      pll_config = RCC->PLLCFGR;
 8003128:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800312a:	f43f af4a 	beq.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003132:	69e1      	ldr	r1, [r4, #28]
 8003134:	428b      	cmp	r3, r1
 8003136:	f47f af44 	bne.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800313a:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800313e:	6a21      	ldr	r1, [r4, #32]
 8003140:	428b      	cmp	r3, r1
 8003142:	f47f af3e 	bne.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003146:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800314a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800314c:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800314e:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8003152:	f47f af36 	bne.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003156:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003158:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 800315c:	085b      	lsrs	r3, r3, #1
 800315e:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003160:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8003164:	f47f af2d 	bne.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003168:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 800316c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800316e:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8003172:	f47f af26 	bne.w	8002fc2 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003176:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003178:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800317c:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 8003180:	bf14      	ite	ne
 8003182:	2001      	movne	r0, #1
 8003184:	2000      	moveq	r0, #0
 8003186:	e70f      	b.n	8002fa8 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003188:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003194:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003196:	e678      	b.n	8002e8a <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003198:	f042 0204 	orr.w	r2, r2, #4
 800319c:	671a      	str	r2, [r3, #112]	@ 0x70
 800319e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031a6:	e7ab      	b.n	8003100 <HAL_RCC_OscConfig+0x2d8>
    return HAL_ERROR;
 80031a8:	2001      	movs	r0, #1
}
 80031aa:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80031ac:	f7ff fa94 	bl	80026d8 <HAL_GetTick>
 80031b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b2:	e005      	b.n	80031c0 <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b4:	f7ff fa90 	bl	80026d8 <HAL_GetTick>
 80031b8:	1b80      	subs	r0, r0, r6
 80031ba:	2802      	cmp	r0, #2
 80031bc:	f63f af4b 	bhi.w	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c0:	682b      	ldr	r3, [r5, #0]
 80031c2:	0199      	lsls	r1, r3, #6
 80031c4:	d4f6      	bmi.n	80031b4 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031c6:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 80031ca:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80031d0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80031d4:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 80031d8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80031dc:	0852      	lsrs	r2, r2, #1
 80031de:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80031e2:	3a01      	subs	r2, #1
 80031e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80031e8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80031ea:	682b      	ldr	r3, [r5, #0]
 80031ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031f0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80031f2:	f7ff fa71 	bl	80026d8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f6:	4d06      	ldr	r5, [pc, #24]	@ (8003210 <HAL_RCC_OscConfig+0x3e8>)
        tickstart = HAL_GetTick();
 80031f8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031fa:	e005      	b.n	8003208 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031fc:	f7ff fa6c 	bl	80026d8 <HAL_GetTick>
 8003200:	1b00      	subs	r0, r0, r4
 8003202:	2802      	cmp	r0, #2
 8003204:	f63f af27 	bhi.w	8003056 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003208:	682b      	ldr	r3, [r5, #0]
 800320a:	019a      	lsls	r2, r3, #6
 800320c:	d5f6      	bpl.n	80031fc <HAL_RCC_OscConfig+0x3d4>
 800320e:	e6ca      	b.n	8002fa6 <HAL_RCC_OscConfig+0x17e>
 8003210:	40023800 	.word	0x40023800

08003214 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003214:	2800      	cmp	r0, #0
 8003216:	f000 80b3 	beq.w	8003380 <HAL_RCC_ClockConfig+0x16c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800321a:	4a61      	ldr	r2, [pc, #388]	@ (80033a0 <HAL_RCC_ClockConfig+0x18c>)
 800321c:	6813      	ldr	r3, [r2, #0]
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	428b      	cmp	r3, r1
{
 8003224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003228:	4604      	mov	r4, r0
 800322a:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800322c:	d20c      	bcs.n	8003248 <HAL_RCC_ClockConfig+0x34>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	6813      	ldr	r3, [r2, #0]
 8003230:	f023 030f 	bic.w	r3, r3, #15
 8003234:	430b      	orrs	r3, r1
 8003236:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003238:	6813      	ldr	r3, [r2, #0]
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	428b      	cmp	r3, r1
 8003240:	d002      	beq.n	8003248 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003242:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 8003244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003248:	6823      	ldr	r3, [r4, #0]
 800324a:	0798      	lsls	r0, r3, #30
 800324c:	d514      	bpl.n	8003278 <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800324e:	0759      	lsls	r1, r3, #29
 8003250:	d504      	bpl.n	800325c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003252:	4954      	ldr	r1, [pc, #336]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 8003254:	688a      	ldr	r2, [r1, #8]
 8003256:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 800325a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800325c:	071a      	lsls	r2, r3, #28
 800325e:	d504      	bpl.n	800326a <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003260:	4950      	ldr	r1, [pc, #320]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 8003262:	688a      	ldr	r2, [r1, #8]
 8003264:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003268:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800326a:	494e      	ldr	r1, [pc, #312]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 800326c:	68a0      	ldr	r0, [r4, #8]
 800326e:	688a      	ldr	r2, [r1, #8]
 8003270:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003274:	4302      	orrs	r2, r0
 8003276:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003278:	07df      	lsls	r7, r3, #31
 800327a:	d520      	bpl.n	80032be <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800327c:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327e:	4b49      	ldr	r3, [pc, #292]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003280:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003282:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003284:	d07e      	beq.n	8003384 <HAL_RCC_ClockConfig+0x170>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003286:	2a02      	cmp	r2, #2
 8003288:	d077      	beq.n	800337a <HAL_RCC_ClockConfig+0x166>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328a:	0799      	lsls	r1, r3, #30
 800328c:	d5d9      	bpl.n	8003242 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328e:	4e45      	ldr	r6, [pc, #276]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003290:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003294:	68b3      	ldr	r3, [r6, #8]
 8003296:	f023 0303 	bic.w	r3, r3, #3
 800329a:	4313      	orrs	r3, r2
 800329c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800329e:	f7ff fa1b 	bl	80026d8 <HAL_GetTick>
 80032a2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a4:	e004      	b.n	80032b0 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a6:	f7ff fa17 	bl	80026d8 <HAL_GetTick>
 80032aa:	1bc0      	subs	r0, r0, r7
 80032ac:	4540      	cmp	r0, r8
 80032ae:	d86c      	bhi.n	800338a <HAL_RCC_ClockConfig+0x176>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b0:	68b3      	ldr	r3, [r6, #8]
 80032b2:	6862      	ldr	r2, [r4, #4]
 80032b4:	f003 030c 	and.w	r3, r3, #12
 80032b8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80032bc:	d1f3      	bne.n	80032a6 <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032be:	4a38      	ldr	r2, [pc, #224]	@ (80033a0 <HAL_RCC_ClockConfig+0x18c>)
 80032c0:	6813      	ldr	r3, [r2, #0]
 80032c2:	f003 030f 	and.w	r3, r3, #15
 80032c6:	42ab      	cmp	r3, r5
 80032c8:	d909      	bls.n	80032de <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ca:	6813      	ldr	r3, [r2, #0]
 80032cc:	f023 030f 	bic.w	r3, r3, #15
 80032d0:	432b      	orrs	r3, r5
 80032d2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d4:	6813      	ldr	r3, [r2, #0]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	42ab      	cmp	r3, r5
 80032dc:	d1b1      	bne.n	8003242 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032de:	6823      	ldr	r3, [r4, #0]
 80032e0:	075a      	lsls	r2, r3, #29
 80032e2:	d506      	bpl.n	80032f2 <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e4:	492f      	ldr	r1, [pc, #188]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 80032e6:	68e0      	ldr	r0, [r4, #12]
 80032e8:	688a      	ldr	r2, [r1, #8]
 80032ea:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80032ee:	4302      	orrs	r2, r0
 80032f0:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f2:	071b      	lsls	r3, r3, #28
 80032f4:	d42f      	bmi.n	8003356 <HAL_RCC_ClockConfig+0x142>
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032f6:	492b      	ldr	r1, [pc, #172]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 80032f8:	688b      	ldr	r3, [r1, #8]
 80032fa:	f003 030c 	and.w	r3, r3, #12
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d037      	beq.n	8003372 <HAL_RCC_ClockConfig+0x15e>
 8003302:	2b08      	cmp	r3, #8
 8003304:	d137      	bne.n	8003376 <HAL_RCC_ClockConfig+0x162>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003306:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003308:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800330a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800330e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003310:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8003314:	d03b      	beq.n	800338e <HAL_RCC_ClockConfig+0x17a>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003316:	4824      	ldr	r0, [pc, #144]	@ (80033a8 <HAL_RCC_ClockConfig+0x194>)
 8003318:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800331c:	2300      	movs	r3, #0
 800331e:	fba1 0100 	umull	r0, r1, r1, r0
 8003322:	f7fd fc79 	bl	8000c18 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003326:	4b1f      	ldr	r3, [pc, #124]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800332e:	3301      	adds	r3, #1
 8003330:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8003332:	fbb0 f3f3 	udiv	r3, r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003336:	4a1b      	ldr	r2, [pc, #108]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 8003338:	4c1c      	ldr	r4, [pc, #112]	@ (80033ac <HAL_RCC_ClockConfig+0x198>)
 800333a:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 800333c:	481c      	ldr	r0, [pc, #112]	@ (80033b0 <HAL_RCC_ClockConfig+0x19c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800333e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003342:	491c      	ldr	r1, [pc, #112]	@ (80033b4 <HAL_RCC_ClockConfig+0x1a0>)
  HAL_InitTick(uwTickPrio);
 8003344:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003346:	5ca2      	ldrb	r2, [r4, r2]
 8003348:	40d3      	lsrs	r3, r2
 800334a:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800334c:	f7ff f988 	bl	8002660 <HAL_InitTick>
  return HAL_OK;
 8003350:	2000      	movs	r0, #0
}
 8003352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003356:	4a13      	ldr	r2, [pc, #76]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
 8003358:	6921      	ldr	r1, [r4, #16]
 800335a:	6893      	ldr	r3, [r2, #8]
 800335c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003360:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003364:	490f      	ldr	r1, [pc, #60]	@ (80033a4 <HAL_RCC_ClockConfig+0x190>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003366:	6093      	str	r3, [r2, #8]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003368:	688b      	ldr	r3, [r1, #8]
 800336a:	f003 030c 	and.w	r3, r3, #12
 800336e:	2b04      	cmp	r3, #4
 8003370:	d1c7      	bne.n	8003302 <HAL_RCC_ClockConfig+0xee>
 8003372:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <HAL_RCC_ClockConfig+0x194>)
 8003374:	e7df      	b.n	8003336 <HAL_RCC_ClockConfig+0x122>
      sysclockfreq = HSI_VALUE;
 8003376:	4b10      	ldr	r3, [pc, #64]	@ (80033b8 <HAL_RCC_ClockConfig+0x1a4>)
 8003378:	e7dd      	b.n	8003336 <HAL_RCC_ClockConfig+0x122>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800337a:	0198      	lsls	r0, r3, #6
 800337c:	d487      	bmi.n	800328e <HAL_RCC_ClockConfig+0x7a>
 800337e:	e760      	b.n	8003242 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003380:	2001      	movs	r0, #1
}
 8003382:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003384:	039e      	lsls	r6, r3, #14
 8003386:	d482      	bmi.n	800328e <HAL_RCC_ClockConfig+0x7a>
 8003388:	e75b      	b.n	8003242 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800338a:	2003      	movs	r0, #3
 800338c:	e75a      	b.n	8003244 <HAL_RCC_ClockConfig+0x30>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800338e:	480a      	ldr	r0, [pc, #40]	@ (80033b8 <HAL_RCC_ClockConfig+0x1a4>)
 8003390:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003394:	fba1 0100 	umull	r0, r1, r1, r0
 8003398:	f7fd fc3e 	bl	8000c18 <__aeabi_uldivmod>
 800339c:	e7c3      	b.n	8003326 <HAL_RCC_ClockConfig+0x112>
 800339e:	bf00      	nop
 80033a0:	40023c00 	.word	0x40023c00
 80033a4:	40023800 	.word	0x40023800
 80033a8:	007a1200 	.word	0x007a1200
 80033ac:	080090f4 	.word	0x080090f4
 80033b0:	20000008 	.word	0x20000008
 80033b4:	20000000 	.word	0x20000000
 80033b8:	00f42400 	.word	0x00f42400

080033bc <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033bc:	4916      	ldr	r1, [pc, #88]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 80033be:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033c0:	688b      	ldr	r3, [r1, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d01b      	beq.n	8003402 <HAL_RCC_GetSysClockFreq+0x46>
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d001      	beq.n	80033d2 <HAL_RCC_GetSysClockFreq+0x16>
      sysclockfreq = HSI_VALUE;
 80033ce:	4813      	ldr	r0, [pc, #76]	@ (800341c <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80033d0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033d2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80033d4:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033d6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033da:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80033dc:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 80033e0:	d111      	bne.n	8003406 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033e2:	480e      	ldr	r0, [pc, #56]	@ (800341c <HAL_RCC_GetSysClockFreq+0x60>)
 80033e4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80033e8:	fba1 0100 	umull	r0, r1, r1, r0
 80033ec:	f7fd fc14 	bl	8000c18 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80033f0:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x5c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80033f8:	3301      	adds	r3, #1
 80033fa:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80033fc:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003400:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003402:	4807      	ldr	r0, [pc, #28]	@ (8003420 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003404:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003406:	4806      	ldr	r0, [pc, #24]	@ (8003420 <HAL_RCC_GetSysClockFreq+0x64>)
 8003408:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800340c:	2300      	movs	r3, #0
 800340e:	fba1 0100 	umull	r0, r1, r1, r0
 8003412:	f7fd fc01 	bl	8000c18 <__aeabi_uldivmod>
 8003416:	e7eb      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x34>
 8003418:	40023800 	.word	0x40023800
 800341c:	00f42400 	.word	0x00f42400
 8003420:	007a1200 	.word	0x007a1200

08003424 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003424:	4b04      	ldr	r3, [pc, #16]	@ (8003438 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003426:	4905      	ldr	r1, [pc, #20]	@ (800343c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	4a05      	ldr	r2, [pc, #20]	@ (8003440 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800342c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003430:	6808      	ldr	r0, [r1, #0]
 8003432:	5cd3      	ldrb	r3, [r2, r3]
}
 8003434:	40d8      	lsrs	r0, r3
 8003436:	4770      	bx	lr
 8003438:	40023800 	.word	0x40023800
 800343c:	20000000 	.word	0x20000000
 8003440:	080090ec 	.word	0x080090ec

08003444 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003444:	4b04      	ldr	r3, [pc, #16]	@ (8003458 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8003446:	4905      	ldr	r1, [pc, #20]	@ (800345c <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	4a05      	ldr	r2, [pc, #20]	@ (8003460 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800344c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003450:	6808      	ldr	r0, [r1, #0]
 8003452:	5cd3      	ldrb	r3, [r2, r3]
}
 8003454:	40d8      	lsrs	r0, r3
 8003456:	4770      	bx	lr
 8003458:	40023800 	.word	0x40023800
 800345c:	20000000 	.word	0x20000000
 8003460:	080090ec 	.word	0x080090ec

08003464 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003464:	6803      	ldr	r3, [r0, #0]
{
 8003466:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800346a:	f013 0601 	ands.w	r6, r3, #1
{
 800346e:	b083      	sub	sp, #12
 8003470:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003472:	d00b      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003474:	4a94      	ldr	r2, [pc, #592]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003476:	6891      	ldr	r1, [r2, #8]
 8003478:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 800347c:	6091      	str	r1, [r2, #8]
 800347e:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8003480:	6891      	ldr	r1, [r2, #8]
 8003482:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003484:	fab6 f686 	clz	r6, r6
 8003488:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800348a:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800348c:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8003490:	d010      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003492:	498d      	ldr	r1, [pc, #564]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003494:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003496:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800349a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800349e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80034a2:	ea42 0205 	orr.w	r2, r2, r5
 80034a6:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80034aa:	f000 8239 	beq.w	8003920 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80034ae:	fab5 f585 	clz	r5, r5
 80034b2:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80034b4:	02d9      	lsls	r1, r3, #11
 80034b6:	d510      	bpl.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034b8:	4883      	ldr	r0, [pc, #524]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034ba:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80034bc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034c0:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034c4:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80034c8:	ea42 0201 	orr.w	r2, r2, r1
 80034cc:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034d0:	f000 8229 	beq.w	8003926 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80034d4:	2900      	cmp	r1, #0
 80034d6:	bf08      	it	eq
 80034d8:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 80034da:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80034de:	bf18      	it	ne
 80034e0:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034e2:	069a      	lsls	r2, r3, #26
 80034e4:	f100 81d7 	bmi.w	8003896 <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80034e8:	06da      	lsls	r2, r3, #27
 80034ea:	d50c      	bpl.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80034ec:	4a76      	ldr	r2, [pc, #472]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034ee:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 80034f2:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80034f6:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 80034fa:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 80034fe:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003500:	4301      	orrs	r1, r0
 8003502:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003506:	045f      	lsls	r7, r3, #17
 8003508:	d508      	bpl.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800350a:	496f      	ldr	r1, [pc, #444]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800350c:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800350e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003512:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8003516:	4302      	orrs	r2, r0
 8003518:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800351c:	0418      	lsls	r0, r3, #16
 800351e:	d508      	bpl.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003520:	4969      	ldr	r1, [pc, #420]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003522:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8003524:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003528:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800352c:	4302      	orrs	r2, r0
 800352e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003532:	03d9      	lsls	r1, r3, #15
 8003534:	d508      	bpl.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003536:	4964      	ldr	r1, [pc, #400]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003538:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800353a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800353e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003542:	4302      	orrs	r2, r0
 8003544:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003548:	039a      	lsls	r2, r3, #14
 800354a:	d508      	bpl.n	800355e <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800354c:	495e      	ldr	r1, [pc, #376]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800354e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8003550:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003554:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8003558:	4302      	orrs	r2, r0
 800355a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800355e:	065f      	lsls	r7, r3, #25
 8003560:	d508      	bpl.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003562:	4959      	ldr	r1, [pc, #356]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003564:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003566:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800356a:	f022 0203 	bic.w	r2, r2, #3
 800356e:	4302      	orrs	r2, r0
 8003570:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003574:	0618      	lsls	r0, r3, #24
 8003576:	d508      	bpl.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003578:	4953      	ldr	r1, [pc, #332]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800357a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800357c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003580:	f022 020c 	bic.w	r2, r2, #12
 8003584:	4302      	orrs	r2, r0
 8003586:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800358a:	05d9      	lsls	r1, r3, #23
 800358c:	d508      	bpl.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800358e:	494e      	ldr	r1, [pc, #312]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003590:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003592:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003596:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800359a:	4302      	orrs	r2, r0
 800359c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035a0:	059a      	lsls	r2, r3, #22
 80035a2:	d508      	bpl.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035a4:	4948      	ldr	r1, [pc, #288]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035a6:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80035a8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80035ac:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80035b0:	4302      	orrs	r2, r0
 80035b2:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035b6:	055f      	lsls	r7, r3, #21
 80035b8:	d508      	bpl.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035ba:	4943      	ldr	r1, [pc, #268]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035bc:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80035be:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80035c2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035c6:	4302      	orrs	r2, r0
 80035c8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80035cc:	0518      	lsls	r0, r3, #20
 80035ce:	d508      	bpl.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80035d0:	493d      	ldr	r1, [pc, #244]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035d4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80035d8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80035dc:	4302      	orrs	r2, r0
 80035de:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80035e2:	04d9      	lsls	r1, r3, #19
 80035e4:	d508      	bpl.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80035e6:	4938      	ldr	r1, [pc, #224]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035e8:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80035ea:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80035ee:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80035f2:	4302      	orrs	r2, r0
 80035f4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80035f8:	049a      	lsls	r2, r3, #18
 80035fa:	d508      	bpl.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80035fc:	4932      	ldr	r1, [pc, #200]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035fe:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003600:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003604:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003608:	4302      	orrs	r2, r0
 800360a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800360e:	025f      	lsls	r7, r3, #9
 8003610:	d508      	bpl.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003612:	492d      	ldr	r1, [pc, #180]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003614:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8003616:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800361a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800361e:	4302      	orrs	r2, r0
 8003620:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003624:	0298      	lsls	r0, r3, #10
 8003626:	d50c      	bpl.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003628:	4927      	ldr	r1, [pc, #156]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800362a:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 800362c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8003630:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003634:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8003638:	bf08      	it	eq
 800363a:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800363c:	4302      	orrs	r2, r0
 800363e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8003642:	f013 0f08 	tst.w	r3, #8
 8003646:	bf18      	it	ne
 8003648:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800364a:	0359      	lsls	r1, r3, #13
 800364c:	d508      	bpl.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800364e:	491e      	ldr	r1, [pc, #120]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003650:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003652:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003656:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800365a:	4302      	orrs	r2, r0
 800365c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003660:	021a      	lsls	r2, r3, #8
 8003662:	d509      	bpl.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003664:	4918      	ldr	r1, [pc, #96]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003666:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800366a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800366e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003672:	4302      	orrs	r2, r0
 8003674:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003678:	015f      	lsls	r7, r3, #5
 800367a:	d509      	bpl.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800367c:	4912      	ldr	r1, [pc, #72]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800367e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003682:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003686:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800368a:	4302      	orrs	r2, r0
 800368c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003690:	0118      	lsls	r0, r3, #4
 8003692:	d509      	bpl.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003694:	490c      	ldr	r1, [pc, #48]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003696:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 800369a:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 800369e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80036a2:	4302      	orrs	r2, r0
 80036a4:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80036a8:	00d9      	lsls	r1, r3, #3
 80036aa:	d46b      	bmi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x320>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80036ac:	2e01      	cmp	r6, #1
 80036ae:	d001      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x250>
 80036b0:	019a      	lsls	r2, r3, #6
 80036b2:	d561      	bpl.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036b4:	4e04      	ldr	r6, [pc, #16]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036b6:	6833      	ldr	r3, [r6, #0]
 80036b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036bc:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036be:	f7ff f80b 	bl	80026d8 <HAL_GetTick>
 80036c2:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036c4:	e008      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80036c6:	bf00      	nop
 80036c8:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036cc:	f7ff f804 	bl	80026d8 <HAL_GetTick>
 80036d0:	1bc3      	subs	r3, r0, r7
 80036d2:	2b64      	cmp	r3, #100	@ 0x64
 80036d4:	f200 80db 	bhi.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036d8:	6833      	ldr	r3, [r6, #0]
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	d4f6      	bmi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x268>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80036de:	6823      	ldr	r3, [r4, #0]
 80036e0:	07df      	lsls	r7, r3, #31
 80036e2:	d512      	bpl.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80036e4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80036e6:	b982      	cbnz	r2, 800370a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80036e8:	f8d6 2084 	ldr.w	r2, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036ec:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80036f0:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 80036f4:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 80036f8:	430a      	orrs	r2, r1
 80036fa:	6861      	ldr	r1, [r4, #4]
 80036fc:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8003700:	68a1      	ldr	r1, [r4, #8]
 8003702:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8003706:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800370a:	031e      	lsls	r6, r3, #12
 800370c:	d504      	bpl.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800370e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003710:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8003714:	f000 8118 	beq.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003718:	02d8      	lsls	r0, r3, #11
 800371a:	d504      	bpl.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800371c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800371e:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8003722:	f000 8111 	beq.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003726:	01d9      	lsls	r1, r3, #7
 8003728:	d511      	bpl.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800372a:	49a8      	ldr	r1, [pc, #672]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800372c:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003730:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003734:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8003738:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800373c:	4302      	orrs	r2, r0
 800373e:	6860      	ldr	r0, [r4, #4]
 8003740:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003744:	6920      	ldr	r0, [r4, #16]
 8003746:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800374a:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800374e:	019a      	lsls	r2, r3, #6
 8003750:	f100 80eb 	bmi.w	800392a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003754:	4e9d      	ldr	r6, [pc, #628]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003756:	6833      	ldr	r3, [r6, #0]
 8003758:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800375c:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800375e:	f7fe ffbb 	bl	80026d8 <HAL_GetTick>
 8003762:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003764:	e005      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003766:	f7fe ffb7 	bl	80026d8 <HAL_GetTick>
 800376a:	1bc0      	subs	r0, r0, r7
 800376c:	2864      	cmp	r0, #100	@ 0x64
 800376e:	f200 808e 	bhi.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003772:	6833      	ldr	r3, [r6, #0]
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	d5f6      	bpl.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x302>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003778:	2d01      	cmp	r5, #1
 800377a:	d00e      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x336>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800377c:	2000      	movs	r0, #0
}
 800377e:	b003      	add	sp, #12
 8003780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003784:	4991      	ldr	r1, [pc, #580]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003786:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800378a:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 800378e:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003792:	4302      	orrs	r2, r0
 8003794:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 8003798:	e788      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_PLLSAI_DISABLE();
 800379a:	4d8c      	ldr	r5, [pc, #560]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80037a4:	f7fe ff98 	bl	80026d8 <HAL_GetTick>
 80037a8:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037aa:	e004      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x352>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037ac:	f7fe ff94 	bl	80026d8 <HAL_GetTick>
 80037b0:	1b80      	subs	r0, r0, r6
 80037b2:	2864      	cmp	r0, #100	@ 0x64
 80037b4:	d86b      	bhi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037b6:	682b      	ldr	r3, [r5, #0]
 80037b8:	009f      	lsls	r7, r3, #2
 80037ba:	d4f7      	bmi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x348>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037bc:	6823      	ldr	r3, [r4, #0]
 80037be:	031d      	lsls	r5, r3, #12
 80037c0:	f140 80fb 	bpl.w	80039ba <HAL_RCCEx_PeriphCLKConfig+0x556>
 80037c4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80037c6:	2a00      	cmp	r2, #0
 80037c8:	f040 80f7 	bne.w	80039ba <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80037cc:	497f      	ldr	r1, [pc, #508]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80037ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80037d2:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80037d6:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 80037da:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 80037de:	4302      	orrs	r2, r0
 80037e0:	6960      	ldr	r0, [r4, #20]
 80037e2:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 80037e6:	69a0      	ldr	r0, [r4, #24]
 80037e8:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80037ec:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80037f0:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 80037f4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80037f6:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 80037fa:	3801      	subs	r0, #1
 80037fc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003800:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003804:	0299      	lsls	r1, r3, #10
 8003806:	d515      	bpl.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003808:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800380a:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
 800380e:	d111      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003810:	496e      	ldr	r1, [pc, #440]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003812:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003816:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800381a:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 800381e:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003822:	4302      	orrs	r2, r0
 8003824:	6960      	ldr	r0, [r4, #20]
 8003826:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800382a:	6a20      	ldr	r0, [r4, #32]
 800382c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8003830:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003834:	071a      	lsls	r2, r3, #28
 8003836:	d519      	bpl.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x408>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003838:	4a64      	ldr	r2, [pc, #400]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800383a:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800383c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003840:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003844:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8003848:	69e0      	ldr	r0, [r4, #28]
 800384a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800384e:	430b      	orrs	r3, r1
 8003850:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003854:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8003858:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800385c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8003860:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003862:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003866:	430b      	orrs	r3, r1
 8003868:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800386c:	4c57      	ldr	r4, [pc, #348]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003874:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003876:	f7fe ff2f 	bl	80026d8 <HAL_GetTick>
 800387a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	f53f af7c 	bmi.w	800377c <HAL_RCCEx_PeriphCLKConfig+0x318>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003884:	f7fe ff28 	bl	80026d8 <HAL_GetTick>
 8003888:	1b40      	subs	r0, r0, r5
 800388a:	2864      	cmp	r0, #100	@ 0x64
 800388c:	d9f6      	bls.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x418>
        return HAL_TIMEOUT;
 800388e:	2003      	movs	r0, #3
}
 8003890:	b003      	add	sp, #12
 8003892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003896:	4b4d      	ldr	r3, [pc, #308]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
    PWR->CR1 |= PWR_CR1_DBP;
 8003898:	4f4d      	ldr	r7, [pc, #308]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800389a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800389c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80038a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80038b4:	f7fe ff10 	bl	80026d8 <HAL_GetTick>
 80038b8:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80038ba:	e005      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x464>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038bc:	f7fe ff0c 	bl	80026d8 <HAL_GetTick>
 80038c0:	eba0 0008 	sub.w	r0, r0, r8
 80038c4:	2864      	cmp	r0, #100	@ 0x64
 80038c6:	d8e2      	bhi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	05db      	lsls	r3, r3, #23
 80038cc:	d5f6      	bpl.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x458>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038ce:	4f3f      	ldr	r7, [pc, #252]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038d4:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 80038d8:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 80038dc:	d010      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80038de:	428a      	cmp	r2, r1
 80038e0:	d00e      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x49c>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80038e4:	6f38      	ldr	r0, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038e6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ea:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80038ee:	6738      	str	r0, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038f0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80038f2:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80038f6:	6738      	str	r0, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 80038f8:	673a      	str	r2, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80038fa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80038fc:	07d0      	lsls	r0, r2, #31
 80038fe:	d448      	bmi.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003900:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8003904:	d03c      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8003906:	4931      	ldr	r1, [pc, #196]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003908:	688a      	ldr	r2, [r1, #8]
 800390a:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800390e:	608a      	str	r2, [r1, #8]
 8003910:	4a2e      	ldr	r2, [pc, #184]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003916:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8003918:	430b      	orrs	r3, r1
 800391a:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	e5e3      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x84>
  uint32_t pllsaiused = 0;
 8003920:	2500      	movs	r5, #0
      plli2sused = 1;
 8003922:	2601      	movs	r6, #1
 8003924:	e5c6      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x50>
      plli2sused = 1;
 8003926:	2601      	movs	r6, #1
 8003928:	e5d7      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x76>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800392a:	6923      	ldr	r3, [r4, #16]
 800392c:	6861      	ldr	r1, [r4, #4]
 800392e:	041b      	lsls	r3, r3, #16
 8003930:	68e2      	ldr	r2, [r4, #12]
 8003932:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8003936:	68a1      	ldr	r1, [r4, #8]
 8003938:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800393c:	4a23      	ldr	r2, [pc, #140]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800393e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003942:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8003946:	e705      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003948:	4920      	ldr	r1, [pc, #128]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800394a:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800394e:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003952:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8003956:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800395a:	4302      	orrs	r2, r0
 800395c:	6860      	ldr	r0, [r4, #4]
 800395e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003962:	68e0      	ldr	r0, [r4, #12]
 8003964:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8003968:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800396c:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8003970:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003972:	f020 001f 	bic.w	r0, r0, #31
 8003976:	3a01      	subs	r2, #1
 8003978:	4302      	orrs	r2, r0
 800397a:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 800397e:	e6d2      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003980:	4812      	ldr	r0, [pc, #72]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003982:	4914      	ldr	r1, [pc, #80]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003984:	6882      	ldr	r2, [r0, #8]
 8003986:	4019      	ands	r1, r3
 8003988:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800398c:	430a      	orrs	r2, r1
 800398e:	6082      	str	r2, [r0, #8]
 8003990:	e7be      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
        tickstart = HAL_GetTick();
 8003992:	f7fe fea1 	bl	80026d8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003996:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800399a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399c:	e006      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x548>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7fe fe9b 	bl	80026d8 <HAL_GetTick>
 80039a2:	eba0 0008 	sub.w	r0, r0, r8
 80039a6:	4548      	cmp	r0, r9
 80039a8:	f63f af71 	bhi.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x42a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039ae:	0799      	lsls	r1, r3, #30
 80039b0:	d5f5      	bpl.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80039b4:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 80039b8:	e7a2      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80039ba:	02d8      	lsls	r0, r3, #11
 80039bc:	f57f af22 	bpl.w	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039c0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80039c2:	2a00      	cmp	r2, #0
 80039c4:	f47f af1e 	bne.w	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80039c8:	e700      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80039ca:	bf00      	nop
 80039cc:	40023800 	.word	0x40023800
 80039d0:	40007000 	.word	0x40007000
 80039d4:	0ffffcff 	.word	0x0ffffcff

080039d8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039d8:	2800      	cmp	r0, #0
 80039da:	f000 808c 	beq.w	8003af6 <HAL_TIM_Base_Init+0x11e>
{
 80039de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039e0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80039e4:	4604      	mov	r4, r0
 80039e6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d06f      	beq.n	8003ace <HAL_TIM_Base_Init+0xf6>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ee:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80039f0:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039f2:	4942      	ldr	r1, [pc, #264]	@ (8003afc <HAL_TIM_Base_Init+0x124>)
 80039f4:	4842      	ldr	r0, [pc, #264]	@ (8003b00 <HAL_TIM_Base_Init+0x128>)
 80039f6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80039fa:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80039fe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a02:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 8003a06:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a08:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a0c:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a0e:	fabe fe8e 	clz	lr, lr

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a12:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a14:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a18:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a1a:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8003a1e:	d026      	beq.n	8003a6e <HAL_TIM_Base_Init+0x96>
 8003a20:	bb29      	cbnz	r1, 8003a6e <HAL_TIM_Base_Init+0x96>
 8003a22:	f8df c0e0 	ldr.w	ip, [pc, #224]	@ 8003b04 <HAL_TIM_Base_Init+0x12c>
 8003a26:	4562      	cmp	r2, ip
 8003a28:	d056      	beq.n	8003ad8 <HAL_TIM_Base_Init+0x100>
 8003a2a:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8003a2e:	4562      	cmp	r2, ip
 8003a30:	d052      	beq.n	8003ad8 <HAL_TIM_Base_Init+0x100>
 8003a32:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8003a36:	4562      	cmp	r2, ip
 8003a38:	d019      	beq.n	8003a6e <HAL_TIM_Base_Init+0x96>
 8003a3a:	f1be 0f00 	cmp.w	lr, #0
 8003a3e:	d116      	bne.n	8003a6e <HAL_TIM_Base_Init+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a40:	4931      	ldr	r1, [pc, #196]	@ (8003b08 <HAL_TIM_Base_Init+0x130>)
 8003a42:	428a      	cmp	r2, r1
 8003a44:	d04c      	beq.n	8003ae0 <HAL_TIM_Base_Init+0x108>
 8003a46:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003a4a:	428a      	cmp	r2, r1
 8003a4c:	d048      	beq.n	8003ae0 <HAL_TIM_Base_Init+0x108>
 8003a4e:	492f      	ldr	r1, [pc, #188]	@ (8003b0c <HAL_TIM_Base_Init+0x134>)
 8003a50:	428a      	cmp	r2, r1
 8003a52:	d045      	beq.n	8003ae0 <HAL_TIM_Base_Init+0x108>
 8003a54:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8003a58:	428a      	cmp	r2, r1
 8003a5a:	d041      	beq.n	8003ae0 <HAL_TIM_Base_Init+0x108>
 8003a5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003a60:	428a      	cmp	r2, r1
 8003a62:	d03d      	beq.n	8003ae0 <HAL_TIM_Base_Init+0x108>
 8003a64:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003a68:	428a      	cmp	r2, r1
 8003a6a:	d13d      	bne.n	8003ae8 <HAL_TIM_Base_Init+0x110>
 8003a6c:	e038      	b.n	8003ae0 <HAL_TIM_Base_Init+0x108>
    tmpcr1 |= Structure->CounterMode;
 8003a6e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a74:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a76:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a7c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a82:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8003a84:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a86:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a88:	6295      	str	r5, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a8a:	b911      	cbnz	r1, 8003a92 <HAL_TIM_Base_Init+0xba>
 8003a8c:	f1be 0f00 	cmp.w	lr, #0
 8003a90:	d001      	beq.n	8003a96 <HAL_TIM_Base_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a92:	6963      	ldr	r3, [r4, #20]
 8003a94:	6313      	str	r3, [r2, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a96:	2301      	movs	r3, #1
  return HAL_OK;
 8003a98:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8003a9a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a9c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003aa4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003aa8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003aac:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003ab0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003abc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003ac0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003ac4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003ac8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8003acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8003ace:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003ad2:	f7fe fcbb 	bl	800244c <HAL_TIM_Base_MspInit>
 8003ad6:	e78a      	b.n	80039ee <HAL_TIM_Base_Init+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003adc:	68a1      	ldr	r1, [r4, #8]
 8003ade:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ae0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ae4:	6921      	ldr	r1, [r4, #16]
 8003ae6:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ae8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aec:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8003aee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003af0:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003af2:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003af4:	e7cf      	b.n	8003a96 <HAL_TIM_Base_Init+0xbe>
    return HAL_ERROR;
 8003af6:	2001      	movs	r0, #1
}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	40010000 	.word	0x40010000
 8003b00:	40010400 	.word	0x40010400
 8003b04:	40000400 	.word	0x40000400
 8003b08:	40014000 	.word	0x40014000
 8003b0c:	40014800 	.word	0x40014800

08003b10 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003b10:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d139      	bne.n	8003b8c <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b18:	6802      	ldr	r2, [r0, #0]
 8003b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8003b90 <HAL_TIM_Base_Start+0x80>)
 8003b1c:	491d      	ldr	r1, [pc, #116]	@ (8003b94 <HAL_TIM_Base_Start+0x84>)
 8003b1e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003b22:	bf18      	it	ne
 8003b24:	429a      	cmpne	r2, r3
{
 8003b26:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b28:	bf0c      	ite	eq
 8003b2a:	2301      	moveq	r3, #1
 8003b2c:	2300      	movne	r3, #0
 8003b2e:	4d1a      	ldr	r5, [pc, #104]	@ (8003b98 <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003b30:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b32:	42aa      	cmp	r2, r5
 8003b34:	bf08      	it	eq
 8003b36:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003b3a:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b3e:	4c17      	ldr	r4, [pc, #92]	@ (8003b9c <HAL_TIM_Base_Start+0x8c>)
 8003b40:	428a      	cmp	r2, r1
 8003b42:	bf08      	it	eq
 8003b44:	f043 0301 	orreq.w	r3, r3, #1
 8003b48:	4815      	ldr	r0, [pc, #84]	@ (8003ba0 <HAL_TIM_Base_Start+0x90>)
 8003b4a:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 8003b4e:	42a2      	cmp	r2, r4
 8003b50:	bf08      	it	eq
 8003b52:	f043 0301 	orreq.w	r3, r3, #1
 8003b56:	4282      	cmp	r2, r0
 8003b58:	bf08      	it	eq
 8003b5a:	f043 0301 	orreq.w	r3, r3, #1
 8003b5e:	428a      	cmp	r2, r1
 8003b60:	bf08      	it	eq
 8003b62:	f043 0301 	orreq.w	r3, r3, #1
 8003b66:	b913      	cbnz	r3, 8003b6e <HAL_TIM_Base_Start+0x5e>
 8003b68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <HAL_TIM_Base_Start+0x94>)
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d107      	bne.n	8003b7e <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b6e:	6891      	ldr	r1, [r2, #8]
 8003b70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba8 <HAL_TIM_Base_Start+0x98>)
 8003b72:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b74:	2b06      	cmp	r3, #6
 8003b76:	d006      	beq.n	8003b86 <HAL_TIM_Base_Start+0x76>
 8003b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b7c:	d003      	beq.n	8003b86 <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 8003b7e:	6813      	ldr	r3, [r2, #0]
 8003b80:	f043 0301 	orr.w	r3, r3, #1
 8003b84:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003b86:	2000      	movs	r0, #0
}
 8003b88:	bc30      	pop	{r4, r5}
 8003b8a:	4770      	bx	lr
    return HAL_ERROR;
 8003b8c:	2001      	movs	r0, #1
}
 8003b8e:	4770      	bx	lr
 8003b90:	40010000 	.word	0x40010000
 8003b94:	40000800 	.word	0x40000800
 8003b98:	40000400 	.word	0x40000400
 8003b9c:	40000c00 	.word	0x40000c00
 8003ba0:	40010400 	.word	0x40010400
 8003ba4:	40001800 	.word	0x40001800
 8003ba8:	00010007 	.word	0x00010007

08003bac <HAL_UART_TxCpltCallback>:
/**
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop

08003bb0 <HAL_UART_ErrorCallback>:
/**
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop

08003bb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003bb6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003bbe:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bc2:	f7ff fff5 	bl	8003bb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bc6:	bd08      	pop	{r3, pc}

08003bc8 <HAL_UARTEx_RxEventCallback>:
}
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop

08003bcc <HAL_UARTEx_WakeupCallback>:
}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop

08003bd0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003bd0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003bd2:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003bd6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bd8:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 8003bda:	ea12 0f0c 	tst.w	r2, ip
{
 8003bde:	b570      	push	{r4, r5, r6, lr}
 8003be0:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003be2:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 8003be4:	f040 8081 	bne.w	8003cea <HAL_UART_IRQHandler+0x11a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003be8:	0696      	lsls	r6, r2, #26
 8003bea:	d502      	bpl.n	8003bf2 <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bec:	068e      	lsls	r6, r1, #26
 8003bee:	f100 80fd 	bmi.w	8003dec <HAL_UART_IRQHandler+0x21c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003bf4:	2801      	cmp	r0, #1
 8003bf6:	d024      	beq.n	8003c42 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003bf8:	02d6      	lsls	r6, r2, #11
 8003bfa:	d502      	bpl.n	8003c02 <HAL_UART_IRQHandler+0x32>
 8003bfc:	0268      	lsls	r0, r5, #9
 8003bfe:	f100 80fa 	bmi.w	8003df6 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c02:	0616      	lsls	r6, r2, #24
 8003c04:	d414      	bmi.n	8003c30 <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c06:	0650      	lsls	r0, r2, #25
 8003c08:	d501      	bpl.n	8003c0e <HAL_UART_IRQHandler+0x3e>
 8003c0a:	064a      	lsls	r2, r1, #25
 8003c0c:	d400      	bmi.n	8003c10 <HAL_UART_IRQHandler+0x40>
}
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c10:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c18:	e843 2100 	strex	r1, r2, [r3]
 8003c1c:	2900      	cmp	r1, #0
 8003c1e:	d1f7      	bne.n	8003c10 <HAL_UART_IRQHandler+0x40>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c20:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c22:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c24:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003c26:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->TxISR = NULL;
 8003c28:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 8003c2a:	f7ff ffbf 	bl	8003bac <HAL_UART_TxCpltCallback>
}
 8003c2e:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c30:	060d      	lsls	r5, r1, #24
 8003c32:	d5e8      	bpl.n	8003c06 <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 8003c34:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0e9      	beq.n	8003c0e <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 8003c3a:	4620      	mov	r0, r4
}
 8003c3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8003c40:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c42:	06d6      	lsls	r6, r2, #27
 8003c44:	d5d8      	bpl.n	8003bf8 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c46:	06c8      	lsls	r0, r1, #27
 8003c48:	d5d6      	bpl.n	8003bf8 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c4a:	2210      	movs	r2, #16
 8003c4c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4e:	689a      	ldr	r2, [r3, #8]
 8003c50:	0652      	lsls	r2, r2, #25
 8003c52:	f140 812d 	bpl.w	8003eb0 <HAL_UART_IRQHandler+0x2e0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c56:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003c58:	6802      	ldr	r2, [r0, #0]
 8003c5a:	6852      	ldr	r2, [r2, #4]
 8003c5c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003c5e:	2a00      	cmp	r2, #0
 8003c60:	d0d5      	beq.n	8003c0e <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c62:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003c66:	4291      	cmp	r1, r2
 8003c68:	d9d1      	bls.n	8003c0e <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 8003c6a:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c6e:	69c2      	ldr	r2, [r0, #28]
 8003c70:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8003c74:	d02f      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x106>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c76:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c7a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7e:	e843 2100 	strex	r1, r2, [r3]
 8003c82:	2900      	cmp	r1, #0
 8003c84:	d1f7      	bne.n	8003c76 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c86:	f103 0208 	add.w	r2, r3, #8
 8003c8a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c8e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c92:	f103 0508 	add.w	r5, r3, #8
 8003c96:	e845 2100 	strex	r1, r2, [r5]
 8003c9a:	2900      	cmp	r1, #0
 8003c9c:	d1f3      	bne.n	8003c86 <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9e:	f103 0208 	add.w	r2, r3, #8
 8003ca2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ca6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	f103 0508 	add.w	r5, r3, #8
 8003cae:	e845 2100 	strex	r1, r2, [r5]
 8003cb2:	2900      	cmp	r1, #0
 8003cb4:	d1f3      	bne.n	8003c9e <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cbc:	6621      	str	r1, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbe:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc6:	e843 2100 	strex	r1, r2, [r3]
 8003cca:	2900      	cmp	r1, #0
 8003ccc:	d1f7      	bne.n	8003cbe <HAL_UART_IRQHandler+0xee>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cce:	f7fe fdfd 	bl	80028cc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cd2:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cd6:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cd8:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cda:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cdc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003ce0:	1ac9      	subs	r1, r1, r3
 8003ce2:	b289      	uxth	r1, r1
 8003ce4:	f7ff ff70 	bl	8003bc8 <HAL_UARTEx_RxEventCallback>
}
 8003ce8:	bd70      	pop	{r4, r5, r6, pc}
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003cea:	f015 0601 	ands.w	r6, r5, #1
 8003cee:	f040 80c0 	bne.w	8003e72 <HAL_UART_IRQHandler+0x2a2>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003cf2:	488d      	ldr	r0, [pc, #564]	@ (8003f28 <HAL_UART_IRQHandler+0x358>)
 8003cf4:	4201      	tst	r1, r0
 8003cf6:	f43f af7c 	beq.w	8003bf2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003cfa:	07d5      	lsls	r5, r2, #31
 8003cfc:	d50f      	bpl.n	8003d1e <HAL_UART_IRQHandler+0x14e>
 8003cfe:	05c8      	lsls	r0, r1, #23
 8003d00:	f140 80d2 	bpl.w	8003ea8 <HAL_UART_IRQHandler+0x2d8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d04:	2001      	movs	r0, #1
 8003d06:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d08:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003d0c:	f040 0001 	orr.w	r0, r0, #1
 8003d10:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d14:	0790      	lsls	r0, r2, #30
 8003d16:	d57a      	bpl.n	8003e0e <HAL_UART_IRQHandler+0x23e>
 8003d18:	2e00      	cmp	r6, #0
 8003d1a:	f040 80ae 	bne.w	8003e7a <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d1e:	0755      	lsls	r5, r2, #29
 8003d20:	f140 808d 	bpl.w	8003e3e <HAL_UART_IRQHandler+0x26e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003d24:	0716      	lsls	r6, r2, #28
 8003d26:	f100 80bc 	bmi.w	8003ea2 <HAL_UART_IRQHandler+0x2d2>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003d2a:	0516      	lsls	r6, r2, #20
 8003d2c:	d50a      	bpl.n	8003d44 <HAL_UART_IRQHandler+0x174>
 8003d2e:	014d      	lsls	r5, r1, #5
 8003d30:	d508      	bpl.n	8003d44 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d32:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d36:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d38:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003d3c:	f040 0020 	orr.w	r0, r0, #32
 8003d40:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d44:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	f43f af60 	beq.w	8003c0e <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d4e:	0690      	lsls	r0, r2, #26
 8003d50:	d506      	bpl.n	8003d60 <HAL_UART_IRQHandler+0x190>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d52:	0689      	lsls	r1, r1, #26
 8003d54:	d504      	bpl.n	8003d60 <HAL_UART_IRQHandler+0x190>
        if (huart->RxISR != NULL)
 8003d56:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8003d58:	b112      	cbz	r2, 8003d60 <HAL_UART_IRQHandler+0x190>
          huart->RxISR(huart);
 8003d5a:	4620      	mov	r0, r4
 8003d5c:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d5e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8003d60:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d64:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d66:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d6a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8003d6e:	ea52 0501 	orrs.w	r5, r2, r1
 8003d72:	f000 80d3 	beq.w	8003f1c <HAL_UART_IRQHandler+0x34c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d76:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d7a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7e:	e843 2100 	strex	r1, r2, [r3]
 8003d82:	2900      	cmp	r1, #0
 8003d84:	d1f7      	bne.n	8003d76 <HAL_UART_IRQHandler+0x1a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	f103 0208 	add.w	r2, r3, #8
 8003d8a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	f103 0008 	add.w	r0, r3, #8
 8003d96:	e840 2100 	strex	r1, r2, [r0]
 8003d9a:	2900      	cmp	r1, #0
 8003d9c:	d1f3      	bne.n	8003d86 <HAL_UART_IRQHandler+0x1b6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003da0:	2a01      	cmp	r2, #1
 8003da2:	d055      	beq.n	8003e50 <HAL_UART_IRQHandler+0x280>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003da6:	2120      	movs	r1, #32
 8003da8:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	6622      	str	r2, [r4, #96]	@ 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dae:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8003db0:	66a2      	str	r2, [r4, #104]	@ 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db2:	064a      	lsls	r2, r1, #25
 8003db4:	d56e      	bpl.n	8003e94 <HAL_UART_IRQHandler+0x2c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db6:	f103 0208 	add.w	r2, r3, #8
 8003dba:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	f103 0008 	add.w	r0, r3, #8
 8003dc6:	e840 2100 	strex	r1, r2, [r0]
 8003dca:	2900      	cmp	r1, #0
 8003dcc:	d1f3      	bne.n	8003db6 <HAL_UART_IRQHandler+0x1e6>
          if (huart->hdmarx != NULL)
 8003dce:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d05f      	beq.n	8003e94 <HAL_UART_IRQHandler+0x2c4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dd4:	4b55      	ldr	r3, [pc, #340]	@ (8003f2c <HAL_UART_IRQHandler+0x35c>)
 8003dd6:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dd8:	f7fe fdc2 	bl	8002960 <HAL_DMA_Abort_IT>
 8003ddc:	2800      	cmp	r0, #0
 8003dde:	f43f af16 	beq.w	8003c0e <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003de2:	6f60      	ldr	r0, [r4, #116]	@ 0x74
}
 8003de4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003de8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003dea:	4718      	bx	r3
      if (huart->RxISR != NULL)
 8003dec:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f47f af24 	bne.w	8003c3c <HAL_UART_IRQHandler+0x6c>
 8003df4:	e70b      	b.n	8003c0e <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003df6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003dfa:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003dfc:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003dfe:	f7ff fee5 	bl	8003bcc <HAL_UARTEx_WakeupCallback>
}
 8003e02:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e04:	05c8      	lsls	r0, r1, #23
 8003e06:	f53f af7d 	bmi.w	8003d04 <HAL_UART_IRQHandler+0x134>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e0a:	0795      	lsls	r5, r2, #30
 8003e0c:	d435      	bmi.n	8003e7a <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e0e:	0750      	lsls	r0, r2, #29
 8003e10:	d515      	bpl.n	8003e3e <HAL_UART_IRQHandler+0x26e>
 8003e12:	2e00      	cmp	r6, #0
 8003e14:	d086      	beq.n	8003d24 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e16:	2004      	movs	r0, #4
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e18:	0715      	lsls	r5, r2, #28
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e1a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e1c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003e20:	f040 0002 	orr.w	r0, r0, #2
 8003e24:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e28:	f57f af7f 	bpl.w	8003d2a <HAL_UART_IRQHandler+0x15a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e2c:	2008      	movs	r0, #8
 8003e2e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e30:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003e34:	f040 0008 	orr.w	r0, r0, #8
 8003e38:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8003e3c:	e775      	b.n	8003d2a <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e3e:	0710      	lsls	r0, r2, #28
 8003e40:	f57f af73 	bpl.w	8003d2a <HAL_UART_IRQHandler+0x15a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e44:	f001 0020 	and.w	r0, r1, #32
 8003e48:	4330      	orrs	r0, r6
 8003e4a:	f43f af6e 	beq.w	8003d2a <HAL_UART_IRQHandler+0x15a>
 8003e4e:	e7ed      	b.n	8003e2c <HAL_UART_IRQHandler+0x25c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e50:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e54:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e58:	e843 2100 	strex	r1, r2, [r3]
 8003e5c:	2900      	cmp	r1, #0
 8003e5e:	d0a1      	beq.n	8003da4 <HAL_UART_IRQHandler+0x1d4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e60:	e853 2f00 	ldrex	r2, [r3]
 8003e64:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e68:	e843 2100 	strex	r1, r2, [r3]
 8003e6c:	2900      	cmp	r1, #0
 8003e6e:	d1ef      	bne.n	8003e50 <HAL_UART_IRQHandler+0x280>
 8003e70:	e798      	b.n	8003da4 <HAL_UART_IRQHandler+0x1d4>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e72:	07d5      	lsls	r5, r2, #31
 8003e74:	d4c6      	bmi.n	8003e04 <HAL_UART_IRQHandler+0x234>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e76:	0790      	lsls	r0, r2, #30
 8003e78:	d510      	bpl.n	8003e9c <HAL_UART_IRQHandler+0x2cc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e7a:	2002      	movs	r0, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e7c:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e7e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e80:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003e84:	f040 0004 	orr.w	r0, r0, #4
 8003e88:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e8c:	d4c3      	bmi.n	8003e16 <HAL_UART_IRQHandler+0x246>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e8e:	0710      	lsls	r0, r2, #28
 8003e90:	d4cc      	bmi.n	8003e2c <HAL_UART_IRQHandler+0x25c>
 8003e92:	e74a      	b.n	8003d2a <HAL_UART_IRQHandler+0x15a>
            HAL_UART_ErrorCallback(huart);
 8003e94:	4620      	mov	r0, r4
 8003e96:	f7ff fe8b 	bl	8003bb0 <HAL_UART_ErrorCallback>
}
 8003e9a:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e9c:	0756      	lsls	r6, r2, #29
 8003e9e:	d4ba      	bmi.n	8003e16 <HAL_UART_IRQHandler+0x246>
 8003ea0:	e7f5      	b.n	8003e8e <HAL_UART_IRQHandler+0x2be>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ea2:	068d      	lsls	r5, r1, #26
 8003ea4:	d4c2      	bmi.n	8003e2c <HAL_UART_IRQHandler+0x25c>
 8003ea6:	e740      	b.n	8003d2a <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ea8:	0795      	lsls	r5, r2, #30
 8003eaa:	f53f af38 	bmi.w	8003d1e <HAL_UART_IRQHandler+0x14e>
 8003eae:	e7ae      	b.n	8003e0e <HAL_UART_IRQHandler+0x23e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003eb0:	f8b4 005a 	ldrh.w	r0, [r4, #90]	@ 0x5a
 8003eb4:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
      if ((huart->RxXferCount > 0U)
 8003eb8:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ebc:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 8003ebe:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ec0:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003ec2:	2a00      	cmp	r2, #0
 8003ec4:	f43f aea3 	beq.w	8003c0e <HAL_UART_IRQHandler+0x3e>
 8003ec8:	2900      	cmp	r1, #0
 8003eca:	f43f aea0 	beq.w	8003c0e <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ece:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ed2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed6:	e843 2000 	strex	r0, r2, [r3]
 8003eda:	2800      	cmp	r0, #0
 8003edc:	d1f7      	bne.n	8003ece <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ede:	f103 0208 	add.w	r2, r3, #8
 8003ee2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ee6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eea:	f103 0508 	add.w	r5, r3, #8
 8003eee:	e845 2000 	strex	r0, r2, [r5]
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d1f3      	bne.n	8003ede <HAL_UART_IRQHandler+0x30e>
        huart->RxState = HAL_UART_STATE_READY;
 8003ef6:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8003ef8:	66a0      	str	r0, [r4, #104]	@ 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8003efa:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efe:	6620      	str	r0, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f00:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f04:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f08:	e843 2000 	strex	r0, r2, [r3]
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d1f7      	bne.n	8003f00 <HAL_UART_IRQHandler+0x330>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f10:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f12:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f14:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f16:	f7ff fe57 	bl	8003bc8 <HAL_UARTEx_RxEventCallback>
}
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	f7ff fe47 	bl	8003bb0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f22:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 8003f26:	bd70      	pop	{r4, r5, r6, pc}
 8003f28:	04000120 	.word	0x04000120
 8003f2c:	08003bb5 	.word	0x08003bb5

08003f30 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f30:	6901      	ldr	r1, [r0, #16]
 8003f32:	6882      	ldr	r2, [r0, #8]
{
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f38:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	69c0      	ldr	r0, [r0, #28]
 8003f3e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f40:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f42:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f44:	4987      	ldr	r1, [pc, #540]	@ (8004164 <UART_SetConfig+0x234>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f46:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f48:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f4a:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f50:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f52:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f54:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8003f58:	4329      	orrs	r1, r5
 8003f5a:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8003f5c:	6a21      	ldr	r1, [r4, #32]
 8003f5e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f60:	6899      	ldr	r1, [r3, #8]
 8003f62:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8003f66:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f68:	497f      	ldr	r1, [pc, #508]	@ (8004168 <UART_SetConfig+0x238>)
 8003f6a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f6c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f6e:	d03f      	beq.n	8003ff0 <UART_SetConfig+0xc0>
 8003f70:	4a7e      	ldr	r2, [pc, #504]	@ (800416c <UART_SetConfig+0x23c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d017      	beq.n	8003fa6 <UART_SetConfig+0x76>
 8003f76:	4a7e      	ldr	r2, [pc, #504]	@ (8004170 <UART_SetConfig+0x240>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	f000 80ad 	beq.w	80040d8 <UART_SetConfig+0x1a8>
 8003f7e:	4a7d      	ldr	r2, [pc, #500]	@ (8004174 <UART_SetConfig+0x244>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	f000 80b4 	beq.w	80040ee <UART_SetConfig+0x1be>
 8003f86:	4a7c      	ldr	r2, [pc, #496]	@ (8004178 <UART_SetConfig+0x248>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d073      	beq.n	8004074 <UART_SetConfig+0x144>
 8003f8c:	4a7b      	ldr	r2, [pc, #492]	@ (800417c <UART_SetConfig+0x24c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d03d      	beq.n	800400e <UART_SetConfig+0xde>
 8003f92:	4a7b      	ldr	r2, [pc, #492]	@ (8004180 <UART_SetConfig+0x250>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	f000 80c1 	beq.w	800411c <UART_SetConfig+0x1ec>
 8003f9a:	4a7a      	ldr	r2, [pc, #488]	@ (8004184 <UART_SetConfig+0x254>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	f000 80cc 	beq.w	800413a <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 8003fa2:	2001      	movs	r0, #1
 8003fa4:	e04d      	b.n	8004042 <UART_SetConfig+0x112>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fa6:	4b78      	ldr	r3, [pc, #480]	@ (8004188 <UART_SetConfig+0x258>)
 8003fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fac:	f003 030c 	and.w	r3, r3, #12
 8003fb0:	2b0c      	cmp	r3, #12
 8003fb2:	d8f6      	bhi.n	8003fa2 <UART_SetConfig+0x72>
 8003fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8003fbc <UART_SetConfig+0x8c>)
 8003fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fba:	bf00      	nop
 8003fbc:	0800408b 	.word	0x0800408b
 8003fc0:	08003fa3 	.word	0x08003fa3
 8003fc4:	08003fa3 	.word	0x08003fa3
 8003fc8:	08003fa3 	.word	0x08003fa3
 8003fcc:	08004051 	.word	0x08004051
 8003fd0:	08003fa3 	.word	0x08003fa3
 8003fd4:	08003fa3 	.word	0x08003fa3
 8003fd8:	08003fa3 	.word	0x08003fa3
 8003fdc:	0800401f 	.word	0x0800401f
 8003fe0:	08003fa3 	.word	0x08003fa3
 8003fe4:	08003fa3 	.word	0x08003fa3
 8003fe8:	08003fa3 	.word	0x08003fa3
 8003fec:	08004003 	.word	0x08004003
 8003ff0:	4b65      	ldr	r3, [pc, #404]	@ (8004188 <UART_SetConfig+0x258>)
 8003ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d00f      	beq.n	800401e <UART_SetConfig+0xee>
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d12e      	bne.n	8004060 <UART_SetConfig+0x130>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004002:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004006:	d05e      	beq.n	80040c6 <UART_SetConfig+0x196>
        pclk = (uint32_t) LSE_VALUE;
 8004008:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800400c:	e00b      	b.n	8004026 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800400e:	4b5e      	ldr	r3, [pc, #376]	@ (8004188 <UART_SetConfig+0x258>)
 8004010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004014:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004018:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800401c:	d115      	bne.n	800404a <UART_SetConfig+0x11a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800401e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004022:	d03a      	beq.n	800409a <UART_SetConfig+0x16a>
        pclk = (uint32_t) HSI_VALUE;
 8004024:	4859      	ldr	r0, [pc, #356]	@ (800418c <UART_SetConfig+0x25c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004026:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004028:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800402c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004030:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004034:	f1a0 0310 	sub.w	r3, r0, #16
 8004038:	4293      	cmp	r3, r2
 800403a:	d8b2      	bhi.n	8003fa2 <UART_SetConfig+0x72>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 8004040:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004042:	2300      	movs	r3, #0
 8004044:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8004048:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800404a:	f200 8085 	bhi.w	8004158 <UART_SetConfig+0x228>
 800404e:	b14b      	cbz	r3, 8004064 <UART_SetConfig+0x134>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004050:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004054:	d03a      	beq.n	80040cc <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004056:	f7ff f9b1 	bl	80033bc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800405a:	2800      	cmp	r0, #0
 800405c:	d0f0      	beq.n	8004040 <UART_SetConfig+0x110>
 800405e:	e7e2      	b.n	8004026 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004060:	2b01      	cmp	r3, #1
 8004062:	d0f5      	beq.n	8004050 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004064:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004068:	d04d      	beq.n	8004106 <UART_SetConfig+0x1d6>
        pclk = HAL_RCC_GetPCLK2Freq();
 800406a:	f7ff f9eb 	bl	8003444 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800406e:	2800      	cmp	r0, #0
 8004070:	d0e6      	beq.n	8004040 <UART_SetConfig+0x110>
 8004072:	e7d8      	b.n	8004026 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004074:	4b44      	ldr	r3, [pc, #272]	@ (8004188 <UART_SetConfig+0x258>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800407e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004082:	d0cc      	beq.n	800401e <UART_SetConfig+0xee>
 8004084:	d845      	bhi.n	8004112 <UART_SetConfig+0x1e2>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1e2      	bne.n	8004050 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800408a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800408e:	d03d      	beq.n	800410c <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004090:	f7ff f9c8 	bl	8003424 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004094:	2800      	cmp	r0, #0
 8004096:	d0d3      	beq.n	8004040 <UART_SetConfig+0x110>
 8004098:	e7c5      	b.n	8004026 <UART_SetConfig+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800409a:	483d      	ldr	r0, [pc, #244]	@ (8004190 <UART_SetConfig+0x260>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800409c:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800409e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040a2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80040a6:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040aa:	f1a3 0110 	sub.w	r1, r3, #16
 80040ae:	4291      	cmp	r1, r2
 80040b0:	f63f af77 	bhi.w	8003fa2 <UART_SetConfig+0x72>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040b4:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040b8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80040bc:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040be:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60cb      	str	r3, [r1, #12]
 80040c4:	e7bc      	b.n	8004040 <UART_SetConfig+0x110>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040c6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80040ca:	e7e7      	b.n	800409c <UART_SetConfig+0x16c>
        pclk = HAL_RCC_GetSysClockFreq();
 80040cc:	f7ff f976 	bl	80033bc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80040d0:	2800      	cmp	r0, #0
 80040d2:	d0b5      	beq.n	8004040 <UART_SetConfig+0x110>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040d4:	0040      	lsls	r0, r0, #1
 80040d6:	e7e1      	b.n	800409c <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004188 <UART_SetConfig+0x258>)
 80040da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	d09b      	beq.n	800401e <UART_SetConfig+0xee>
 80040e6:	d9ce      	bls.n	8004086 <UART_SetConfig+0x156>
 80040e8:	2b30      	cmp	r3, #48	@ 0x30
 80040ea:	d08a      	beq.n	8004002 <UART_SetConfig+0xd2>
 80040ec:	e759      	b.n	8003fa2 <UART_SetConfig+0x72>
 80040ee:	4b26      	ldr	r3, [pc, #152]	@ (8004188 <UART_SetConfig+0x258>)
 80040f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80040f8:	2b80      	cmp	r3, #128	@ 0x80
 80040fa:	d090      	beq.n	800401e <UART_SetConfig+0xee>
 80040fc:	d9c3      	bls.n	8004086 <UART_SetConfig+0x156>
 80040fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004100:	f43f af7f 	beq.w	8004002 <UART_SetConfig+0xd2>
 8004104:	e74d      	b.n	8003fa2 <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004106:	f7ff f99d 	bl	8003444 <HAL_RCC_GetPCLK2Freq>
        break;
 800410a:	e7e1      	b.n	80040d0 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800410c:	f7ff f98a 	bl	8003424 <HAL_RCC_GetPCLK1Freq>
        break;
 8004110:	e7de      	b.n	80040d0 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004116:	f43f af74 	beq.w	8004002 <UART_SetConfig+0xd2>
 800411a:	e742      	b.n	8003fa2 <UART_SetConfig+0x72>
 800411c:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <UART_SetConfig+0x258>)
 800411e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004122:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800412a:	f43f af78 	beq.w	800401e <UART_SetConfig+0xee>
 800412e:	d9aa      	bls.n	8004086 <UART_SetConfig+0x156>
 8004130:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004134:	f43f af65 	beq.w	8004002 <UART_SetConfig+0xd2>
 8004138:	e733      	b.n	8003fa2 <UART_SetConfig+0x72>
 800413a:	4b13      	ldr	r3, [pc, #76]	@ (8004188 <UART_SetConfig+0x258>)
 800413c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004140:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004144:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004148:	f43f af69 	beq.w	800401e <UART_SetConfig+0xee>
 800414c:	d99b      	bls.n	8004086 <UART_SetConfig+0x156>
 800414e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004152:	f43f af56 	beq.w	8004002 <UART_SetConfig+0xd2>
 8004156:	e724      	b.n	8003fa2 <UART_SetConfig+0x72>
 8004158:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800415c:	f43f af51 	beq.w	8004002 <UART_SetConfig+0xd2>
 8004160:	e71f      	b.n	8003fa2 <UART_SetConfig+0x72>
 8004162:	bf00      	nop
 8004164:	efff69f3 	.word	0xefff69f3
 8004168:	40011000 	.word	0x40011000
 800416c:	40004400 	.word	0x40004400
 8004170:	40004800 	.word	0x40004800
 8004174:	40004c00 	.word	0x40004c00
 8004178:	40005000 	.word	0x40005000
 800417c:	40011400 	.word	0x40011400
 8004180:	40007800 	.word	0x40007800
 8004184:	40007c00 	.word	0x40007c00
 8004188:	40023800 	.word	0x40023800
 800418c:	00f42400 	.word	0x00f42400
 8004190:	01e84800 	.word	0x01e84800

08004194 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004194:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004196:	07da      	lsls	r2, r3, #31
{
 8004198:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800419a:	d506      	bpl.n	80041aa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800419c:	6801      	ldr	r1, [r0, #0]
 800419e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 80041a0:	684a      	ldr	r2, [r1, #4]
 80041a2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80041a6:	4322      	orrs	r2, r4
 80041a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041aa:	079c      	lsls	r4, r3, #30
 80041ac:	d506      	bpl.n	80041bc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041ae:	6801      	ldr	r1, [r0, #0]
 80041b0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80041b2:	684a      	ldr	r2, [r1, #4]
 80041b4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80041b8:	4322      	orrs	r2, r4
 80041ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041bc:	0759      	lsls	r1, r3, #29
 80041be:	d506      	bpl.n	80041ce <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041c0:	6801      	ldr	r1, [r0, #0]
 80041c2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80041c4:	684a      	ldr	r2, [r1, #4]
 80041c6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80041ca:	4322      	orrs	r2, r4
 80041cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041ce:	071a      	lsls	r2, r3, #28
 80041d0:	d506      	bpl.n	80041e0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041d2:	6801      	ldr	r1, [r0, #0]
 80041d4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80041d6:	684a      	ldr	r2, [r1, #4]
 80041d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041dc:	4322      	orrs	r2, r4
 80041de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041e0:	06dc      	lsls	r4, r3, #27
 80041e2:	d506      	bpl.n	80041f2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041e4:	6801      	ldr	r1, [r0, #0]
 80041e6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80041e8:	688a      	ldr	r2, [r1, #8]
 80041ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041ee:	4322      	orrs	r2, r4
 80041f0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041f2:	0699      	lsls	r1, r3, #26
 80041f4:	d506      	bpl.n	8004204 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041f6:	6801      	ldr	r1, [r0, #0]
 80041f8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80041fa:	688a      	ldr	r2, [r1, #8]
 80041fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004200:	4322      	orrs	r2, r4
 8004202:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004204:	065a      	lsls	r2, r3, #25
 8004206:	d50a      	bpl.n	800421e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004208:	6801      	ldr	r1, [r0, #0]
 800420a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800420c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800420e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004212:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004216:	ea42 0204 	orr.w	r2, r2, r4
 800421a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800421c:	d00a      	beq.n	8004234 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800421e:	061b      	lsls	r3, r3, #24
 8004220:	d506      	bpl.n	8004230 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004222:	6802      	ldr	r2, [r0, #0]
 8004224:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004226:	6853      	ldr	r3, [r2, #4]
 8004228:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800422c:	430b      	orrs	r3, r1
 800422e:	6053      	str	r3, [r2, #4]
}
 8004230:	bc10      	pop	{r4}
 8004232:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004234:	684a      	ldr	r2, [r1, #4]
 8004236:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004238:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800423c:	4322      	orrs	r2, r4
 800423e:	604a      	str	r2, [r1, #4]
 8004240:	e7ed      	b.n	800421e <UART_AdvFeatureConfig+0x8a>
 8004242:	bf00      	nop

08004244 <UART_WaitOnFlagUntilTimeout>:
{
 8004244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004246:	b085      	sub	sp, #20
 8004248:	4605      	mov	r5, r0
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424a:	6804      	ldr	r4, [r0, #0]
{
 800424c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800424e:	1c70      	adds	r0, r6, #1
 8004250:	d10a      	bne.n	8004268 <UART_WaitOnFlagUntilTimeout+0x24>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004252:	69e3      	ldr	r3, [r4, #28]
 8004254:	ea31 0303 	bics.w	r3, r1, r3
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	4293      	cmp	r3, r2
 8004260:	d0f7      	beq.n	8004252 <UART_WaitOnFlagUntilTimeout+0xe>
  return HAL_OK;
 8004262:	2000      	movs	r0, #0
}
 8004264:	b005      	add	sp, #20
 8004266:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004268:	69e0      	ldr	r0, [r4, #28]
 800426a:	ea31 0000 	bics.w	r0, r1, r0
 800426e:	bf0c      	ite	eq
 8004270:	2001      	moveq	r0, #1
 8004272:	2000      	movne	r0, #0
 8004274:	4290      	cmp	r0, r2
 8004276:	d1f4      	bne.n	8004262 <UART_WaitOnFlagUntilTimeout+0x1e>
 8004278:	9101      	str	r1, [sp, #4]
 800427a:	e9cd 2302 	strd	r2, r3, [sp, #8]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800427e:	f7fe fa2b 	bl	80026d8 <HAL_GetTick>
 8004282:	9b03      	ldr	r3, [sp, #12]
 8004284:	1ac0      	subs	r0, r0, r3
 8004286:	42b0      	cmp	r0, r6
 8004288:	d833      	bhi.n	80042f2 <UART_WaitOnFlagUntilTimeout+0xae>
 800428a:	e9dd 1201 	ldrd	r1, r2, [sp, #4]
 800428e:	b386      	cbz	r6, 80042f2 <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004290:	682c      	ldr	r4, [r5, #0]
 8004292:	6827      	ldr	r7, [r4, #0]
 8004294:	4620      	mov	r0, r4
 8004296:	077f      	lsls	r7, r7, #29
 8004298:	d5e6      	bpl.n	8004268 <UART_WaitOnFlagUntilTimeout+0x24>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800429a:	69e7      	ldr	r7, [r4, #28]
 800429c:	053f      	lsls	r7, r7, #20
 800429e:	d5e3      	bpl.n	8004268 <UART_WaitOnFlagUntilTimeout+0x24>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042a0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80042a4:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a6:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042aa:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	e844 3200 	strex	r2, r3, [r4]
 80042b2:	b13a      	cbz	r2, 80042c4 <UART_WaitOnFlagUntilTimeout+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	e850 3f00 	ldrex	r3, [r0]
 80042b8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042bc:	e840 3200 	strex	r2, r3, [r0]
 80042c0:	2a00      	cmp	r2, #0
 80042c2:	d1f7      	bne.n	80042b4 <UART_WaitOnFlagUntilTimeout+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	f100 0308 	add.w	r3, r0, #8
 80042c8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042cc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d0:	f100 0108 	add.w	r1, r0, #8
 80042d4:	e841 3200 	strex	r2, r3, [r1]
 80042d8:	2a00      	cmp	r2, #0
 80042da:	d1f3      	bne.n	80042c4 <UART_WaitOnFlagUntilTimeout+0x80>
          huart->gState = HAL_UART_STATE_READY;
 80042dc:	2320      	movs	r3, #32
 80042de:	67eb      	str	r3, [r5, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80042e0:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042e4:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80042e8:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80042ea:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80042ec:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78
 80042f0:	e7b8      	b.n	8004264 <UART_WaitOnFlagUntilTimeout+0x20>
 80042f2:	6828      	ldr	r0, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f4:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042f8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fc:	e840 3200 	strex	r2, r3, [r0]
 8004300:	2a00      	cmp	r2, #0
 8004302:	d1f7      	bne.n	80042f4 <UART_WaitOnFlagUntilTimeout+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004304:	f100 0308 	add.w	r3, r0, #8
 8004308:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800430c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004310:	f100 0108 	add.w	r1, r0, #8
 8004314:	e841 3200 	strex	r2, r3, [r1]
 8004318:	2a00      	cmp	r2, #0
 800431a:	d1f3      	bne.n	8004304 <UART_WaitOnFlagUntilTimeout+0xc0>
        huart->gState = HAL_UART_STATE_READY;
 800431c:	2320      	movs	r3, #32
 800431e:	67eb      	str	r3, [r5, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004320:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
        return HAL_TIMEOUT;
 8004324:	e7e0      	b.n	80042e8 <UART_WaitOnFlagUntilTimeout+0xa4>
 8004326:	bf00      	nop

08004328 <HAL_UART_Transmit>:
{
 8004328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800432c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800432e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8004330:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8004332:	2b20      	cmp	r3, #32
 8004334:	f040 80a5 	bne.w	8004482 <HAL_UART_Transmit+0x15a>
    if ((pData == NULL) || (Size == 0U))
 8004338:	460d      	mov	r5, r1
 800433a:	2900      	cmp	r1, #0
 800433c:	d03f      	beq.n	80043be <HAL_UART_Transmit+0x96>
 800433e:	fab2 f982 	clz	r9, r2
 8004342:	4617      	mov	r7, r2
 8004344:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004348:	2a00      	cmp	r2, #0
 800434a:	d038      	beq.n	80043be <HAL_UART_Transmit+0x96>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800434c:	2321      	movs	r3, #33	@ 0x21
 800434e:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004350:	f8c0 9084 	str.w	r9, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004354:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8004356:	f7fe f9bf 	bl	80026d8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800435c:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 800435e:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8004366:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800436a:	f000 808e 	beq.w	800448a <HAL_UART_Transmit+0x162>
    while (huart->TxXferCount > 0U)
 800436e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8004372:	b29b      	uxth	r3, r3
 8004374:	b1ab      	cbz	r3, 80043a2 <HAL_UART_Transmit+0x7a>
 8004376:	1c73      	adds	r3, r6, #1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004378:	6821      	ldr	r1, [r4, #0]
 800437a:	d135      	bne.n	80043e8 <HAL_UART_Transmit+0xc0>
 800437c:	69ca      	ldr	r2, [r1, #28]
 800437e:	0617      	lsls	r7, r2, #24
 8004380:	d5fc      	bpl.n	800437c <HAL_UART_Transmit+0x54>
      if (pdata8bits == NULL)
 8004382:	2d00      	cmp	r5, #0
 8004384:	d06b      	beq.n	800445e <HAL_UART_Transmit+0x136>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004386:	f815 3b01 	ldrb.w	r3, [r5], #1
 800438a:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 800438c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8004390:	3a01      	subs	r2, #1
 8004392:	b292      	uxth	r2, r2
 8004394:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004398:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 800439c:	b292      	uxth	r2, r2
 800439e:	2a00      	cmp	r2, #0
 80043a0:	d1ec      	bne.n	800437c <HAL_UART_Transmit+0x54>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043a2:	4643      	mov	r3, r8
 80043a4:	2200      	movs	r2, #0
 80043a6:	2140      	movs	r1, #64	@ 0x40
 80043a8:	4620      	mov	r0, r4
 80043aa:	9600      	str	r6, [sp, #0]
 80043ac:	f7ff ff4a 	bl	8004244 <UART_WaitOnFlagUntilTimeout>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	d152      	bne.n	800445a <HAL_UART_Transmit+0x132>
    huart->gState = HAL_UART_STATE_READY;
 80043b4:	2320      	movs	r3, #32
 80043b6:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 80043b8:	b003      	add	sp, #12
 80043ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80043be:	2001      	movs	r0, #1
}
 80043c0:	b003      	add	sp, #12
 80043c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 80043c6:	2d00      	cmp	r5, #0
 80043c8:	f000 8083 	beq.w	80044d2 <HAL_UART_Transmit+0x1aa>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043cc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80043d0:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 80043d2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29b      	uxth	r3, r3
 80043da:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80043de:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0dc      	beq.n	80043a2 <HAL_UART_Transmit+0x7a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e8:	69cb      	ldr	r3, [r1, #28]
 80043ea:	061b      	lsls	r3, r3, #24
 80043ec:	d4eb      	bmi.n	80043c6 <HAL_UART_Transmit+0x9e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe f973 	bl	80026d8 <HAL_GetTick>
 80043f2:	eba0 0308 	sub.w	r3, r0, r8
 80043f6:	429e      	cmp	r6, r3
 80043f8:	d34e      	bcc.n	8004498 <HAL_UART_Transmit+0x170>
 80043fa:	2e00      	cmp	r6, #0
 80043fc:	d04c      	beq.n	8004498 <HAL_UART_Transmit+0x170>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043fe:	6821      	ldr	r1, [r4, #0]
 8004400:	680a      	ldr	r2, [r1, #0]
 8004402:	460b      	mov	r3, r1
 8004404:	0750      	lsls	r0, r2, #29
 8004406:	d5ef      	bpl.n	80043e8 <HAL_UART_Transmit+0xc0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004408:	69ca      	ldr	r2, [r1, #28]
 800440a:	0512      	lsls	r2, r2, #20
 800440c:	d5ec      	bpl.n	80043e8 <HAL_UART_Transmit+0xc0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800440e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004412:	620a      	str	r2, [r1, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004414:	e851 2f00 	ldrex	r2, [r1]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004418:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441c:	e841 2000 	strex	r0, r2, [r1]
 8004420:	b138      	cbz	r0, 8004432 <HAL_UART_Transmit+0x10a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004422:	e853 2f00 	ldrex	r2, [r3]
 8004426:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	e843 2100 	strex	r1, r2, [r3]
 800442e:	2900      	cmp	r1, #0
 8004430:	d1f7      	bne.n	8004422 <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004432:	f103 0208 	add.w	r2, r3, #8
 8004436:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443e:	f103 0008 	add.w	r0, r3, #8
 8004442:	e840 2100 	strex	r1, r2, [r0]
 8004446:	2900      	cmp	r1, #0
 8004448:	d1f3      	bne.n	8004432 <HAL_UART_Transmit+0x10a>
          huart->gState = HAL_UART_STATE_READY;
 800444a:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 800444c:	f884 1078 	strb.w	r1, [r4, #120]	@ 0x78
          huart->gState = HAL_UART_STATE_READY;
 8004450:	67e3      	str	r3, [r4, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004452:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004456:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 800445a:	2003      	movs	r0, #3
 800445c:	e7b0      	b.n	80043c0 <HAL_UART_Transmit+0x98>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800445e:	f839 3b02 	ldrh.w	r3, [r9], #2
 8004462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004466:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8004468:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800446c:	3b01      	subs	r3, #1
 800446e:	b29b      	uxth	r3, r3
 8004470:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004474:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	f47f af7e 	bne.w	800437c <HAL_UART_Transmit+0x54>
 8004480:	e78f      	b.n	80043a2 <HAL_UART_Transmit+0x7a>
    return HAL_BUSY;
 8004482:	2002      	movs	r0, #2
}
 8004484:	b003      	add	sp, #12
 8004486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800448a:	6923      	ldr	r3, [r4, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	f47f af6e 	bne.w	800436e <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8004492:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8004494:	461d      	mov	r5, r3
 8004496:	e76a      	b.n	800436e <HAL_UART_Transmit+0x46>
 8004498:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800449e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a2:	e843 2100 	strex	r1, r2, [r3]
 80044a6:	2900      	cmp	r1, #0
 80044a8:	d1f7      	bne.n	800449a <HAL_UART_Transmit+0x172>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044aa:	f103 0208 	add.w	r2, r3, #8
 80044ae:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b6:	f103 0008 	add.w	r0, r3, #8
 80044ba:	e840 2100 	strex	r1, r2, [r0]
 80044be:	2900      	cmp	r1, #0
 80044c0:	d1f3      	bne.n	80044aa <HAL_UART_Transmit+0x182>
        huart->gState = HAL_UART_STATE_READY;
 80044c2:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80044c4:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 80044c6:	f884 1078 	strb.w	r1, [r4, #120]	@ 0x78
        huart->gState = HAL_UART_STATE_READY;
 80044ca:	67e3      	str	r3, [r4, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80044cc:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 80044d0:	e776      	b.n	80043c0 <HAL_UART_Transmit+0x98>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044d2:	f839 3b02 	ldrh.w	r3, [r9], #2
 80044d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044da:	e779      	b.n	80043d0 <HAL_UART_Transmit+0xa8>

080044dc <HAL_UART_Init>:
  if (huart == NULL)
 80044dc:	2800      	cmp	r0, #0
 80044de:	d064      	beq.n	80045aa <HAL_UART_Init+0xce>
  if (huart->gState == HAL_UART_STATE_RESET)
 80044e0:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 80044e2:	b570      	push	{r4, r5, r6, lr}
 80044e4:	4604      	mov	r4, r0
 80044e6:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_RESET)
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d04b      	beq.n	8004584 <HAL_UART_Init+0xa8>
  __HAL_UART_DISABLE(huart);
 80044ec:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80044ee:	2324      	movs	r3, #36	@ 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044f0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80044f2:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80044f4:	6813      	ldr	r3, [r2, #0]
 80044f6:	f023 0301 	bic.w	r3, r3, #1
 80044fa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044fc:	f7ff fd18 	bl	8003f30 <UART_SetConfig>
 8004500:	2801      	cmp	r0, #1
 8004502:	d03c      	beq.n	800457e <HAL_UART_Init+0xa2>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004504:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004506:	2b00      	cmp	r3, #0
 8004508:	d135      	bne.n	8004576 <HAL_UART_Init+0x9a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450c:	2500      	movs	r5, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450e:	6859      	ldr	r1, [r3, #4]
 8004510:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8004514:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004516:	6899      	ldr	r1, [r3, #8]
 8004518:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 800451c:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800451e:	6819      	ldr	r1, [r3, #0]
 8004520:	f041 0101 	orr.w	r1, r1, #1
 8004524:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004526:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
  tickstart = HAL_GetTick();
 800452a:	f7fe f8d5 	bl	80026d8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800452e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004530:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	0712      	lsls	r2, r2, #28
 8004536:	d40e      	bmi.n	8004556 <HAL_UART_Init+0x7a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	075b      	lsls	r3, r3, #29
 800453c:	d427      	bmi.n	800458e <HAL_UART_Init+0xb2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800453e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004540:	2220      	movs	r2, #32
  return HAL_OK;
 8004542:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8004544:	67e2      	str	r2, [r4, #124]	@ 0x7c
  __HAL_UNLOCK(huart);
 8004546:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800454a:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454e:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004550:	6663      	str	r3, [r4, #100]	@ 0x64
}
 8004552:	b002      	add	sp, #8
 8004554:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004556:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 800455a:	4603      	mov	r3, r0
 800455c:	462a      	mov	r2, r5
 800455e:	4620      	mov	r0, r4
 8004560:	9100      	str	r1, [sp, #0]
 8004562:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004566:	f7ff fe6d 	bl	8004244 <UART_WaitOnFlagUntilTimeout>
 800456a:	b9e0      	cbnz	r0, 80045a6 <HAL_UART_Init+0xca>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	075b      	lsls	r3, r3, #29
 8004572:	d40c      	bmi.n	800458e <HAL_UART_Init+0xb2>
 8004574:	e7e3      	b.n	800453e <HAL_UART_Init+0x62>
    UART_AdvFeatureConfig(huart);
 8004576:	4620      	mov	r0, r4
 8004578:	f7ff fe0c 	bl	8004194 <UART_AdvFeatureConfig>
 800457c:	e7c5      	b.n	800450a <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 800457e:	2001      	movs	r0, #1
}
 8004580:	b002      	add	sp, #8
 8004582:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8004584:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8004588:	f7fd ff76 	bl	8002478 <HAL_UART_MspInit>
 800458c:	e7ae      	b.n	80044ec <HAL_UART_Init+0x10>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800458e:	f06f 407e 	mvn.w	r0, #4261412864	@ 0xfe000000
 8004592:	4633      	mov	r3, r6
 8004594:	2200      	movs	r2, #0
 8004596:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800459a:	9000      	str	r0, [sp, #0]
 800459c:	4620      	mov	r0, r4
 800459e:	f7ff fe51 	bl	8004244 <UART_WaitOnFlagUntilTimeout>
 80045a2:	2800      	cmp	r0, #0
 80045a4:	d0cb      	beq.n	800453e <HAL_UART_Init+0x62>
      return HAL_TIMEOUT;
 80045a6:	2003      	movs	r0, #3
 80045a8:	e7d3      	b.n	8004552 <HAL_UART_Init+0x76>
    return HAL_ERROR;
 80045aa:	2001      	movs	r0, #1
}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop

080045b0 <STM32_SHA256_HASH_DigestCompute>:
  *         HASH_ERR_BAD_PARAMETER, HASH_ERR_BAD_CONTEXT,
  *         HASH_ERR_BAD_OPERATION if error occured.
  */
int32_t STM32_SHA256_HASH_DigestCompute(uint8_t* InputMessage, uint32_t InputMessageLength,
                                        uint8_t *MessageDigest, int32_t* MessageDigestLength)
{
 80045b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045b2:	b09f      	sub	sp, #124	@ 0x7c
  SHA256ctx_stt P_pSHA256ctx;
  uint32_t error_status = HASH_SUCCESS; 

  /* Set the size of the desired hash digest */
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 80045b4:	f04f 0c20 	mov.w	ip, #32
{
 80045b8:	461f      	mov	r7, r3

  /* Set flag field to default value */
  P_pSHA256ctx.mFlags = E_HASH_DEFAULT;
 80045ba:	2300      	movs	r3, #0
{
 80045bc:	4604      	mov	r4, r0

  error_status = SHA256_Init(&P_pSHA256ctx);
 80045be:	a801      	add	r0, sp, #4
{
 80045c0:	460d      	mov	r5, r1
 80045c2:	4616      	mov	r6, r2
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 80045c4:	f8cd c00c 	str.w	ip, [sp, #12]
  P_pSHA256ctx.mFlags = E_HASH_DEFAULT;
 80045c8:	f88d 3008 	strb.w	r3, [sp, #8]
  error_status = SHA256_Init(&P_pSHA256ctx);
 80045cc:	f000 fb92 	bl	8004cf4 <SHA256_Init>

  /* check for initialization errors */
  if (error_status == HASH_SUCCESS)
 80045d0:	b108      	cbz	r0, 80045d6 <STM32_SHA256_HASH_DigestCompute+0x26>
      error_status = SHA256_Finish(&P_pSHA256ctx, MessageDigest, MessageDigestLength);
    }
  }

  return error_status;
}
 80045d2:	b01f      	add	sp, #124	@ 0x7c
 80045d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  error_status = SHA256_Append(&P_pSHA256ctx,
 80045d6:	462a      	mov	r2, r5
 80045d8:	4621      	mov	r1, r4
 80045da:	a801      	add	r0, sp, #4
 80045dc:	f000 fbc2 	bl	8004d64 <SHA256_Append>
    if (error_status == HASH_SUCCESS)
 80045e0:	2800      	cmp	r0, #0
 80045e2:	d1f6      	bne.n	80045d2 <STM32_SHA256_HASH_DigestCompute+0x22>
      error_status = SHA256_Finish(&P_pSHA256ctx, MessageDigest, MessageDigestLength);
 80045e4:	463a      	mov	r2, r7
 80045e6:	4631      	mov	r1, r6
 80045e8:	a801      	add	r0, sp, #4
 80045ea:	f000 fc89 	bl	8004f00 <SHA256_Finish>
}
 80045ee:	b01f      	add	sp, #124	@ 0x7c
 80045f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045f2:	bf00      	nop

080045f4 <Fatal_Error_Handler>:

void Fatal_Error_Handler(void)
{
  printf("\r\nFatal error! Enter endless loop!\r\n");
 80045f4:	4802      	ldr	r0, [pc, #8]	@ (8004600 <Fatal_Error_Handler+0xc>)
{
 80045f6:	b508      	push	{r3, lr}
  printf("\r\nFatal error! Enter endless loop!\r\n");
 80045f8:	f001 fa2c 	bl	8005a54 <puts>
  while(1){};
 80045fc:	e7fe      	b.n	80045fc <Fatal_Error_Handler+0x8>
 80045fe:	bf00      	nop
 8004600:	08008fa4 	.word	0x08008fa4

08004604 <FW_Hash_Verify>:
  *         those protections not impacted by a Reset. They are set using the Option Bytes
  *         When the device is locked (RDP Level2), these protections cannot be changed anymore
  * @param  None
  */
void FW_Hash_Verify(void)
{
 8004604:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint8_t MessageDigest[HASH_SIZE];
  int32_t MessageDigestLength = HASH_SIZE;
  int32_t result = -1;
  
  /* enable CRC to allow cryptolib to work */ 
  __CRC_CLK_ENABLE();
 8004608:	4b48      	ldr	r3, [pc, #288]	@ (800472c <FW_Hash_Verify+0x128>)
{
 800460a:	b0a9      	sub	sp, #164	@ 0xa4
  int32_t MessageDigestLength = HASH_SIZE;
 800460c:	2220      	movs	r2, #32
    
  printf("\r\nStart FW Hash Check...\r\n");
  printf("\tFW start address: 0x%08x\r\n", FW_START_ADD);
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 800460e:	4c48      	ldr	r4, [pc, #288]	@ (8004730 <FW_Hash_Verify+0x12c>)
  printf("\r\nStart FW Hash Check...\r\n");
 8004610:	4848      	ldr	r0, [pc, #288]	@ (8004734 <FW_Hash_Verify+0x130>)
  int32_t MessageDigestLength = HASH_SIZE;
 8004612:	9201      	str	r2, [sp, #4]
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 8004614:	f3c4 080a 	ubfx	r8, r4, #0, #11
  __CRC_CLK_ENABLE();
 8004618:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 800461a:	f104 4778 	add.w	r7, r4, #4160749568	@ 0xf8000000
  __CRC_CLK_ENABLE();
 800461e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30
 8004624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004626:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800462a:	9302      	str	r3, [sp, #8]
 800462c:	9b02      	ldr	r3, [sp, #8]
  printf("\r\nStart FW Hash Check...\r\n");
 800462e:	f001 fa11 	bl	8005a54 <puts>
  printf("\tFW start address: 0x%08x\r\n", FW_START_ADD);
 8004632:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8004636:	4840      	ldr	r0, [pc, #256]	@ (8004738 <FW_Hash_Verify+0x134>)
 8004638:	f001 f9a4 	bl	8005984 <iprintf>
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 800463c:	f1b8 0f00 	cmp.w	r8, #0
 8004640:	d11a      	bne.n	8004678 <FW_Hash_Verify+0x74>
 8004642:	46b9      	mov	r9, r7
 8004644:	4639      	mov	r1, r7
 8004646:	483d      	ldr	r0, [pc, #244]	@ (800473c <FW_Hash_Verify+0x138>)
 8004648:	f001 f99c 	bl	8005984 <iprintf>
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 800464c:	4621      	mov	r1, r4
 800464e:	483c      	ldr	r0, [pc, #240]	@ (8004740 <FW_Hash_Verify+0x13c>)
 8004650:	f001 f998 	bl	8005984 <iprintf>
  printf("\tFW HASH SIZE: 0x%08x\r\n", HASH_SIZE);
 8004654:	2120      	movs	r1, #32
 8004656:	483b      	ldr	r0, [pc, #236]	@ (8004744 <FW_Hash_Verify+0x140>)
 8004658:	f001 f994 	bl	8005984 <iprintf>
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 800465c:	2320      	movs	r3, #32
  error_status = SHA256_Init(&P_pSHA256ctx);
 800465e:	a80b      	add	r0, sp, #44	@ 0x2c
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 8004660:	930d      	str	r3, [sp, #52]	@ 0x34
  P_pSHA256ctx.mFlags = E_HASH_DEFAULT;
 8004662:	2300      	movs	r3, #0
 8004664:	f88d 3030 	strb.w	r3, [sp, #48]	@ 0x30
  error_status = SHA256_Init(&P_pSHA256ctx);
 8004668:	f000 fb44 	bl	8004cf4 <SHA256_Init>
  if (error_status == HASH_SUCCESS)
 800466c:	b198      	cbz	r0, 8004696 <FW_Hash_Verify+0x92>
      goto ERROR; 
    }
  }
  else
  {
    printf("\r\nFW Hash computation fail!\r\n");
 800466e:	4836      	ldr	r0, [pc, #216]	@ (8004748 <FW_Hash_Verify+0x144>)
 8004670:	f001 f9f0 	bl	8005a54 <puts>
    goto ERROR;
  }
  return;
  
ERROR:
  Fatal_Error_Handler();
 8004674:	f7ff ffbe 	bl	80045f4 <Fatal_Error_Handler>
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 8004678:	f8df 90d0 	ldr.w	r9, [pc, #208]	@ 800474c <FW_Hash_Verify+0x148>
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 800467c:	4c33      	ldr	r4, [pc, #204]	@ (800474c <FW_Hash_Verify+0x148>)
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 800467e:	ea07 0909 	and.w	r9, r7, r9
 8004682:	482e      	ldr	r0, [pc, #184]	@ (800473c <FW_Hash_Verify+0x138>)
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 8004684:	403c      	ands	r4, r7
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 8004686:	f509 6900 	add.w	r9, r9, #2048	@ 0x800
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 800468a:	f104 2408 	add.w	r4, r4, #134219776	@ 0x8000800
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 800468e:	4649      	mov	r1, r9
 8004690:	f001 f978 	bl	8005984 <iprintf>
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 8004694:	e7da      	b.n	800464c <FW_Hash_Verify+0x48>
  error_status = SHA256_Append(&P_pSHA256ctx,
 8004696:	464a      	mov	r2, r9
 8004698:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800469c:	a80b      	add	r0, sp, #44	@ 0x2c
 800469e:	f000 fb61 	bl	8004d64 <SHA256_Append>
    if (error_status == HASH_SUCCESS)
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d1e3      	bne.n	800466e <FW_Hash_Verify+0x6a>
      error_status = SHA256_Finish(&P_pSHA256ctx, MessageDigest, MessageDigestLength);
 80046a6:	a80b      	add	r0, sp, #44	@ 0x2c
 80046a8:	aa01      	add	r2, sp, #4
 80046aa:	a903      	add	r1, sp, #12
 80046ac:	f000 fc28 	bl	8004f00 <SHA256_Finish>
  if ( result == HASH_SUCCESS && MessageDigestLength == HASH_SIZE) 
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d1dc      	bne.n	800466e <FW_Hash_Verify+0x6a>
 80046b4:	9b01      	ldr	r3, [sp, #4]
 80046b6:	2b20      	cmp	r3, #32
 80046b8:	d1d9      	bne.n	800466e <FW_Hash_Verify+0x6a>
    printf("\r\nFW HASH Result: \r\n");
 80046ba:	f10d 040b 	add.w	r4, sp, #11
 80046be:	f10d 062b 	add.w	r6, sp, #43	@ 0x2b
      printf("%02x",MessageDigest[i]);
 80046c2:	4d23      	ldr	r5, [pc, #140]	@ (8004750 <FW_Hash_Verify+0x14c>)
    printf("\r\nFW HASH Result: \r\n");
 80046c4:	4823      	ldr	r0, [pc, #140]	@ (8004754 <FW_Hash_Verify+0x150>)
 80046c6:	f001 f9c5 	bl	8005a54 <puts>
      printf("%02x",MessageDigest[i]);
 80046ca:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 80046ce:	4628      	mov	r0, r5
 80046d0:	f001 f958 	bl	8005984 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 80046d4:	42a6      	cmp	r6, r4
 80046d6:	d1f8      	bne.n	80046ca <FW_Hash_Verify+0xc6>
    printf("\r\nExpected HASH Result: \r\n");
 80046d8:	4d1f      	ldr	r5, [pc, #124]	@ (8004758 <FW_Hash_Verify+0x154>)
 80046da:	f109 6400 	add.w	r4, r9, #134217728	@ 0x8000000
      printf("%02x",((uint8_t*)HASH_ADD)[i]);
 80046de:	4e1c      	ldr	r6, [pc, #112]	@ (8004750 <FW_Hash_Verify+0x14c>)
 80046e0:	444d      	add	r5, r9
    printf("\r\nExpected HASH Result: \r\n");
 80046e2:	481e      	ldr	r0, [pc, #120]	@ (800475c <FW_Hash_Verify+0x158>)
 80046e4:	f001 f9b6 	bl	8005a54 <puts>
      printf("%02x",((uint8_t*)HASH_ADD)[i]);
 80046e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046ec:	4630      	mov	r0, r6
 80046ee:	f001 f949 	bl	8005984 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 80046f2:	42a5      	cmp	r5, r4
 80046f4:	d1f8      	bne.n	80046e8 <FW_Hash_Verify+0xe4>
    printf("\r\n");
 80046f6:	481a      	ldr	r0, [pc, #104]	@ (8004760 <FW_Hash_Verify+0x15c>)
 80046f8:	f001 f9ac 	bl	8005a54 <puts>
    if (memcmp((uint8_t*)HASH_ADD, MessageDigest, (uint32_t)HASH_SIZE) == 0)
 80046fc:	f1b8 0f00 	cmp.w	r8, #0
 8004700:	d00e      	beq.n	8004720 <FW_Hash_Verify+0x11c>
 8004702:	f36f 070a 	bfc	r7, #0, #11
 8004706:	f107 2008 	add.w	r0, r7, #134219776	@ 0x8000800
 800470a:	2220      	movs	r2, #32
 800470c:	a903      	add	r1, sp, #12
 800470e:	f001 fb6b 	bl	8005de8 <memcmp>
 8004712:	b938      	cbnz	r0, 8004724 <FW_Hash_Verify+0x120>
      printf("\r\nFW Hash check pass\r\n");
 8004714:	4813      	ldr	r0, [pc, #76]	@ (8004764 <FW_Hash_Verify+0x160>)
 8004716:	f001 f99d 	bl	8005a54 <puts>
}
 800471a:	b029      	add	sp, #164	@ 0xa4
 800471c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (memcmp((uint8_t*)HASH_ADD, MessageDigest, (uint32_t)HASH_SIZE) == 0)
 8004720:	4803      	ldr	r0, [pc, #12]	@ (8004730 <FW_Hash_Verify+0x12c>)
 8004722:	e7f2      	b.n	800470a <FW_Hash_Verify+0x106>
      printf("\r\nFW Hash check fail\r\n");
 8004724:	4810      	ldr	r0, [pc, #64]	@ (8004768 <FW_Hash_Verify+0x164>)
 8004726:	f001 f995 	bl	8005a54 <puts>
      goto ERROR; 
 800472a:	e7a3      	b.n	8004674 <FW_Hash_Verify+0x70>
 800472c:	40023800 	.word	0x40023800
 8004730:	08009760 	.word	0x08009760
 8004734:	08008fc8 	.word	0x08008fc8
 8004738:	08008fe4 	.word	0x08008fe4
 800473c:	08009000 	.word	0x08009000
 8004740:	08009014 	.word	0x08009014
 8004744:	08009030 	.word	0x08009030
 8004748:	080090b4 	.word	0x080090b4
 800474c:	fffff800 	.word	0xfffff800
 8004750:	0800905c 	.word	0x0800905c
 8004754:	08009048 	.word	0x08009048
 8004758:	08000020 	.word	0x08000020
 800475c:	08009064 	.word	0x08009064
 8004760:	08009080 	.word	0x08009080
 8004764:	08009084 	.word	0x08009084
 8004768:	0800909c 	.word	0x0800909c

0800476c <SHA256Transform>:
 800476c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004770:	690c      	ldr	r4, [r1, #16]
 8004772:	684f      	ldr	r7, [r1, #4]
 8004774:	688e      	ldr	r6, [r1, #8]
 8004776:	68cd      	ldr	r5, [r1, #12]
 8004778:	694a      	ldr	r2, [r1, #20]
 800477a:	680b      	ldr	r3, [r1, #0]
 800477c:	fa94 fb84 	rev.w	fp, r4
 8004780:	698c      	ldr	r4, [r1, #24]
 8004782:	b0ce      	sub	sp, #312	@ 0x138
 8004784:	fa97 fc87 	rev.w	ip, r7
 8004788:	6a0f      	ldr	r7, [r1, #32]
 800478a:	9003      	str	r0, [sp, #12]
 800478c:	fa96 f986 	rev.w	r9, r6
 8004790:	ba24      	rev	r4, r4
 8004792:	69ce      	ldr	r6, [r1, #28]
 8004794:	9414      	str	r4, [sp, #80]	@ 0x50
 8004796:	ba3c      	rev	r4, r7
 8004798:	6b4f      	ldr	r7, [r1, #52]	@ 0x34
 800479a:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 800479c:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 80047a0:	fa95 fa85 	rev.w	sl, r5
 80047a4:	ba12      	rev	r2, r2
 80047a6:	ba36      	rev	r6, r6
 80047a8:	fa93 f883 	rev.w	r8, r3
 80047ac:	9213      	str	r2, [sp, #76]	@ 0x4c
 80047ae:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80047b0:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 80047b2:	9615      	str	r6, [sp, #84]	@ 0x54
 80047b4:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 80047b8:	ba3e      	rev	r6, r7
 80047ba:	f8d1 a030 	ldr.w	sl, [r1, #48]	@ 0x30
 80047be:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
 80047c0:	6bc9      	ldr	r1, [r1, #60]	@ 0x3c
 80047c2:	f8cd c03c 	str.w	ip, [sp, #60]	@ 0x3c
 80047c6:	ba15      	rev	r5, r2
 80047c8:	fa91 f981 	rev.w	r9, r1
 80047cc:	ba1a      	rev	r2, r3
 80047ce:	fa9a fa8a 	rev.w	sl, sl
 80047d2:	ba3b      	rev	r3, r7
 80047d4:	ba00      	rev	r0, r0
 80047d6:	2700      	movs	r7, #0
 80047d8:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
 80047dc:	9318      	str	r3, [sp, #96]	@ 0x60
 80047de:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
 80047e2:	9416      	str	r4, [sp, #88]	@ 0x58
 80047e4:	9517      	str	r5, [sp, #92]	@ 0x5c
 80047e6:	9219      	str	r2, [sp, #100]	@ 0x64
 80047e8:	961b      	str	r6, [sp, #108]	@ 0x6c
 80047ea:	4619      	mov	r1, r3
 80047ec:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 80047f0:	901c      	str	r0, [sp, #112]	@ 0x70
 80047f2:	ab0e      	add	r3, sp, #56	@ 0x38
 80047f4:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 80047f8:	f04f 0b18 	mov.w	fp, #24
 80047fc:	970d      	str	r7, [sp, #52]	@ 0x34
 80047fe:	f04f 0c10 	mov.w	ip, #16
 8004802:	4647      	mov	r7, r8
 8004804:	e001      	b.n	800480a <SHA256Transform+0x9e>
 8004806:	4691      	mov	r9, r2
 8004808:	46aa      	mov	sl, r5
 800480a:	ea4f 2899 	mov.w	r8, r9, lsr #10
 800480e:	ea88 4879 	eor.w	r8, r8, r9, ror #17
 8004812:	ea88 48f9 	eor.w	r8, r8, r9, ror #19
 8004816:	689d      	ldr	r5, [r3, #8]
 8004818:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	68dc      	ldr	r4, [r3, #12]
 800481e:	4488      	add	r8, r1
 8004820:	0a81      	lsrs	r1, r0, #10
 8004822:	ea81 4170 	eor.w	r1, r1, r0, ror #17
 8004826:	ea81 41f0 	eor.w	r1, r1, r0, ror #19
 800482a:	443e      	add	r6, r7
 800482c:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8004830:	eb02 0708 	add.w	r7, r2, r8
 8004834:	ea89 19f5 	eor.w	r9, r9, r5, ror #7
 8004838:	eb06 0801 	add.w	r8, r6, r1
 800483c:	08d1      	lsrs	r1, r2, #3
 800483e:	ea89 49b5 	eor.w	r9, r9, r5, ror #18
 8004842:	ea81 11f2 	eor.w	r1, r1, r2, ror #7
 8004846:	444f      	add	r7, r9
 8004848:	ea81 42b2 	eor.w	r2, r1, r2, ror #18
 800484c:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8004850:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004852:	691e      	ldr	r6, [r3, #16]
 8004854:	645f      	str	r7, [r3, #68]	@ 0x44
 8004856:	ea89 49b4 	eor.w	r9, r9, r4, ror #18
 800485a:	4442      	add	r2, r8
 800485c:	4429      	add	r1, r5
 800485e:	eb04 080a 	add.w	r8, r4, sl
 8004862:	ea89 14f4 	eor.w	r4, r9, r4, ror #7
 8004866:	08f5      	lsrs	r5, r6, #3
 8004868:	4421      	add	r1, r4
 800486a:	0abc      	lsrs	r4, r7, #10
 800486c:	ea85 45b6 	eor.w	r5, r5, r6, ror #18
 8004870:	ea4f 2992 	mov.w	r9, r2, lsr #10
 8004874:	ea84 44f7 	eor.w	r4, r4, r7, ror #19
 8004878:	ea85 15f6 	eor.w	r5, r5, r6, ror #7
 800487c:	ea84 4777 	eor.w	r7, r4, r7, ror #17
 8004880:	ea89 49f2 	eor.w	r9, r9, r2, ror #19
 8004884:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004886:	641a      	str	r2, [r3, #64]	@ 0x40
 8004888:	ea89 4972 	eor.w	r9, r9, r2, ror #17
 800488c:	44a8      	add	r8, r5
 800488e:	695d      	ldr	r5, [r3, #20]
 8004890:	4449      	add	r1, r9
 8004892:	eb04 0906 	add.w	r9, r4, r6
 8004896:	699c      	ldr	r4, [r3, #24]
 8004898:	6499      	str	r1, [r3, #72]	@ 0x48
 800489a:	08ee      	lsrs	r6, r5, #3
 800489c:	ea86 46b5 	eor.w	r6, r6, r5, ror #18
 80048a0:	ea4f 0ad4 	mov.w	sl, r4, lsr #3
 80048a4:	44b8      	add	r8, r7
 80048a6:	ea8a 4ab4 	eor.w	sl, sl, r4, ror #18
 80048aa:	4428      	add	r0, r5
 80048ac:	ea86 15f5 	eor.w	r5, r6, r5, ror #7
 80048b0:	6a1f      	ldr	r7, [r3, #32]
 80048b2:	f8c3 804c 	str.w	r8, [r3, #76]	@ 0x4c
 80048b6:	ea8a 16f4 	eor.w	r6, sl, r4, ror #7
 80048ba:	eb09 0a05 	add.w	sl, r9, r5
 80048be:	ea4f 2998 	mov.w	r9, r8, lsr #10
 80048c2:	ea89 49f8 	eor.w	r9, r9, r8, ror #19
 80048c6:	ea89 4978 	eor.w	r9, r9, r8, ror #17
 80048ca:	4406      	add	r6, r0
 80048cc:	0a8d      	lsrs	r5, r1, #10
 80048ce:	69d8      	ldr	r0, [r3, #28]
 80048d0:	ea4f 08d7 	mov.w	r8, r7, lsr #3
 80048d4:	ea85 45f1 	eor.w	r5, r5, r1, ror #19
 80048d8:	ea88 48b7 	eor.w	r8, r8, r7, ror #18
 80048dc:	444e      	add	r6, r9
 80048de:	ea85 4571 	eor.w	r5, r5, r1, ror #17
 80048e2:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 80048e6:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
 80048ea:	4455      	add	r5, sl
 80048ec:	4480      	add	r8, r0
 80048ee:	46a2      	mov	sl, r4
 80048f0:	ea89 49b0 	eor.w	r9, r9, r0, ror #18
 80048f4:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 80048f6:	651d      	str	r5, [r3, #80]	@ 0x50
 80048f8:	ea89 10f0 	eor.w	r0, r9, r0, ror #7
 80048fc:	4442      	add	r2, r8
 80048fe:	ea4f 2996 	mov.w	r9, r6, lsr #10
 8004902:	ea4f 2895 	mov.w	r8, r5, lsr #10
 8004906:	44a2      	add	sl, r4
 8004908:	ea89 49f6 	eor.w	r9, r9, r6, ror #19
 800490c:	ea88 48f5 	eor.w	r8, r8, r5, ror #19
 8004910:	ea89 4976 	eor.w	r9, r9, r6, ror #17
 8004914:	4450      	add	r0, sl
 8004916:	ea88 4875 	eor.w	r8, r8, r5, ror #17
 800491a:	f10c 0c08 	add.w	ip, ip, #8
 800491e:	444a      	add	r2, r9
 8004920:	4440      	add	r0, r8
 8004922:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8004926:	655e      	str	r6, [r3, #84]	@ 0x54
 8004928:	65da      	str	r2, [r3, #92]	@ 0x5c
 800492a:	6598      	str	r0, [r3, #88]	@ 0x58
 800492c:	f1ab 0b04 	sub.w	fp, fp, #4
 8004930:	f103 0320 	add.w	r3, r3, #32
 8004934:	f47f af67 	bne.w	8004806 <SHA256Transform+0x9a>
 8004938:	ae0e      	add	r6, sp, #56	@ 0x38
 800493a:	eb06 0ccb 	add.w	ip, r6, fp, lsl #3
 800493e:	f10c 0cd8 	add.w	ip, ip, #216	@ 0xd8
 8004942:	ab44      	add	r3, sp, #272	@ 0x110
 8004944:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004948:	f853 2c34 	ldr.w	r2, [r3, #-52]
 800494c:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8004950:	f853 7c14 	ldr.w	r7, [r3, #-20]
 8004954:	f853 6c38 	ldr.w	r6, [r3, #-56]
 8004958:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800495c:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8004960:	443e      	add	r6, r7
 8004962:	08e7      	lsrs	r7, r4, #3
 8004964:	ea89 49b2 	eor.w	r9, r9, r2, ror #18
 8004968:	ea4f 2a90 	mov.w	sl, r0, lsr #10
 800496c:	ea4f 2891 	mov.w	r8, r1, lsr #10
 8004970:	ea87 47b4 	eor.w	r7, r7, r4, ror #18
 8004974:	ea89 19f2 	eor.w	r9, r9, r2, ror #7
 8004978:	ea8a 4af0 	eor.w	sl, sl, r0, ror #19
 800497c:	442a      	add	r2, r5
 800497e:	ea87 14f4 	eor.w	r4, r7, r4, ror #7
 8004982:	ea88 48f1 	eor.w	r8, r8, r1, ror #19
 8004986:	444e      	add	r6, r9
 8004988:	ea8a 4070 	eor.w	r0, sl, r0, ror #17
 800498c:	4422      	add	r2, r4
 800498e:	ea88 4171 	eor.w	r1, r8, r1, ror #17
 8004992:	4430      	add	r0, r6
 8004994:	4411      	add	r1, r2
 8004996:	6098      	str	r0, [r3, #8]
 8004998:	60d9      	str	r1, [r3, #12]
 800499a:	3308      	adds	r3, #8
 800499c:	4563      	cmp	r3, ip
 800499e:	d1d1      	bne.n	8004944 <SHA256Transform+0x1d8>
 80049a0:	9f03      	ldr	r7, [sp, #12]
 80049a2:	4e99      	ldr	r6, [pc, #612]	@ (8004c08 <SHA256Transform+0x49c>)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80049ac:	697d      	ldr	r5, [r7, #20]
 80049ae:	68b8      	ldr	r0, [r7, #8]
 80049b0:	69b9      	ldr	r1, [r7, #24]
 80049b2:	68fc      	ldr	r4, [r7, #12]
 80049b4:	69ff      	ldr	r7, [r7, #28]
 80049b6:	f8df 8258 	ldr.w	r8, [pc, #600]	@ 8004c10 <SHA256Transform+0x4a4>
 80049ba:	f04f 0901 	mov.w	r9, #1
 80049be:	f8c6 9000 	str.w	r9, [r6]
 80049c2:	6836      	ldr	r6, [r6, #0]
 80049c4:	960d      	str	r6, [sp, #52]	@ 0x34
 80049c6:	f8d8 6000 	ldr.w	r6, [r8]
 80049ca:	960d      	str	r6, [sp, #52]	@ 0x34
 80049cc:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80049ce:	3601      	adds	r6, #1
 80049d0:	f000 80b6 	beq.w	8004b40 <SHA256Transform+0x3d4>
 80049d4:	4e8d      	ldr	r6, [pc, #564]	@ (8004c0c <SHA256Transform+0x4a0>)
 80049d6:	9605      	str	r6, [sp, #20]
 80049d8:	405e      	eors	r6, r3
 80049da:	9b05      	ldr	r3, [sp, #20]
 80049dc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80049e0:	9604      	str	r6, [sp, #16]
 80049e2:	4053      	eors	r3, r2
 80049e4:	f8c8 6000 	str.w	r6, [r8]
 80049e8:	ea86 0204 	eor.w	r2, r6, r4
 80049ec:	461e      	mov	r6, r3
 80049ee:	ea86 090c 	eor.w	r9, r6, ip
 80049f2:	9e04      	ldr	r6, [sp, #16]
 80049f4:	f8c8 3010 	str.w	r3, [r8, #16]
 80049f8:	ea80 0805 	eor.w	r8, r0, r5
 80049fc:	ea86 0a05 	eor.w	sl, r6, r5
 8004a00:	9305      	str	r3, [sp, #20]
 8004a02:	9509      	str	r5, [sp, #36]	@ 0x24
 8004a04:	407b      	eors	r3, r7
 8004a06:	ea87 0500 	eor.w	r5, r7, r0
 8004a0a:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004a0c:	ea84 0601 	eor.w	r6, r4, r1
 8004a10:	9408      	str	r4, [sp, #32]
 8004a12:	f8cd 8008 	str.w	r8, [sp, #8]
 8004a16:	9007      	str	r0, [sp, #28]
 8004a18:	ea81 070c 	eor.w	r7, r1, ip
 8004a1c:	910a      	str	r1, [sp, #40]	@ 0x28
 8004a1e:	f8cd c018 	str.w	ip, [sp, #24]
 8004a22:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 8004c14 <SHA256Transform+0x4a8>
 8004a26:	f8cd 9004 	str.w	r9, [sp, #4]
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	e007      	b.n	8004a3e <SHA256Transform+0x2d2>
 8004a2e:	46aa      	mov	sl, r5
 8004a30:	4617      	mov	r7, r2
 8004a32:	9601      	str	r6, [sp, #4]
 8004a34:	9302      	str	r3, [sp, #8]
 8004a36:	4625      	mov	r5, r4
 8004a38:	465a      	mov	r2, fp
 8004a3a:	4606      	mov	r6, r0
 8004a3c:	4643      	mov	r3, r8
 8004a3e:	f10d 0938 	add.w	r9, sp, #56	@ 0x38
 8004a42:	f85c 0001 	ldr.w	r0, [ip, r1]
 8004a46:	f859 4001 	ldr.w	r4, [r9, r1]
 8004a4a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004a4e:	ea4f 1bb2 	mov.w	fp, r2, ror #6
 8004a52:	ea87 0805 	eor.w	r8, r7, r5
 8004a56:	ea8b 2bf2 	eor.w	fp, fp, r2, ror #11
 8004a5a:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
 8004a5e:	4420      	add	r0, r4
 8004a60:	ea08 0402 	and.w	r4, r8, r2
 8004a64:	407c      	eors	r4, r7
 8004a66:	4458      	add	r0, fp
 8004a68:	4420      	add	r0, r4
 8004a6a:	ea46 0803 	orr.w	r8, r6, r3
 8004a6e:	ea4f 0bb3 	mov.w	fp, r3, ror #2
 8004a72:	ea08 0809 	and.w	r8, r8, r9
 8004a76:	4450      	add	r0, sl
 8004a78:	ea8b 3b73 	eor.w	fp, fp, r3, ror #13
 8004a7c:	ea06 0403 	and.w	r4, r6, r3
 8004a80:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8004a84:	ea48 0404 	orr.w	r4, r8, r4
 8004a88:	448a      	add	sl, r1
 8004a8a:	eb0c 0801 	add.w	r8, ip, r1
 8004a8e:	ea8b 5bb3 	eor.w	fp, fp, r3, ror #22
 8004a92:	44a3      	add	fp, r4
 8004a94:	9c01      	ldr	r4, [sp, #4]
 8004a96:	f8da a004 	ldr.w	sl, [sl, #4]
 8004a9a:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8004a9e:	4404      	add	r4, r0
 8004aa0:	4458      	add	r0, fp
 8004aa2:	ea85 0b02 	eor.w	fp, r5, r2
 8004aa6:	44d0      	add	r8, sl
 8004aa8:	ea04 0b0b 	and.w	fp, r4, fp
 8004aac:	ea8b 0b05 	eor.w	fp, fp, r5
 8004ab0:	44b8      	add	r8, r7
 8004ab2:	ea4f 1ab4 	mov.w	sl, r4, ror #6
 8004ab6:	ea40 0903 	orr.w	r9, r0, r3
 8004aba:	ea4f 07b0 	mov.w	r7, r0, ror #2
 8004abe:	44d8      	add	r8, fp
 8004ac0:	ea8a 2af4 	eor.w	sl, sl, r4, ror #11
 8004ac4:	ea00 0b03 	and.w	fp, r0, r3
 8004ac8:	ea09 0906 	and.w	r9, r9, r6
 8004acc:	ea87 3770 	eor.w	r7, r7, r0, ror #13
 8004ad0:	ea49 090b 	orr.w	r9, r9, fp
 8004ad4:	ea8a 6a74 	eor.w	sl, sl, r4, ror #25
 8004ad8:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
 8004adc:	3108      	adds	r1, #8
 8004ade:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004ae2:	44c2      	add	sl, r8
 8004ae4:	44b9      	add	r9, r7
 8004ae6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004aea:	44d3      	add	fp, sl
 8004aec:	eb09 080a 	add.w	r8, r9, sl
 8004af0:	d19d      	bne.n	8004a2e <SHA256Transform+0x2c2>
 8004af2:	9904      	ldr	r1, [sp, #16]
 8004af4:	9f06      	ldr	r7, [sp, #24]
 8004af6:	46c2      	mov	sl, r8
 8004af8:	448a      	add	sl, r1
 8004afa:	9907      	ldr	r1, [sp, #28]
 8004afc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004b00:	440b      	add	r3, r1
 8004b02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b04:	f8c8 a000 	str.w	sl, [r8]
 8004b08:	4438      	add	r0, r7
 8004b0a:	440c      	add	r4, r1
 8004b0c:	9f08      	ldr	r7, [sp, #32]
 8004b0e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004b10:	f8c8 0004 	str.w	r0, [r8, #4]
 8004b14:	443e      	add	r6, r7
 8004b16:	440a      	add	r2, r1
 8004b18:	9f05      	ldr	r7, [sp, #20]
 8004b1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004b1c:	f8c8 3008 	str.w	r3, [r8, #8]
 8004b20:	445f      	add	r7, fp
 8004b22:	440d      	add	r5, r1
 8004b24:	f8c8 600c 	str.w	r6, [r8, #12]
 8004b28:	f8c8 7010 	str.w	r7, [r8, #16]
 8004b2c:	f8c8 4014 	str.w	r4, [r8, #20]
 8004b30:	f8c8 2018 	str.w	r2, [r8, #24]
 8004b34:	f8c8 501c 	str.w	r5, [r8, #28]
 8004b38:	b04e      	add	sp, #312	@ 0x138
 8004b3a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004b3e:	4770      	bx	lr
 8004b40:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8004b42:	f8c8 6000 	str.w	r6, [r8]
 8004b46:	f8d8 6000 	ldr.w	r6, [r8]
 8004b4a:	960d      	str	r6, [sp, #52]	@ 0x34
 8004b4c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8004b4e:	b9ee      	cbnz	r6, 8004b8c <SHA256Transform+0x420>
 8004b50:	46ba      	mov	sl, r7
 8004b52:	9002      	str	r0, [sp, #8]
 8004b54:	460f      	mov	r7, r1
 8004b56:	9803      	ldr	r0, [sp, #12]
 8004b58:	9903      	ldr	r1, [sp, #12]
 8004b5a:	6800      	ldr	r0, [r0, #0]
 8004b5c:	6849      	ldr	r1, [r1, #4]
 8004b5e:	9004      	str	r0, [sp, #16]
 8004b60:	46a1      	mov	r9, r4
 8004b62:	9106      	str	r1, [sp, #24]
 8004b64:	9c03      	ldr	r4, [sp, #12]
 8004b66:	9803      	ldr	r0, [sp, #12]
 8004b68:	9903      	ldr	r1, [sp, #12]
 8004b6a:	68a4      	ldr	r4, [r4, #8]
 8004b6c:	68c0      	ldr	r0, [r0, #12]
 8004b6e:	6909      	ldr	r1, [r1, #16]
 8004b70:	9407      	str	r4, [sp, #28]
 8004b72:	9008      	str	r0, [sp, #32]
 8004b74:	9105      	str	r1, [sp, #20]
 8004b76:	9c03      	ldr	r4, [sp, #12]
 8004b78:	9803      	ldr	r0, [sp, #12]
 8004b7a:	9903      	ldr	r1, [sp, #12]
 8004b7c:	6964      	ldr	r4, [r4, #20]
 8004b7e:	6980      	ldr	r0, [r0, #24]
 8004b80:	69c9      	ldr	r1, [r1, #28]
 8004b82:	9409      	str	r4, [sp, #36]	@ 0x24
 8004b84:	4666      	mov	r6, ip
 8004b86:	900a      	str	r0, [sp, #40]	@ 0x28
 8004b88:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004b8a:	e74a      	b.n	8004a22 <SHA256Transform+0x2b6>
 8004b8c:	9803      	ldr	r0, [sp, #12]
 8004b8e:	9903      	ldr	r1, [sp, #12]
 8004b90:	9b03      	ldr	r3, [sp, #12]
 8004b92:	4c1e      	ldr	r4, [pc, #120]	@ (8004c0c <SHA256Transform+0x4a0>)
 8004b94:	9f03      	ldr	r7, [sp, #12]
 8004b96:	6940      	ldr	r0, [r0, #20]
 8004b98:	69c9      	ldr	r1, [r1, #28]
 8004b9a:	9404      	str	r4, [sp, #16]
 8004b9c:	9405      	str	r4, [sp, #20]
 8004b9e:	9c03      	ldr	r4, [sp, #12]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	68ff      	ldr	r7, [r7, #12]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	9009      	str	r0, [sp, #36]	@ 0x24
 8004ba8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004baa:	9804      	ldr	r0, [sp, #16]
 8004bac:	9905      	ldr	r1, [sp, #20]
 8004bae:	6864      	ldr	r4, [r4, #4]
 8004bb0:	9708      	str	r7, [sp, #32]
 8004bb2:	9f03      	ldr	r7, [sp, #12]
 8004bb4:	9406      	str	r4, [sp, #24]
 8004bb6:	4050      	eors	r0, r2
 8004bb8:	4059      	eors	r1, r3
 8004bba:	9a03      	ldr	r2, [sp, #12]
 8004bbc:	9b08      	ldr	r3, [sp, #32]
 8004bbe:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8004bc0:	9e03      	ldr	r6, [sp, #12]
 8004bc2:	68bf      	ldr	r7, [r7, #8]
 8004bc4:	69b6      	ldr	r6, [r6, #24]
 8004bc6:	9707      	str	r7, [sp, #28]
 8004bc8:	6010      	str	r0, [r2, #0]
 8004bca:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8004bcc:	9004      	str	r0, [sp, #16]
 8004bce:	ea80 0203 	eor.w	r2, r0, r3
 8004bd2:	ea80 0a04 	eor.w	sl, r0, r4
 8004bd6:	9806      	ldr	r0, [sp, #24]
 8004bd8:	960a      	str	r6, [sp, #40]	@ 0x28
 8004bda:	9e03      	ldr	r6, [sp, #12]
 8004bdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004bde:	6131      	str	r1, [r6, #16]
 8004be0:	ea81 0307 	eor.w	r3, r1, r7
 8004be4:	ea81 0900 	eor.w	r9, r1, r0
 8004be8:	9f07      	ldr	r7, [sp, #28]
 8004bea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004bec:	9105      	str	r1, [sp, #20]
 8004bee:	9908      	ldr	r1, [sp, #32]
 8004bf0:	4047      	eors	r7, r0
 8004bf2:	9702      	str	r7, [sp, #8]
 8004bf4:	ea81 0604 	eor.w	r6, r1, r4
 8004bf8:	9807      	ldr	r0, [sp, #28]
 8004bfa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004bfc:	ea80 0501 	eor.w	r5, r0, r1
 8004c00:	9806      	ldr	r0, [sp, #24]
 8004c02:	ea80 0704 	eor.w	r7, r0, r4
 8004c06:	e70c      	b.n	8004a22 <SHA256Transform+0x2b6>
 8004c08:	40023008 	.word	0x40023008
 8004c0c:	a5a5f0f0 	.word	0xa5a5f0f0
 8004c10:	40023000 	.word	0x40023000
 8004c14:	08009104 	.word	0x08009104

08004c18 <SHA256Update>:
 8004c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8004c1e:	4692      	mov	sl, r2
 8004c20:	00d2      	lsls	r2, r2, #3
 8004c22:	1913      	adds	r3, r2, r4
 8004c24:	429a      	cmp	r2, r3
 8004c26:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8004c28:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8004c2a:	f3c4 04c5 	ubfx	r4, r4, #3, #6
 8004c2e:	bf88      	it	hi
 8004c30:	3201      	addhi	r2, #1
 8004c32:	eb0a 0304 	add.w	r3, sl, r4
 8004c36:	eb02 725a 	add.w	r2, r2, sl, lsr #29
 8004c3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8004c3c:	4607      	mov	r7, r0
 8004c3e:	4689      	mov	r9, r1
 8004c40:	6502      	str	r2, [r0, #80]	@ 0x50
 8004c42:	d80b      	bhi.n	8004c5c <SHA256Update+0x44>
 8004c44:	4427      	add	r7, r4
 8004c46:	f107 000c 	add.w	r0, r7, #12
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	eb09 0102 	add.w	r1, r9, r2
 8004c50:	ebc2 020a 	rsb	r2, r2, sl
 8004c54:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c58:	f001 b96f 	b.w	8005f3a <memcpy>
 8004c5c:	f1c4 0640 	rsb	r6, r4, #64	@ 0x40
 8004c60:	4420      	add	r0, r4
 8004c62:	4632      	mov	r2, r6
 8004c64:	f107 0854 	add.w	r8, r7, #84	@ 0x54
 8004c68:	300c      	adds	r0, #12
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	f001 f965 	bl	8005f3a <memcpy>
 8004c70:	f1c4 047f 	rsb	r4, r4, #127	@ 0x7f
 8004c74:	4640      	mov	r0, r8
 8004c76:	4639      	mov	r1, r7
 8004c78:	f7ff fd78 	bl	800476c <SHA256Transform>
 8004c7c:	45a2      	cmp	sl, r4
 8004c7e:	d936      	bls.n	8004cee <SHA256Update+0xd6>
 8004c80:	eb09 0406 	add.w	r4, r9, r6
 8004c84:	e00c      	b.n	8004ca0 <SHA256Update+0x88>
 8004c86:	4621      	mov	r1, r4
 8004c88:	4640      	mov	r0, r8
 8004c8a:	f7ff fd6f 	bl	800476c <SHA256Transform>
 8004c8e:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 8004c92:	459a      	cmp	sl, r3
 8004c94:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8004c98:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 8004c9c:	d91e      	bls.n	8004cdc <SHA256Update+0xc4>
 8004c9e:	4616      	mov	r6, r2
 8004ca0:	07a3      	lsls	r3, r4, #30
 8004ca2:	d1f0      	bne.n	8004c86 <SHA256Update+0x6e>
 8004ca4:	4623      	mov	r3, r4
 8004ca6:	463d      	mov	r5, r7
 8004ca8:	3440      	adds	r4, #64	@ 0x40
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	6859      	ldr	r1, [r3, #4]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004cb4:	f8c5 e00c 	str.w	lr, [r5, #12]
 8004cb8:	3310      	adds	r3, #16
 8004cba:	42a3      	cmp	r3, r4
 8004cbc:	6028      	str	r0, [r5, #0]
 8004cbe:	6069      	str	r1, [r5, #4]
 8004cc0:	60aa      	str	r2, [r5, #8]
 8004cc2:	f105 0510 	add.w	r5, r5, #16
 8004cc6:	d1f0      	bne.n	8004caa <SHA256Update+0x92>
 8004cc8:	4640      	mov	r0, r8
 8004cca:	4639      	mov	r1, r7
 8004ccc:	f7ff fd4e 	bl	800476c <SHA256Transform>
 8004cd0:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 8004cd4:	459a      	cmp	sl, r3
 8004cd6:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 8004cda:	d8e0      	bhi.n	8004c9e <SHA256Update+0x86>
 8004cdc:	eb09 0102 	add.w	r1, r9, r2
 8004ce0:	4638      	mov	r0, r7
 8004ce2:	ebc2 020a 	rsb	r2, r2, sl
 8004ce6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cea:	f001 b926 	b.w	8005f3a <memcpy>
 8004cee:	4638      	mov	r0, r7
 8004cf0:	4632      	mov	r2, r6
 8004cf2:	e7ab      	b.n	8004c4c <SHA256Update+0x34>

08004cf4 <SHA256_Init>:
 8004cf4:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8004cf8:	b1f0      	cbz	r0, 8004d38 <SHA256_Init+0x44>
 8004cfa:	f890 8004 	ldrb.w	r8, [r0, #4]
 8004cfe:	4b11      	ldr	r3, [pc, #68]	@ (8004d44 <SHA256_Init+0x50>)
 8004d00:	4f11      	ldr	r7, [pc, #68]	@ (8004d48 <SHA256_Init+0x54>)
 8004d02:	4e12      	ldr	r6, [pc, #72]	@ (8004d4c <SHA256_Init+0x58>)
 8004d04:	4d12      	ldr	r5, [pc, #72]	@ (8004d50 <SHA256_Init+0x5c>)
 8004d06:	4c13      	ldr	r4, [pc, #76]	@ (8004d54 <SHA256_Init+0x60>)
 8004d08:	6543      	str	r3, [r0, #84]	@ 0x54
 8004d0a:	f028 0806 	bic.w	r8, r8, #6
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f8df c04c 	ldr.w	ip, [pc, #76]	@ 8004d60 <SHA256_Init+0x6c>
 8004d14:	4910      	ldr	r1, [pc, #64]	@ (8004d58 <SHA256_Init+0x64>)
 8004d16:	4a11      	ldr	r2, [pc, #68]	@ (8004d5c <SHA256_Init+0x68>)
 8004d18:	f880 8004 	strb.w	r8, [r0, #4]
 8004d1c:	65c7      	str	r7, [r0, #92]	@ 0x5c
 8004d1e:	6606      	str	r6, [r0, #96]	@ 0x60
 8004d20:	6645      	str	r5, [r0, #100]	@ 0x64
 8004d22:	6684      	str	r4, [r0, #104]	@ 0x68
 8004d24:	f8c0 c058 	str.w	ip, [r0, #88]	@ 0x58
 8004d28:	66c1      	str	r1, [r0, #108]	@ 0x6c
 8004d2a:	6702      	str	r2, [r0, #112]	@ 0x70
 8004d2c:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8004d2e:	6503      	str	r3, [r0, #80]	@ 0x50
 8004d30:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8004d34:	4618      	mov	r0, r3
 8004d36:	4770      	bx	lr
 8004d38:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8004d3c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	6a09e667 	.word	0x6a09e667
 8004d48:	3c6ef372 	.word	0x3c6ef372
 8004d4c:	a54ff53a 	.word	0xa54ff53a
 8004d50:	510e527f 	.word	0x510e527f
 8004d54:	9b05688c 	.word	0x9b05688c
 8004d58:	1f83d9ab 	.word	0x1f83d9ab
 8004d5c:	5be0cd19 	.word	0x5be0cd19
 8004d60:	bb67ae85 	.word	0xbb67ae85

08004d64 <SHA256_Append>:
 8004d64:	b538      	push	{r3, r4, r5, lr}
 8004d66:	b158      	cbz	r0, 8004d80 <SHA256_Append+0x1c>
 8004d68:	b151      	cbz	r1, 8004d80 <SHA256_Append+0x1c>
 8004d6a:	2a00      	cmp	r2, #0
 8004d6c:	db08      	blt.n	8004d80 <SHA256_Append+0x1c>
 8004d6e:	7903      	ldrb	r3, [r0, #4]
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 8004d78:	b12b      	cbz	r3, 8004d86 <SHA256_Append+0x22>
 8004d7a:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
 8004d80:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8004d84:	bd38      	pop	{r3, r4, r5, pc}
 8004d86:	f7ff ff47 	bl	8004c18 <SHA256Update>
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	bd38      	pop	{r3, r4, r5, pc}
 8004d8e:	bf00      	nop

08004d90 <SHA256Final>:
 8004d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d94:	f8d0 e050 	ldr.w	lr, [r0, #80]	@ 0x50
 8004d98:	4680      	mov	r8, r0
 8004d9a:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8004d9c:	2400      	movs	r4, #0
 8004d9e:	ea44 0600 	orr.w	r6, r4, r0
 8004da2:	08f2      	lsrs	r2, r6, #3
 8004da4:	b085      	sub	sp, #20
 8004da6:	ea42 724e 	orr.w	r2, r2, lr, lsl #29
 8004daa:	ea4f 03de 	mov.w	r3, lr, lsr #3
 8004dae:	263f      	movs	r6, #63	@ 0x3f
 8004db0:	2700      	movs	r7, #0
 8004db2:	4016      	ands	r6, r2
 8004db4:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8004db8:	401f      	ands	r7, r3
 8004dba:	f8cd 9004 	str.w	r9, [sp, #4]
 8004dbe:	2f00      	cmp	r7, #0
 8004dc0:	bf08      	it	eq
 8004dc2:	2e38      	cmpeq	r6, #56	@ 0x38
 8004dc4:	4446      	add	r6, r8
 8004dc6:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
 8004dca:	ea4f 4a1e 	mov.w	sl, lr, lsr #16
 8004dce:	ea4f 6c10 	mov.w	ip, r0, lsr #24
 8004dd2:	f88d e00b 	strb.w	lr, [sp, #11]
 8004dd6:	4689      	mov	r9, r1
 8004dd8:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
 8004ddc:	f88d 000f 	strb.w	r0, [sp, #15]
 8004de0:	9901      	ldr	r1, [sp, #4]
 8004de2:	f88d b008 	strb.w	fp, [sp, #8]
 8004de6:	ea4f 2010 	mov.w	r0, r0, lsr #8
 8004dea:	f04f 0380 	mov.w	r3, #128	@ 0x80
 8004dee:	f88d a009 	strb.w	sl, [sp, #9]
 8004df2:	f88d e00a 	strb.w	lr, [sp, #10]
 8004df6:	f88d c00c 	strb.w	ip, [sp, #12]
 8004dfa:	f88d 100d 	strb.w	r1, [sp, #13]
 8004dfe:	f88d 000e 	strb.w	r0, [sp, #14]
 8004e02:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004e06:	7333      	strb	r3, [r6, #12]
 8004e08:	d25f      	bcs.n	8004eca <SHA256Final+0x13a>
 8004e0a:	2a36      	cmp	r2, #54	@ 0x36
 8004e0c:	dc07      	bgt.n	8004e1e <SHA256Final+0x8e>
 8004e0e:	f102 000d 	add.w	r0, r2, #13
 8004e12:	4621      	mov	r1, r4
 8004e14:	4440      	add	r0, r8
 8004e16:	f1c2 0237 	rsb	r2, r2, #55	@ 0x37
 8004e1a:	f001 f80f 	bl	8005e3c <memset>
 8004e1e:	ae02      	add	r6, sp, #8
 8004e20:	4633      	mov	r3, r6
 8004e22:	cb03      	ldmia	r3!, {r0, r1}
 8004e24:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 8004e28:	f108 040c 	add.w	r4, r8, #12
 8004e2c:	f8c8 0044 	str.w	r0, [r8, #68]	@ 0x44
 8004e30:	f8c8 1048 	str.w	r1, [r8, #72]	@ 0x48
 8004e34:	4628      	mov	r0, r5
 8004e36:	4621      	mov	r1, r4
 8004e38:	f7ff fc98 	bl	800476c <SHA256Transform>
 8004e3c:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004e40:	ba1b      	rev	r3, r3
 8004e42:	f8c9 3000 	str.w	r3, [r9]
 8004e46:	f8d8 3058 	ldr.w	r3, [r8, #88]	@ 0x58
 8004e4a:	ba1b      	rev	r3, r3
 8004e4c:	f8c9 3004 	str.w	r3, [r9, #4]
 8004e50:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
 8004e54:	ba1b      	rev	r3, r3
 8004e56:	f8c9 3008 	str.w	r3, [r9, #8]
 8004e5a:	f8d8 3060 	ldr.w	r3, [r8, #96]	@ 0x60
 8004e5e:	ba1b      	rev	r3, r3
 8004e60:	f8c9 300c 	str.w	r3, [r9, #12]
 8004e64:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8004e68:	ba1b      	rev	r3, r3
 8004e6a:	f8c9 3010 	str.w	r3, [r9, #16]
 8004e6e:	f8d8 3068 	ldr.w	r3, [r8, #104]	@ 0x68
 8004e72:	ba1b      	rev	r3, r3
 8004e74:	f8c9 3014 	str.w	r3, [r9, #20]
 8004e78:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 8004e7c:	ba1b      	rev	r3, r3
 8004e7e:	f8c9 3018 	str.w	r3, [r9, #24]
 8004e82:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8004e86:	ba1b      	rev	r3, r3
 8004e88:	f8c9 301c 	str.w	r3, [r9, #28]
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	2100      	movs	r1, #0
 8004e90:	2240      	movs	r2, #64	@ 0x40
 8004e92:	f000 ffd3 	bl	8005e3c <memset>
 8004e96:	4628      	mov	r0, r5
 8004e98:	2100      	movs	r1, #0
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f000 ffce 	bl	8005e3c <memset>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f888 304c 	strb.w	r3, [r8, #76]	@ 0x4c
 8004ea6:	f888 304d 	strb.w	r3, [r8, #77]	@ 0x4d
 8004eaa:	f888 304e 	strb.w	r3, [r8, #78]	@ 0x4e
 8004eae:	f888 304f 	strb.w	r3, [r8, #79]	@ 0x4f
 8004eb2:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
 8004eb6:	f888 3051 	strb.w	r3, [r8, #81]	@ 0x51
 8004eba:	f888 3052 	strb.w	r3, [r8, #82]	@ 0x52
 8004ebe:	f888 3053 	strb.w	r3, [r8, #83]	@ 0x53
 8004ec2:	6073      	str	r3, [r6, #4]
 8004ec4:	b005      	add	sp, #20
 8004ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eca:	2a3f      	cmp	r2, #63	@ 0x3f
 8004ecc:	d007      	beq.n	8004ede <SHA256Final+0x14e>
 8004ece:	f102 000d 	add.w	r0, r2, #13
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	4440      	add	r0, r8
 8004ed6:	f1c2 023f 	rsb	r2, r2, #63	@ 0x3f
 8004eda:	f000 ffaf 	bl	8005e3c <memset>
 8004ede:	f108 040c 	add.w	r4, r8, #12
 8004ee2:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 8004ee6:	4628      	mov	r0, r5
 8004ee8:	4621      	mov	r1, r4
 8004eea:	f7ff fc3f 	bl	800476c <SHA256Transform>
 8004eee:	ae02      	add	r6, sp, #8
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	2238      	movs	r2, #56	@ 0x38
 8004ef6:	f000 ffa1 	bl	8005e3c <memset>
 8004efa:	4633      	mov	r3, r6
 8004efc:	cb03      	ldmia	r3!, {r0, r1}
 8004efe:	e795      	b.n	8004e2c <SHA256Final+0x9c>

08004f00 <SHA256_Finish>:
 8004f00:	b570      	push	{r4, r5, r6, lr}
 8004f02:	460d      	mov	r5, r1
 8004f04:	b08a      	sub	sp, #40	@ 0x28
 8004f06:	4606      	mov	r6, r0
 8004f08:	b148      	cbz	r0, 8004f1e <SHA256_Finish+0x1e>
 8004f0a:	b141      	cbz	r1, 8004f1e <SHA256_Finish+0x1e>
 8004f0c:	b13a      	cbz	r2, 8004f1e <SHA256_Finish+0x1e>
 8004f0e:	6883      	ldr	r3, [r0, #8]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	2b1f      	cmp	r3, #31
 8004f14:	d907      	bls.n	8004f26 <SHA256_Finish+0x26>
 8004f16:	f640 70a2 	movw	r0, #4002	@ 0xfa2
 8004f1a:	b00a      	add	sp, #40	@ 0x28
 8004f1c:	bd70      	pop	{r4, r5, r6, pc}
 8004f1e:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8004f22:	b00a      	add	sp, #40	@ 0x28
 8004f24:	bd70      	pop	{r4, r5, r6, pc}
 8004f26:	7903      	ldrb	r3, [r0, #4]
 8004f28:	f043 0304 	orr.w	r3, r3, #4
 8004f2c:	7103      	strb	r3, [r0, #4]
 8004f2e:	a902      	add	r1, sp, #8
 8004f30:	9201      	str	r2, [sp, #4]
 8004f32:	f7ff ff2d 	bl	8004d90 <SHA256Final>
 8004f36:	68b4      	ldr	r4, [r6, #8]
 8004f38:	9a01      	ldr	r2, [sp, #4]
 8004f3a:	2c00      	cmp	r4, #0
 8004f3c:	dd07      	ble.n	8004f4e <SHA256_Finish+0x4e>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	a902      	add	r1, sp, #8
 8004f42:	5ccc      	ldrb	r4, [r1, r3]
 8004f44:	54ec      	strb	r4, [r5, r3]
 8004f46:	68b4      	ldr	r4, [r6, #8]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	42a3      	cmp	r3, r4
 8004f4c:	dbf8      	blt.n	8004f40 <SHA256_Finish+0x40>
 8004f4e:	6014      	str	r4, [r2, #0]
 8004f50:	2000      	movs	r0, #0
 8004f52:	e7e6      	b.n	8004f22 <SHA256_Finish+0x22>

08004f54 <__cvt>:
 8004f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f58:	b088      	sub	sp, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	461d      	mov	r5, r3
 8004f5e:	4614      	mov	r4, r2
 8004f60:	bfbc      	itt	lt
 8004f62:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004f66:	4614      	movlt	r4, r2
 8004f68:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f6a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004f6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004f70:	bfb6      	itet	lt
 8004f72:	461d      	movlt	r5, r3
 8004f74:	2300      	movge	r3, #0
 8004f76:	232d      	movlt	r3, #45	@ 0x2d
 8004f78:	7013      	strb	r3, [r2, #0]
 8004f7a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f7c:	f023 0820 	bic.w	r8, r3, #32
 8004f80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f84:	d005      	beq.n	8004f92 <__cvt+0x3e>
 8004f86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f8a:	d100      	bne.n	8004f8e <__cvt+0x3a>
 8004f8c:	3601      	adds	r6, #1
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e000      	b.n	8004f94 <__cvt+0x40>
 8004f92:	2303      	movs	r3, #3
 8004f94:	aa07      	add	r2, sp, #28
 8004f96:	9204      	str	r2, [sp, #16]
 8004f98:	aa06      	add	r2, sp, #24
 8004f9a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f9e:	e9cd 3600 	strd	r3, r6, [sp]
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	462b      	mov	r3, r5
 8004fa6:	f001 f85f 	bl	8006068 <_dtoa_r>
 8004faa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004fae:	4607      	mov	r7, r0
 8004fb0:	d119      	bne.n	8004fe6 <__cvt+0x92>
 8004fb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004fb4:	07db      	lsls	r3, r3, #31
 8004fb6:	d50e      	bpl.n	8004fd6 <__cvt+0x82>
 8004fb8:	eb00 0906 	add.w	r9, r0, r6
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	f7fb fdb8 	bl	8000b38 <__aeabi_dcmpeq>
 8004fc8:	b108      	cbz	r0, 8004fce <__cvt+0x7a>
 8004fca:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fce:	2230      	movs	r2, #48	@ 0x30
 8004fd0:	9b07      	ldr	r3, [sp, #28]
 8004fd2:	454b      	cmp	r3, r9
 8004fd4:	d31e      	bcc.n	8005014 <__cvt+0xc0>
 8004fd6:	9b07      	ldr	r3, [sp, #28]
 8004fd8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004fda:	1bdb      	subs	r3, r3, r7
 8004fdc:	4638      	mov	r0, r7
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	b008      	add	sp, #32
 8004fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fea:	eb00 0906 	add.w	r9, r0, r6
 8004fee:	d1e5      	bne.n	8004fbc <__cvt+0x68>
 8004ff0:	7803      	ldrb	r3, [r0, #0]
 8004ff2:	2b30      	cmp	r3, #48	@ 0x30
 8004ff4:	d10a      	bne.n	800500c <__cvt+0xb8>
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	f7fb fd9b 	bl	8000b38 <__aeabi_dcmpeq>
 8005002:	b918      	cbnz	r0, 800500c <__cvt+0xb8>
 8005004:	f1c6 0601 	rsb	r6, r6, #1
 8005008:	f8ca 6000 	str.w	r6, [sl]
 800500c:	f8da 3000 	ldr.w	r3, [sl]
 8005010:	4499      	add	r9, r3
 8005012:	e7d3      	b.n	8004fbc <__cvt+0x68>
 8005014:	1c59      	adds	r1, r3, #1
 8005016:	9107      	str	r1, [sp, #28]
 8005018:	701a      	strb	r2, [r3, #0]
 800501a:	e7d9      	b.n	8004fd0 <__cvt+0x7c>

0800501c <__exponent>:
 800501c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800501e:	2900      	cmp	r1, #0
 8005020:	bfba      	itte	lt
 8005022:	4249      	neglt	r1, r1
 8005024:	232d      	movlt	r3, #45	@ 0x2d
 8005026:	232b      	movge	r3, #43	@ 0x2b
 8005028:	2909      	cmp	r1, #9
 800502a:	7002      	strb	r2, [r0, #0]
 800502c:	7043      	strb	r3, [r0, #1]
 800502e:	dd29      	ble.n	8005084 <__exponent+0x68>
 8005030:	f10d 0307 	add.w	r3, sp, #7
 8005034:	461d      	mov	r5, r3
 8005036:	270a      	movs	r7, #10
 8005038:	461a      	mov	r2, r3
 800503a:	fbb1 f6f7 	udiv	r6, r1, r7
 800503e:	fb07 1416 	mls	r4, r7, r6, r1
 8005042:	3430      	adds	r4, #48	@ 0x30
 8005044:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005048:	460c      	mov	r4, r1
 800504a:	2c63      	cmp	r4, #99	@ 0x63
 800504c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005050:	4631      	mov	r1, r6
 8005052:	dcf1      	bgt.n	8005038 <__exponent+0x1c>
 8005054:	3130      	adds	r1, #48	@ 0x30
 8005056:	1e94      	subs	r4, r2, #2
 8005058:	f803 1c01 	strb.w	r1, [r3, #-1]
 800505c:	1c41      	adds	r1, r0, #1
 800505e:	4623      	mov	r3, r4
 8005060:	42ab      	cmp	r3, r5
 8005062:	d30a      	bcc.n	800507a <__exponent+0x5e>
 8005064:	f10d 0309 	add.w	r3, sp, #9
 8005068:	1a9b      	subs	r3, r3, r2
 800506a:	42ac      	cmp	r4, r5
 800506c:	bf88      	it	hi
 800506e:	2300      	movhi	r3, #0
 8005070:	3302      	adds	r3, #2
 8005072:	4403      	add	r3, r0
 8005074:	1a18      	subs	r0, r3, r0
 8005076:	b003      	add	sp, #12
 8005078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800507a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800507e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005082:	e7ed      	b.n	8005060 <__exponent+0x44>
 8005084:	2330      	movs	r3, #48	@ 0x30
 8005086:	3130      	adds	r1, #48	@ 0x30
 8005088:	7083      	strb	r3, [r0, #2]
 800508a:	70c1      	strb	r1, [r0, #3]
 800508c:	1d03      	adds	r3, r0, #4
 800508e:	e7f1      	b.n	8005074 <__exponent+0x58>

08005090 <_printf_float>:
 8005090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005094:	b091      	sub	sp, #68	@ 0x44
 8005096:	460c      	mov	r4, r1
 8005098:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800509c:	4616      	mov	r6, r2
 800509e:	461f      	mov	r7, r3
 80050a0:	4605      	mov	r5, r0
 80050a2:	f000 fed3 	bl	8005e4c <_localeconv_r>
 80050a6:	6803      	ldr	r3, [r0, #0]
 80050a8:	9308      	str	r3, [sp, #32]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7fb f918 	bl	80002e0 <strlen>
 80050b0:	2300      	movs	r3, #0
 80050b2:	930e      	str	r3, [sp, #56]	@ 0x38
 80050b4:	f8d8 3000 	ldr.w	r3, [r8]
 80050b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80050ba:	3307      	adds	r3, #7
 80050bc:	f023 0307 	bic.w	r3, r3, #7
 80050c0:	f103 0208 	add.w	r2, r3, #8
 80050c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80050c8:	f8d4 b000 	ldr.w	fp, [r4]
 80050cc:	f8c8 2000 	str.w	r2, [r8]
 80050d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80050d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050da:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80050de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80050e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050e6:	4b9d      	ldr	r3, [pc, #628]	@ (800535c <_printf_float+0x2cc>)
 80050e8:	f04f 32ff 	mov.w	r2, #4294967295
 80050ec:	f7fb fd56 	bl	8000b9c <__aeabi_dcmpun>
 80050f0:	bb70      	cbnz	r0, 8005150 <_printf_float+0xc0>
 80050f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050f6:	4b99      	ldr	r3, [pc, #612]	@ (800535c <_printf_float+0x2cc>)
 80050f8:	f04f 32ff 	mov.w	r2, #4294967295
 80050fc:	f7fb fd30 	bl	8000b60 <__aeabi_dcmple>
 8005100:	bb30      	cbnz	r0, 8005150 <_printf_float+0xc0>
 8005102:	2200      	movs	r2, #0
 8005104:	2300      	movs	r3, #0
 8005106:	4640      	mov	r0, r8
 8005108:	4649      	mov	r1, r9
 800510a:	f7fb fd1f 	bl	8000b4c <__aeabi_dcmplt>
 800510e:	b110      	cbz	r0, 8005116 <_printf_float+0x86>
 8005110:	232d      	movs	r3, #45	@ 0x2d
 8005112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005116:	4a92      	ldr	r2, [pc, #584]	@ (8005360 <_printf_float+0x2d0>)
 8005118:	4b92      	ldr	r3, [pc, #584]	@ (8005364 <_printf_float+0x2d4>)
 800511a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800511e:	bf8c      	ite	hi
 8005120:	4690      	movhi	r8, r2
 8005122:	4698      	movls	r8, r3
 8005124:	2303      	movs	r3, #3
 8005126:	6123      	str	r3, [r4, #16]
 8005128:	f02b 0304 	bic.w	r3, fp, #4
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	f04f 0900 	mov.w	r9, #0
 8005132:	9700      	str	r7, [sp, #0]
 8005134:	4633      	mov	r3, r6
 8005136:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005138:	4621      	mov	r1, r4
 800513a:	4628      	mov	r0, r5
 800513c:	f000 f9d4 	bl	80054e8 <_printf_common>
 8005140:	3001      	adds	r0, #1
 8005142:	f040 808f 	bne.w	8005264 <_printf_float+0x1d4>
 8005146:	f04f 30ff 	mov.w	r0, #4294967295
 800514a:	b011      	add	sp, #68	@ 0x44
 800514c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005150:	4642      	mov	r2, r8
 8005152:	464b      	mov	r3, r9
 8005154:	4640      	mov	r0, r8
 8005156:	4649      	mov	r1, r9
 8005158:	f7fb fd20 	bl	8000b9c <__aeabi_dcmpun>
 800515c:	b140      	cbz	r0, 8005170 <_printf_float+0xe0>
 800515e:	464b      	mov	r3, r9
 8005160:	2b00      	cmp	r3, #0
 8005162:	bfbc      	itt	lt
 8005164:	232d      	movlt	r3, #45	@ 0x2d
 8005166:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800516a:	4a7f      	ldr	r2, [pc, #508]	@ (8005368 <_printf_float+0x2d8>)
 800516c:	4b7f      	ldr	r3, [pc, #508]	@ (800536c <_printf_float+0x2dc>)
 800516e:	e7d4      	b.n	800511a <_printf_float+0x8a>
 8005170:	6863      	ldr	r3, [r4, #4]
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005178:	d13f      	bne.n	80051fa <_printf_float+0x16a>
 800517a:	2306      	movs	r3, #6
 800517c:	6063      	str	r3, [r4, #4]
 800517e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005182:	2200      	movs	r2, #0
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	9206      	str	r2, [sp, #24]
 8005188:	aa0e      	add	r2, sp, #56	@ 0x38
 800518a:	e9cd a204 	strd	sl, r2, [sp, #16]
 800518e:	aa0d      	add	r2, sp, #52	@ 0x34
 8005190:	9203      	str	r2, [sp, #12]
 8005192:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005196:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800519a:	6863      	ldr	r3, [r4, #4]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	4642      	mov	r2, r8
 80051a0:	464b      	mov	r3, r9
 80051a2:	4628      	mov	r0, r5
 80051a4:	910a      	str	r1, [sp, #40]	@ 0x28
 80051a6:	f7ff fed5 	bl	8004f54 <__cvt>
 80051aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051ac:	2947      	cmp	r1, #71	@ 0x47
 80051ae:	4680      	mov	r8, r0
 80051b0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80051b2:	d128      	bne.n	8005206 <_printf_float+0x176>
 80051b4:	1cc8      	adds	r0, r1, #3
 80051b6:	db02      	blt.n	80051be <_printf_float+0x12e>
 80051b8:	6863      	ldr	r3, [r4, #4]
 80051ba:	4299      	cmp	r1, r3
 80051bc:	dd40      	ble.n	8005240 <_printf_float+0x1b0>
 80051be:	f1aa 0a02 	sub.w	sl, sl, #2
 80051c2:	fa5f fa8a 	uxtb.w	sl, sl
 80051c6:	3901      	subs	r1, #1
 80051c8:	4652      	mov	r2, sl
 80051ca:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80051ce:	910d      	str	r1, [sp, #52]	@ 0x34
 80051d0:	f7ff ff24 	bl	800501c <__exponent>
 80051d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051d6:	1813      	adds	r3, r2, r0
 80051d8:	2a01      	cmp	r2, #1
 80051da:	4681      	mov	r9, r0
 80051dc:	6123      	str	r3, [r4, #16]
 80051de:	dc02      	bgt.n	80051e6 <_printf_float+0x156>
 80051e0:	6822      	ldr	r2, [r4, #0]
 80051e2:	07d2      	lsls	r2, r2, #31
 80051e4:	d501      	bpl.n	80051ea <_printf_float+0x15a>
 80051e6:	3301      	adds	r3, #1
 80051e8:	6123      	str	r3, [r4, #16]
 80051ea:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d09f      	beq.n	8005132 <_printf_float+0xa2>
 80051f2:	232d      	movs	r3, #45	@ 0x2d
 80051f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051f8:	e79b      	b.n	8005132 <_printf_float+0xa2>
 80051fa:	2947      	cmp	r1, #71	@ 0x47
 80051fc:	d1bf      	bne.n	800517e <_printf_float+0xee>
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1bd      	bne.n	800517e <_printf_float+0xee>
 8005202:	2301      	movs	r3, #1
 8005204:	e7ba      	b.n	800517c <_printf_float+0xec>
 8005206:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800520a:	d9dc      	bls.n	80051c6 <_printf_float+0x136>
 800520c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005210:	d118      	bne.n	8005244 <_printf_float+0x1b4>
 8005212:	2900      	cmp	r1, #0
 8005214:	6863      	ldr	r3, [r4, #4]
 8005216:	dd0b      	ble.n	8005230 <_printf_float+0x1a0>
 8005218:	6121      	str	r1, [r4, #16]
 800521a:	b913      	cbnz	r3, 8005222 <_printf_float+0x192>
 800521c:	6822      	ldr	r2, [r4, #0]
 800521e:	07d0      	lsls	r0, r2, #31
 8005220:	d502      	bpl.n	8005228 <_printf_float+0x198>
 8005222:	3301      	adds	r3, #1
 8005224:	440b      	add	r3, r1
 8005226:	6123      	str	r3, [r4, #16]
 8005228:	65a1      	str	r1, [r4, #88]	@ 0x58
 800522a:	f04f 0900 	mov.w	r9, #0
 800522e:	e7dc      	b.n	80051ea <_printf_float+0x15a>
 8005230:	b913      	cbnz	r3, 8005238 <_printf_float+0x1a8>
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	07d2      	lsls	r2, r2, #31
 8005236:	d501      	bpl.n	800523c <_printf_float+0x1ac>
 8005238:	3302      	adds	r3, #2
 800523a:	e7f4      	b.n	8005226 <_printf_float+0x196>
 800523c:	2301      	movs	r3, #1
 800523e:	e7f2      	b.n	8005226 <_printf_float+0x196>
 8005240:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005246:	4299      	cmp	r1, r3
 8005248:	db05      	blt.n	8005256 <_printf_float+0x1c6>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	6121      	str	r1, [r4, #16]
 800524e:	07d8      	lsls	r0, r3, #31
 8005250:	d5ea      	bpl.n	8005228 <_printf_float+0x198>
 8005252:	1c4b      	adds	r3, r1, #1
 8005254:	e7e7      	b.n	8005226 <_printf_float+0x196>
 8005256:	2900      	cmp	r1, #0
 8005258:	bfd4      	ite	le
 800525a:	f1c1 0202 	rsble	r2, r1, #2
 800525e:	2201      	movgt	r2, #1
 8005260:	4413      	add	r3, r2
 8005262:	e7e0      	b.n	8005226 <_printf_float+0x196>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	055a      	lsls	r2, r3, #21
 8005268:	d407      	bmi.n	800527a <_printf_float+0x1ea>
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	4642      	mov	r2, r8
 800526e:	4631      	mov	r1, r6
 8005270:	4628      	mov	r0, r5
 8005272:	47b8      	blx	r7
 8005274:	3001      	adds	r0, #1
 8005276:	d12b      	bne.n	80052d0 <_printf_float+0x240>
 8005278:	e765      	b.n	8005146 <_printf_float+0xb6>
 800527a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800527e:	f240 80dd 	bls.w	800543c <_printf_float+0x3ac>
 8005282:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005286:	2200      	movs	r2, #0
 8005288:	2300      	movs	r3, #0
 800528a:	f7fb fc55 	bl	8000b38 <__aeabi_dcmpeq>
 800528e:	2800      	cmp	r0, #0
 8005290:	d033      	beq.n	80052fa <_printf_float+0x26a>
 8005292:	4a37      	ldr	r2, [pc, #220]	@ (8005370 <_printf_float+0x2e0>)
 8005294:	2301      	movs	r3, #1
 8005296:	4631      	mov	r1, r6
 8005298:	4628      	mov	r0, r5
 800529a:	47b8      	blx	r7
 800529c:	3001      	adds	r0, #1
 800529e:	f43f af52 	beq.w	8005146 <_printf_float+0xb6>
 80052a2:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80052a6:	4543      	cmp	r3, r8
 80052a8:	db02      	blt.n	80052b0 <_printf_float+0x220>
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	07d8      	lsls	r0, r3, #31
 80052ae:	d50f      	bpl.n	80052d0 <_printf_float+0x240>
 80052b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052b4:	4631      	mov	r1, r6
 80052b6:	4628      	mov	r0, r5
 80052b8:	47b8      	blx	r7
 80052ba:	3001      	adds	r0, #1
 80052bc:	f43f af43 	beq.w	8005146 <_printf_float+0xb6>
 80052c0:	f04f 0900 	mov.w	r9, #0
 80052c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80052c8:	f104 0a1a 	add.w	sl, r4, #26
 80052cc:	45c8      	cmp	r8, r9
 80052ce:	dc09      	bgt.n	80052e4 <_printf_float+0x254>
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	079b      	lsls	r3, r3, #30
 80052d4:	f100 8103 	bmi.w	80054de <_printf_float+0x44e>
 80052d8:	68e0      	ldr	r0, [r4, #12]
 80052da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052dc:	4298      	cmp	r0, r3
 80052de:	bfb8      	it	lt
 80052e0:	4618      	movlt	r0, r3
 80052e2:	e732      	b.n	800514a <_printf_float+0xba>
 80052e4:	2301      	movs	r3, #1
 80052e6:	4652      	mov	r2, sl
 80052e8:	4631      	mov	r1, r6
 80052ea:	4628      	mov	r0, r5
 80052ec:	47b8      	blx	r7
 80052ee:	3001      	adds	r0, #1
 80052f0:	f43f af29 	beq.w	8005146 <_printf_float+0xb6>
 80052f4:	f109 0901 	add.w	r9, r9, #1
 80052f8:	e7e8      	b.n	80052cc <_printf_float+0x23c>
 80052fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dc39      	bgt.n	8005374 <_printf_float+0x2e4>
 8005300:	4a1b      	ldr	r2, [pc, #108]	@ (8005370 <_printf_float+0x2e0>)
 8005302:	2301      	movs	r3, #1
 8005304:	4631      	mov	r1, r6
 8005306:	4628      	mov	r0, r5
 8005308:	47b8      	blx	r7
 800530a:	3001      	adds	r0, #1
 800530c:	f43f af1b 	beq.w	8005146 <_printf_float+0xb6>
 8005310:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005314:	ea59 0303 	orrs.w	r3, r9, r3
 8005318:	d102      	bne.n	8005320 <_printf_float+0x290>
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	07d9      	lsls	r1, r3, #31
 800531e:	d5d7      	bpl.n	80052d0 <_printf_float+0x240>
 8005320:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005324:	4631      	mov	r1, r6
 8005326:	4628      	mov	r0, r5
 8005328:	47b8      	blx	r7
 800532a:	3001      	adds	r0, #1
 800532c:	f43f af0b 	beq.w	8005146 <_printf_float+0xb6>
 8005330:	f04f 0a00 	mov.w	sl, #0
 8005334:	f104 0b1a 	add.w	fp, r4, #26
 8005338:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800533a:	425b      	negs	r3, r3
 800533c:	4553      	cmp	r3, sl
 800533e:	dc01      	bgt.n	8005344 <_printf_float+0x2b4>
 8005340:	464b      	mov	r3, r9
 8005342:	e793      	b.n	800526c <_printf_float+0x1dc>
 8005344:	2301      	movs	r3, #1
 8005346:	465a      	mov	r2, fp
 8005348:	4631      	mov	r1, r6
 800534a:	4628      	mov	r0, r5
 800534c:	47b8      	blx	r7
 800534e:	3001      	adds	r0, #1
 8005350:	f43f aef9 	beq.w	8005146 <_printf_float+0xb6>
 8005354:	f10a 0a01 	add.w	sl, sl, #1
 8005358:	e7ee      	b.n	8005338 <_printf_float+0x2a8>
 800535a:	bf00      	nop
 800535c:	7fefffff 	.word	0x7fefffff
 8005360:	08009208 	.word	0x08009208
 8005364:	08009204 	.word	0x08009204
 8005368:	08009210 	.word	0x08009210
 800536c:	0800920c 	.word	0x0800920c
 8005370:	08009214 	.word	0x08009214
 8005374:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005376:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800537a:	4553      	cmp	r3, sl
 800537c:	bfa8      	it	ge
 800537e:	4653      	movge	r3, sl
 8005380:	2b00      	cmp	r3, #0
 8005382:	4699      	mov	r9, r3
 8005384:	dc36      	bgt.n	80053f4 <_printf_float+0x364>
 8005386:	f04f 0b00 	mov.w	fp, #0
 800538a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800538e:	f104 021a 	add.w	r2, r4, #26
 8005392:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005394:	930a      	str	r3, [sp, #40]	@ 0x28
 8005396:	eba3 0309 	sub.w	r3, r3, r9
 800539a:	455b      	cmp	r3, fp
 800539c:	dc31      	bgt.n	8005402 <_printf_float+0x372>
 800539e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053a0:	459a      	cmp	sl, r3
 80053a2:	dc3a      	bgt.n	800541a <_printf_float+0x38a>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	07da      	lsls	r2, r3, #31
 80053a8:	d437      	bmi.n	800541a <_printf_float+0x38a>
 80053aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053ac:	ebaa 0903 	sub.w	r9, sl, r3
 80053b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053b2:	ebaa 0303 	sub.w	r3, sl, r3
 80053b6:	4599      	cmp	r9, r3
 80053b8:	bfa8      	it	ge
 80053ba:	4699      	movge	r9, r3
 80053bc:	f1b9 0f00 	cmp.w	r9, #0
 80053c0:	dc33      	bgt.n	800542a <_printf_float+0x39a>
 80053c2:	f04f 0800 	mov.w	r8, #0
 80053c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053ca:	f104 0b1a 	add.w	fp, r4, #26
 80053ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053d0:	ebaa 0303 	sub.w	r3, sl, r3
 80053d4:	eba3 0309 	sub.w	r3, r3, r9
 80053d8:	4543      	cmp	r3, r8
 80053da:	f77f af79 	ble.w	80052d0 <_printf_float+0x240>
 80053de:	2301      	movs	r3, #1
 80053e0:	465a      	mov	r2, fp
 80053e2:	4631      	mov	r1, r6
 80053e4:	4628      	mov	r0, r5
 80053e6:	47b8      	blx	r7
 80053e8:	3001      	adds	r0, #1
 80053ea:	f43f aeac 	beq.w	8005146 <_printf_float+0xb6>
 80053ee:	f108 0801 	add.w	r8, r8, #1
 80053f2:	e7ec      	b.n	80053ce <_printf_float+0x33e>
 80053f4:	4642      	mov	r2, r8
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b8      	blx	r7
 80053fc:	3001      	adds	r0, #1
 80053fe:	d1c2      	bne.n	8005386 <_printf_float+0x2f6>
 8005400:	e6a1      	b.n	8005146 <_printf_float+0xb6>
 8005402:	2301      	movs	r3, #1
 8005404:	4631      	mov	r1, r6
 8005406:	4628      	mov	r0, r5
 8005408:	920a      	str	r2, [sp, #40]	@ 0x28
 800540a:	47b8      	blx	r7
 800540c:	3001      	adds	r0, #1
 800540e:	f43f ae9a 	beq.w	8005146 <_printf_float+0xb6>
 8005412:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005414:	f10b 0b01 	add.w	fp, fp, #1
 8005418:	e7bb      	b.n	8005392 <_printf_float+0x302>
 800541a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800541e:	4631      	mov	r1, r6
 8005420:	4628      	mov	r0, r5
 8005422:	47b8      	blx	r7
 8005424:	3001      	adds	r0, #1
 8005426:	d1c0      	bne.n	80053aa <_printf_float+0x31a>
 8005428:	e68d      	b.n	8005146 <_printf_float+0xb6>
 800542a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800542c:	464b      	mov	r3, r9
 800542e:	4442      	add	r2, r8
 8005430:	4631      	mov	r1, r6
 8005432:	4628      	mov	r0, r5
 8005434:	47b8      	blx	r7
 8005436:	3001      	adds	r0, #1
 8005438:	d1c3      	bne.n	80053c2 <_printf_float+0x332>
 800543a:	e684      	b.n	8005146 <_printf_float+0xb6>
 800543c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005440:	f1ba 0f01 	cmp.w	sl, #1
 8005444:	dc01      	bgt.n	800544a <_printf_float+0x3ba>
 8005446:	07db      	lsls	r3, r3, #31
 8005448:	d536      	bpl.n	80054b8 <_printf_float+0x428>
 800544a:	2301      	movs	r3, #1
 800544c:	4642      	mov	r2, r8
 800544e:	4631      	mov	r1, r6
 8005450:	4628      	mov	r0, r5
 8005452:	47b8      	blx	r7
 8005454:	3001      	adds	r0, #1
 8005456:	f43f ae76 	beq.w	8005146 <_printf_float+0xb6>
 800545a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800545e:	4631      	mov	r1, r6
 8005460:	4628      	mov	r0, r5
 8005462:	47b8      	blx	r7
 8005464:	3001      	adds	r0, #1
 8005466:	f43f ae6e 	beq.w	8005146 <_printf_float+0xb6>
 800546a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800546e:	2200      	movs	r2, #0
 8005470:	2300      	movs	r3, #0
 8005472:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005476:	f7fb fb5f 	bl	8000b38 <__aeabi_dcmpeq>
 800547a:	b9c0      	cbnz	r0, 80054ae <_printf_float+0x41e>
 800547c:	4653      	mov	r3, sl
 800547e:	f108 0201 	add.w	r2, r8, #1
 8005482:	4631      	mov	r1, r6
 8005484:	4628      	mov	r0, r5
 8005486:	47b8      	blx	r7
 8005488:	3001      	adds	r0, #1
 800548a:	d10c      	bne.n	80054a6 <_printf_float+0x416>
 800548c:	e65b      	b.n	8005146 <_printf_float+0xb6>
 800548e:	2301      	movs	r3, #1
 8005490:	465a      	mov	r2, fp
 8005492:	4631      	mov	r1, r6
 8005494:	4628      	mov	r0, r5
 8005496:	47b8      	blx	r7
 8005498:	3001      	adds	r0, #1
 800549a:	f43f ae54 	beq.w	8005146 <_printf_float+0xb6>
 800549e:	f108 0801 	add.w	r8, r8, #1
 80054a2:	45d0      	cmp	r8, sl
 80054a4:	dbf3      	blt.n	800548e <_printf_float+0x3fe>
 80054a6:	464b      	mov	r3, r9
 80054a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80054ac:	e6df      	b.n	800526e <_printf_float+0x1de>
 80054ae:	f04f 0800 	mov.w	r8, #0
 80054b2:	f104 0b1a 	add.w	fp, r4, #26
 80054b6:	e7f4      	b.n	80054a2 <_printf_float+0x412>
 80054b8:	2301      	movs	r3, #1
 80054ba:	4642      	mov	r2, r8
 80054bc:	e7e1      	b.n	8005482 <_printf_float+0x3f2>
 80054be:	2301      	movs	r3, #1
 80054c0:	464a      	mov	r2, r9
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	f43f ae3c 	beq.w	8005146 <_printf_float+0xb6>
 80054ce:	f108 0801 	add.w	r8, r8, #1
 80054d2:	68e3      	ldr	r3, [r4, #12]
 80054d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80054d6:	1a5b      	subs	r3, r3, r1
 80054d8:	4543      	cmp	r3, r8
 80054da:	dcf0      	bgt.n	80054be <_printf_float+0x42e>
 80054dc:	e6fc      	b.n	80052d8 <_printf_float+0x248>
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	f104 0919 	add.w	r9, r4, #25
 80054e6:	e7f4      	b.n	80054d2 <_printf_float+0x442>

080054e8 <_printf_common>:
 80054e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054ec:	4616      	mov	r6, r2
 80054ee:	4698      	mov	r8, r3
 80054f0:	688a      	ldr	r2, [r1, #8]
 80054f2:	690b      	ldr	r3, [r1, #16]
 80054f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054f8:	4293      	cmp	r3, r2
 80054fa:	bfb8      	it	lt
 80054fc:	4613      	movlt	r3, r2
 80054fe:	6033      	str	r3, [r6, #0]
 8005500:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005504:	4607      	mov	r7, r0
 8005506:	460c      	mov	r4, r1
 8005508:	b10a      	cbz	r2, 800550e <_printf_common+0x26>
 800550a:	3301      	adds	r3, #1
 800550c:	6033      	str	r3, [r6, #0]
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	0699      	lsls	r1, r3, #26
 8005512:	bf42      	ittt	mi
 8005514:	6833      	ldrmi	r3, [r6, #0]
 8005516:	3302      	addmi	r3, #2
 8005518:	6033      	strmi	r3, [r6, #0]
 800551a:	6825      	ldr	r5, [r4, #0]
 800551c:	f015 0506 	ands.w	r5, r5, #6
 8005520:	d106      	bne.n	8005530 <_printf_common+0x48>
 8005522:	f104 0a19 	add.w	sl, r4, #25
 8005526:	68e3      	ldr	r3, [r4, #12]
 8005528:	6832      	ldr	r2, [r6, #0]
 800552a:	1a9b      	subs	r3, r3, r2
 800552c:	42ab      	cmp	r3, r5
 800552e:	dc26      	bgt.n	800557e <_printf_common+0x96>
 8005530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005534:	6822      	ldr	r2, [r4, #0]
 8005536:	3b00      	subs	r3, #0
 8005538:	bf18      	it	ne
 800553a:	2301      	movne	r3, #1
 800553c:	0692      	lsls	r2, r2, #26
 800553e:	d42b      	bmi.n	8005598 <_printf_common+0xb0>
 8005540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005544:	4641      	mov	r1, r8
 8005546:	4638      	mov	r0, r7
 8005548:	47c8      	blx	r9
 800554a:	3001      	adds	r0, #1
 800554c:	d01e      	beq.n	800558c <_printf_common+0xa4>
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	6922      	ldr	r2, [r4, #16]
 8005552:	f003 0306 	and.w	r3, r3, #6
 8005556:	2b04      	cmp	r3, #4
 8005558:	bf02      	ittt	eq
 800555a:	68e5      	ldreq	r5, [r4, #12]
 800555c:	6833      	ldreq	r3, [r6, #0]
 800555e:	1aed      	subeq	r5, r5, r3
 8005560:	68a3      	ldr	r3, [r4, #8]
 8005562:	bf0c      	ite	eq
 8005564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005568:	2500      	movne	r5, #0
 800556a:	4293      	cmp	r3, r2
 800556c:	bfc4      	itt	gt
 800556e:	1a9b      	subgt	r3, r3, r2
 8005570:	18ed      	addgt	r5, r5, r3
 8005572:	2600      	movs	r6, #0
 8005574:	341a      	adds	r4, #26
 8005576:	42b5      	cmp	r5, r6
 8005578:	d11a      	bne.n	80055b0 <_printf_common+0xc8>
 800557a:	2000      	movs	r0, #0
 800557c:	e008      	b.n	8005590 <_printf_common+0xa8>
 800557e:	2301      	movs	r3, #1
 8005580:	4652      	mov	r2, sl
 8005582:	4641      	mov	r1, r8
 8005584:	4638      	mov	r0, r7
 8005586:	47c8      	blx	r9
 8005588:	3001      	adds	r0, #1
 800558a:	d103      	bne.n	8005594 <_printf_common+0xac>
 800558c:	f04f 30ff 	mov.w	r0, #4294967295
 8005590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005594:	3501      	adds	r5, #1
 8005596:	e7c6      	b.n	8005526 <_printf_common+0x3e>
 8005598:	18e1      	adds	r1, r4, r3
 800559a:	1c5a      	adds	r2, r3, #1
 800559c:	2030      	movs	r0, #48	@ 0x30
 800559e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055a2:	4422      	add	r2, r4
 80055a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055ac:	3302      	adds	r3, #2
 80055ae:	e7c7      	b.n	8005540 <_printf_common+0x58>
 80055b0:	2301      	movs	r3, #1
 80055b2:	4622      	mov	r2, r4
 80055b4:	4641      	mov	r1, r8
 80055b6:	4638      	mov	r0, r7
 80055b8:	47c8      	blx	r9
 80055ba:	3001      	adds	r0, #1
 80055bc:	d0e6      	beq.n	800558c <_printf_common+0xa4>
 80055be:	3601      	adds	r6, #1
 80055c0:	e7d9      	b.n	8005576 <_printf_common+0x8e>
	...

080055c4 <_printf_i>:
 80055c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	7e0f      	ldrb	r7, [r1, #24]
 80055ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055cc:	2f78      	cmp	r7, #120	@ 0x78
 80055ce:	4691      	mov	r9, r2
 80055d0:	4680      	mov	r8, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	469a      	mov	sl, r3
 80055d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055da:	d807      	bhi.n	80055ec <_printf_i+0x28>
 80055dc:	2f62      	cmp	r7, #98	@ 0x62
 80055de:	d80a      	bhi.n	80055f6 <_printf_i+0x32>
 80055e0:	2f00      	cmp	r7, #0
 80055e2:	f000 80d1 	beq.w	8005788 <_printf_i+0x1c4>
 80055e6:	2f58      	cmp	r7, #88	@ 0x58
 80055e8:	f000 80b8 	beq.w	800575c <_printf_i+0x198>
 80055ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055f4:	e03a      	b.n	800566c <_printf_i+0xa8>
 80055f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055fa:	2b15      	cmp	r3, #21
 80055fc:	d8f6      	bhi.n	80055ec <_printf_i+0x28>
 80055fe:	a101      	add	r1, pc, #4	@ (adr r1, 8005604 <_printf_i+0x40>)
 8005600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005604:	0800565d 	.word	0x0800565d
 8005608:	08005671 	.word	0x08005671
 800560c:	080055ed 	.word	0x080055ed
 8005610:	080055ed 	.word	0x080055ed
 8005614:	080055ed 	.word	0x080055ed
 8005618:	080055ed 	.word	0x080055ed
 800561c:	08005671 	.word	0x08005671
 8005620:	080055ed 	.word	0x080055ed
 8005624:	080055ed 	.word	0x080055ed
 8005628:	080055ed 	.word	0x080055ed
 800562c:	080055ed 	.word	0x080055ed
 8005630:	0800576f 	.word	0x0800576f
 8005634:	0800569b 	.word	0x0800569b
 8005638:	08005729 	.word	0x08005729
 800563c:	080055ed 	.word	0x080055ed
 8005640:	080055ed 	.word	0x080055ed
 8005644:	08005791 	.word	0x08005791
 8005648:	080055ed 	.word	0x080055ed
 800564c:	0800569b 	.word	0x0800569b
 8005650:	080055ed 	.word	0x080055ed
 8005654:	080055ed 	.word	0x080055ed
 8005658:	08005731 	.word	0x08005731
 800565c:	6833      	ldr	r3, [r6, #0]
 800565e:	1d1a      	adds	r2, r3, #4
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6032      	str	r2, [r6, #0]
 8005664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005668:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800566c:	2301      	movs	r3, #1
 800566e:	e09c      	b.n	80057aa <_printf_i+0x1e6>
 8005670:	6833      	ldr	r3, [r6, #0]
 8005672:	6820      	ldr	r0, [r4, #0]
 8005674:	1d19      	adds	r1, r3, #4
 8005676:	6031      	str	r1, [r6, #0]
 8005678:	0606      	lsls	r6, r0, #24
 800567a:	d501      	bpl.n	8005680 <_printf_i+0xbc>
 800567c:	681d      	ldr	r5, [r3, #0]
 800567e:	e003      	b.n	8005688 <_printf_i+0xc4>
 8005680:	0645      	lsls	r5, r0, #25
 8005682:	d5fb      	bpl.n	800567c <_printf_i+0xb8>
 8005684:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005688:	2d00      	cmp	r5, #0
 800568a:	da03      	bge.n	8005694 <_printf_i+0xd0>
 800568c:	232d      	movs	r3, #45	@ 0x2d
 800568e:	426d      	negs	r5, r5
 8005690:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005694:	4858      	ldr	r0, [pc, #352]	@ (80057f8 <_printf_i+0x234>)
 8005696:	230a      	movs	r3, #10
 8005698:	e011      	b.n	80056be <_printf_i+0xfa>
 800569a:	6821      	ldr	r1, [r4, #0]
 800569c:	6833      	ldr	r3, [r6, #0]
 800569e:	0608      	lsls	r0, r1, #24
 80056a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80056a4:	d402      	bmi.n	80056ac <_printf_i+0xe8>
 80056a6:	0649      	lsls	r1, r1, #25
 80056a8:	bf48      	it	mi
 80056aa:	b2ad      	uxthmi	r5, r5
 80056ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80056ae:	4852      	ldr	r0, [pc, #328]	@ (80057f8 <_printf_i+0x234>)
 80056b0:	6033      	str	r3, [r6, #0]
 80056b2:	bf14      	ite	ne
 80056b4:	230a      	movne	r3, #10
 80056b6:	2308      	moveq	r3, #8
 80056b8:	2100      	movs	r1, #0
 80056ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056be:	6866      	ldr	r6, [r4, #4]
 80056c0:	60a6      	str	r6, [r4, #8]
 80056c2:	2e00      	cmp	r6, #0
 80056c4:	db05      	blt.n	80056d2 <_printf_i+0x10e>
 80056c6:	6821      	ldr	r1, [r4, #0]
 80056c8:	432e      	orrs	r6, r5
 80056ca:	f021 0104 	bic.w	r1, r1, #4
 80056ce:	6021      	str	r1, [r4, #0]
 80056d0:	d04b      	beq.n	800576a <_printf_i+0x1a6>
 80056d2:	4616      	mov	r6, r2
 80056d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80056d8:	fb03 5711 	mls	r7, r3, r1, r5
 80056dc:	5dc7      	ldrb	r7, [r0, r7]
 80056de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056e2:	462f      	mov	r7, r5
 80056e4:	42bb      	cmp	r3, r7
 80056e6:	460d      	mov	r5, r1
 80056e8:	d9f4      	bls.n	80056d4 <_printf_i+0x110>
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d10b      	bne.n	8005706 <_printf_i+0x142>
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	07df      	lsls	r7, r3, #31
 80056f2:	d508      	bpl.n	8005706 <_printf_i+0x142>
 80056f4:	6923      	ldr	r3, [r4, #16]
 80056f6:	6861      	ldr	r1, [r4, #4]
 80056f8:	4299      	cmp	r1, r3
 80056fa:	bfde      	ittt	le
 80056fc:	2330      	movle	r3, #48	@ 0x30
 80056fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005702:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005706:	1b92      	subs	r2, r2, r6
 8005708:	6122      	str	r2, [r4, #16]
 800570a:	f8cd a000 	str.w	sl, [sp]
 800570e:	464b      	mov	r3, r9
 8005710:	aa03      	add	r2, sp, #12
 8005712:	4621      	mov	r1, r4
 8005714:	4640      	mov	r0, r8
 8005716:	f7ff fee7 	bl	80054e8 <_printf_common>
 800571a:	3001      	adds	r0, #1
 800571c:	d14a      	bne.n	80057b4 <_printf_i+0x1f0>
 800571e:	f04f 30ff 	mov.w	r0, #4294967295
 8005722:	b004      	add	sp, #16
 8005724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	f043 0320 	orr.w	r3, r3, #32
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	4832      	ldr	r0, [pc, #200]	@ (80057fc <_printf_i+0x238>)
 8005732:	2778      	movs	r7, #120	@ 0x78
 8005734:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005738:	6823      	ldr	r3, [r4, #0]
 800573a:	6831      	ldr	r1, [r6, #0]
 800573c:	061f      	lsls	r7, r3, #24
 800573e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005742:	d402      	bmi.n	800574a <_printf_i+0x186>
 8005744:	065f      	lsls	r7, r3, #25
 8005746:	bf48      	it	mi
 8005748:	b2ad      	uxthmi	r5, r5
 800574a:	6031      	str	r1, [r6, #0]
 800574c:	07d9      	lsls	r1, r3, #31
 800574e:	bf44      	itt	mi
 8005750:	f043 0320 	orrmi.w	r3, r3, #32
 8005754:	6023      	strmi	r3, [r4, #0]
 8005756:	b11d      	cbz	r5, 8005760 <_printf_i+0x19c>
 8005758:	2310      	movs	r3, #16
 800575a:	e7ad      	b.n	80056b8 <_printf_i+0xf4>
 800575c:	4826      	ldr	r0, [pc, #152]	@ (80057f8 <_printf_i+0x234>)
 800575e:	e7e9      	b.n	8005734 <_printf_i+0x170>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	f023 0320 	bic.w	r3, r3, #32
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	e7f6      	b.n	8005758 <_printf_i+0x194>
 800576a:	4616      	mov	r6, r2
 800576c:	e7bd      	b.n	80056ea <_printf_i+0x126>
 800576e:	6833      	ldr	r3, [r6, #0]
 8005770:	6825      	ldr	r5, [r4, #0]
 8005772:	6961      	ldr	r1, [r4, #20]
 8005774:	1d18      	adds	r0, r3, #4
 8005776:	6030      	str	r0, [r6, #0]
 8005778:	062e      	lsls	r6, r5, #24
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	d501      	bpl.n	8005782 <_printf_i+0x1be>
 800577e:	6019      	str	r1, [r3, #0]
 8005780:	e002      	b.n	8005788 <_printf_i+0x1c4>
 8005782:	0668      	lsls	r0, r5, #25
 8005784:	d5fb      	bpl.n	800577e <_printf_i+0x1ba>
 8005786:	8019      	strh	r1, [r3, #0]
 8005788:	2300      	movs	r3, #0
 800578a:	6123      	str	r3, [r4, #16]
 800578c:	4616      	mov	r6, r2
 800578e:	e7bc      	b.n	800570a <_printf_i+0x146>
 8005790:	6833      	ldr	r3, [r6, #0]
 8005792:	1d1a      	adds	r2, r3, #4
 8005794:	6032      	str	r2, [r6, #0]
 8005796:	681e      	ldr	r6, [r3, #0]
 8005798:	6862      	ldr	r2, [r4, #4]
 800579a:	2100      	movs	r1, #0
 800579c:	4630      	mov	r0, r6
 800579e:	f7fa fd4f 	bl	8000240 <memchr>
 80057a2:	b108      	cbz	r0, 80057a8 <_printf_i+0x1e4>
 80057a4:	1b80      	subs	r0, r0, r6
 80057a6:	6060      	str	r0, [r4, #4]
 80057a8:	6863      	ldr	r3, [r4, #4]
 80057aa:	6123      	str	r3, [r4, #16]
 80057ac:	2300      	movs	r3, #0
 80057ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057b2:	e7aa      	b.n	800570a <_printf_i+0x146>
 80057b4:	6923      	ldr	r3, [r4, #16]
 80057b6:	4632      	mov	r2, r6
 80057b8:	4649      	mov	r1, r9
 80057ba:	4640      	mov	r0, r8
 80057bc:	47d0      	blx	sl
 80057be:	3001      	adds	r0, #1
 80057c0:	d0ad      	beq.n	800571e <_printf_i+0x15a>
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	079b      	lsls	r3, r3, #30
 80057c6:	d413      	bmi.n	80057f0 <_printf_i+0x22c>
 80057c8:	68e0      	ldr	r0, [r4, #12]
 80057ca:	9b03      	ldr	r3, [sp, #12]
 80057cc:	4298      	cmp	r0, r3
 80057ce:	bfb8      	it	lt
 80057d0:	4618      	movlt	r0, r3
 80057d2:	e7a6      	b.n	8005722 <_printf_i+0x15e>
 80057d4:	2301      	movs	r3, #1
 80057d6:	4632      	mov	r2, r6
 80057d8:	4649      	mov	r1, r9
 80057da:	4640      	mov	r0, r8
 80057dc:	47d0      	blx	sl
 80057de:	3001      	adds	r0, #1
 80057e0:	d09d      	beq.n	800571e <_printf_i+0x15a>
 80057e2:	3501      	adds	r5, #1
 80057e4:	68e3      	ldr	r3, [r4, #12]
 80057e6:	9903      	ldr	r1, [sp, #12]
 80057e8:	1a5b      	subs	r3, r3, r1
 80057ea:	42ab      	cmp	r3, r5
 80057ec:	dcf2      	bgt.n	80057d4 <_printf_i+0x210>
 80057ee:	e7eb      	b.n	80057c8 <_printf_i+0x204>
 80057f0:	2500      	movs	r5, #0
 80057f2:	f104 0619 	add.w	r6, r4, #25
 80057f6:	e7f5      	b.n	80057e4 <_printf_i+0x220>
 80057f8:	08009216 	.word	0x08009216
 80057fc:	08009227 	.word	0x08009227

08005800 <std>:
 8005800:	2300      	movs	r3, #0
 8005802:	b510      	push	{r4, lr}
 8005804:	4604      	mov	r4, r0
 8005806:	e9c0 3300 	strd	r3, r3, [r0]
 800580a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800580e:	6083      	str	r3, [r0, #8]
 8005810:	8181      	strh	r1, [r0, #12]
 8005812:	6643      	str	r3, [r0, #100]	@ 0x64
 8005814:	81c2      	strh	r2, [r0, #14]
 8005816:	6183      	str	r3, [r0, #24]
 8005818:	4619      	mov	r1, r3
 800581a:	2208      	movs	r2, #8
 800581c:	305c      	adds	r0, #92	@ 0x5c
 800581e:	f000 fb0d 	bl	8005e3c <memset>
 8005822:	4b0d      	ldr	r3, [pc, #52]	@ (8005858 <std+0x58>)
 8005824:	6263      	str	r3, [r4, #36]	@ 0x24
 8005826:	4b0d      	ldr	r3, [pc, #52]	@ (800585c <std+0x5c>)
 8005828:	62a3      	str	r3, [r4, #40]	@ 0x28
 800582a:	4b0d      	ldr	r3, [pc, #52]	@ (8005860 <std+0x60>)
 800582c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800582e:	4b0d      	ldr	r3, [pc, #52]	@ (8005864 <std+0x64>)
 8005830:	6323      	str	r3, [r4, #48]	@ 0x30
 8005832:	4b0d      	ldr	r3, [pc, #52]	@ (8005868 <std+0x68>)
 8005834:	6224      	str	r4, [r4, #32]
 8005836:	429c      	cmp	r4, r3
 8005838:	d006      	beq.n	8005848 <std+0x48>
 800583a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800583e:	4294      	cmp	r4, r2
 8005840:	d002      	beq.n	8005848 <std+0x48>
 8005842:	33d0      	adds	r3, #208	@ 0xd0
 8005844:	429c      	cmp	r4, r3
 8005846:	d105      	bne.n	8005854 <std+0x54>
 8005848:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800584c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005850:	f000 bb70 	b.w	8005f34 <__retarget_lock_init_recursive>
 8005854:	bd10      	pop	{r4, pc}
 8005856:	bf00      	nop
 8005858:	08005c39 	.word	0x08005c39
 800585c:	08005c5b 	.word	0x08005c5b
 8005860:	08005c93 	.word	0x08005c93
 8005864:	08005cb7 	.word	0x08005cb7
 8005868:	200003b4 	.word	0x200003b4

0800586c <stdio_exit_handler>:
 800586c:	4a02      	ldr	r2, [pc, #8]	@ (8005878 <stdio_exit_handler+0xc>)
 800586e:	4903      	ldr	r1, [pc, #12]	@ (800587c <stdio_exit_handler+0x10>)
 8005870:	4803      	ldr	r0, [pc, #12]	@ (8005880 <stdio_exit_handler+0x14>)
 8005872:	f000 b869 	b.w	8005948 <_fwalk_sglue>
 8005876:	bf00      	nop
 8005878:	2000000c 	.word	0x2000000c
 800587c:	08007b29 	.word	0x08007b29
 8005880:	2000001c 	.word	0x2000001c

08005884 <cleanup_stdio>:
 8005884:	6841      	ldr	r1, [r0, #4]
 8005886:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <cleanup_stdio+0x34>)
 8005888:	4299      	cmp	r1, r3
 800588a:	b510      	push	{r4, lr}
 800588c:	4604      	mov	r4, r0
 800588e:	d001      	beq.n	8005894 <cleanup_stdio+0x10>
 8005890:	f002 f94a 	bl	8007b28 <_fflush_r>
 8005894:	68a1      	ldr	r1, [r4, #8]
 8005896:	4b09      	ldr	r3, [pc, #36]	@ (80058bc <cleanup_stdio+0x38>)
 8005898:	4299      	cmp	r1, r3
 800589a:	d002      	beq.n	80058a2 <cleanup_stdio+0x1e>
 800589c:	4620      	mov	r0, r4
 800589e:	f002 f943 	bl	8007b28 <_fflush_r>
 80058a2:	68e1      	ldr	r1, [r4, #12]
 80058a4:	4b06      	ldr	r3, [pc, #24]	@ (80058c0 <cleanup_stdio+0x3c>)
 80058a6:	4299      	cmp	r1, r3
 80058a8:	d004      	beq.n	80058b4 <cleanup_stdio+0x30>
 80058aa:	4620      	mov	r0, r4
 80058ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058b0:	f002 b93a 	b.w	8007b28 <_fflush_r>
 80058b4:	bd10      	pop	{r4, pc}
 80058b6:	bf00      	nop
 80058b8:	200003b4 	.word	0x200003b4
 80058bc:	2000041c 	.word	0x2000041c
 80058c0:	20000484 	.word	0x20000484

080058c4 <global_stdio_init.part.0>:
 80058c4:	b510      	push	{r4, lr}
 80058c6:	4b0b      	ldr	r3, [pc, #44]	@ (80058f4 <global_stdio_init.part.0+0x30>)
 80058c8:	4c0b      	ldr	r4, [pc, #44]	@ (80058f8 <global_stdio_init.part.0+0x34>)
 80058ca:	4a0c      	ldr	r2, [pc, #48]	@ (80058fc <global_stdio_init.part.0+0x38>)
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	4620      	mov	r0, r4
 80058d0:	2200      	movs	r2, #0
 80058d2:	2104      	movs	r1, #4
 80058d4:	f7ff ff94 	bl	8005800 <std>
 80058d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058dc:	2201      	movs	r2, #1
 80058de:	2109      	movs	r1, #9
 80058e0:	f7ff ff8e 	bl	8005800 <std>
 80058e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058e8:	2202      	movs	r2, #2
 80058ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ee:	2112      	movs	r1, #18
 80058f0:	f7ff bf86 	b.w	8005800 <std>
 80058f4:	200004ec 	.word	0x200004ec
 80058f8:	200003b4 	.word	0x200003b4
 80058fc:	0800586d 	.word	0x0800586d

08005900 <__sfp_lock_acquire>:
 8005900:	4801      	ldr	r0, [pc, #4]	@ (8005908 <__sfp_lock_acquire+0x8>)
 8005902:	f000 bb18 	b.w	8005f36 <__retarget_lock_acquire_recursive>
 8005906:	bf00      	nop
 8005908:	200004f5 	.word	0x200004f5

0800590c <__sfp_lock_release>:
 800590c:	4801      	ldr	r0, [pc, #4]	@ (8005914 <__sfp_lock_release+0x8>)
 800590e:	f000 bb13 	b.w	8005f38 <__retarget_lock_release_recursive>
 8005912:	bf00      	nop
 8005914:	200004f5 	.word	0x200004f5

08005918 <__sinit>:
 8005918:	b510      	push	{r4, lr}
 800591a:	4604      	mov	r4, r0
 800591c:	f7ff fff0 	bl	8005900 <__sfp_lock_acquire>
 8005920:	6a23      	ldr	r3, [r4, #32]
 8005922:	b11b      	cbz	r3, 800592c <__sinit+0x14>
 8005924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005928:	f7ff bff0 	b.w	800590c <__sfp_lock_release>
 800592c:	4b04      	ldr	r3, [pc, #16]	@ (8005940 <__sinit+0x28>)
 800592e:	6223      	str	r3, [r4, #32]
 8005930:	4b04      	ldr	r3, [pc, #16]	@ (8005944 <__sinit+0x2c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1f5      	bne.n	8005924 <__sinit+0xc>
 8005938:	f7ff ffc4 	bl	80058c4 <global_stdio_init.part.0>
 800593c:	e7f2      	b.n	8005924 <__sinit+0xc>
 800593e:	bf00      	nop
 8005940:	08005885 	.word	0x08005885
 8005944:	200004ec 	.word	0x200004ec

08005948 <_fwalk_sglue>:
 8005948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800594c:	4607      	mov	r7, r0
 800594e:	4688      	mov	r8, r1
 8005950:	4614      	mov	r4, r2
 8005952:	2600      	movs	r6, #0
 8005954:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005958:	f1b9 0901 	subs.w	r9, r9, #1
 800595c:	d505      	bpl.n	800596a <_fwalk_sglue+0x22>
 800595e:	6824      	ldr	r4, [r4, #0]
 8005960:	2c00      	cmp	r4, #0
 8005962:	d1f7      	bne.n	8005954 <_fwalk_sglue+0xc>
 8005964:	4630      	mov	r0, r6
 8005966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800596a:	89ab      	ldrh	r3, [r5, #12]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d907      	bls.n	8005980 <_fwalk_sglue+0x38>
 8005970:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005974:	3301      	adds	r3, #1
 8005976:	d003      	beq.n	8005980 <_fwalk_sglue+0x38>
 8005978:	4629      	mov	r1, r5
 800597a:	4638      	mov	r0, r7
 800597c:	47c0      	blx	r8
 800597e:	4306      	orrs	r6, r0
 8005980:	3568      	adds	r5, #104	@ 0x68
 8005982:	e7e9      	b.n	8005958 <_fwalk_sglue+0x10>

08005984 <iprintf>:
 8005984:	b40f      	push	{r0, r1, r2, r3}
 8005986:	b507      	push	{r0, r1, r2, lr}
 8005988:	4906      	ldr	r1, [pc, #24]	@ (80059a4 <iprintf+0x20>)
 800598a:	ab04      	add	r3, sp, #16
 800598c:	6808      	ldr	r0, [r1, #0]
 800598e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005992:	6881      	ldr	r1, [r0, #8]
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	f001 ff2f 	bl	80077f8 <_vfiprintf_r>
 800599a:	b003      	add	sp, #12
 800599c:	f85d eb04 	ldr.w	lr, [sp], #4
 80059a0:	b004      	add	sp, #16
 80059a2:	4770      	bx	lr
 80059a4:	20000018 	.word	0x20000018

080059a8 <_puts_r>:
 80059a8:	6a03      	ldr	r3, [r0, #32]
 80059aa:	b570      	push	{r4, r5, r6, lr}
 80059ac:	6884      	ldr	r4, [r0, #8]
 80059ae:	4605      	mov	r5, r0
 80059b0:	460e      	mov	r6, r1
 80059b2:	b90b      	cbnz	r3, 80059b8 <_puts_r+0x10>
 80059b4:	f7ff ffb0 	bl	8005918 <__sinit>
 80059b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059ba:	07db      	lsls	r3, r3, #31
 80059bc:	d405      	bmi.n	80059ca <_puts_r+0x22>
 80059be:	89a3      	ldrh	r3, [r4, #12]
 80059c0:	0598      	lsls	r0, r3, #22
 80059c2:	d402      	bmi.n	80059ca <_puts_r+0x22>
 80059c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059c6:	f000 fab6 	bl	8005f36 <__retarget_lock_acquire_recursive>
 80059ca:	89a3      	ldrh	r3, [r4, #12]
 80059cc:	0719      	lsls	r1, r3, #28
 80059ce:	d502      	bpl.n	80059d6 <_puts_r+0x2e>
 80059d0:	6923      	ldr	r3, [r4, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d135      	bne.n	8005a42 <_puts_r+0x9a>
 80059d6:	4621      	mov	r1, r4
 80059d8:	4628      	mov	r0, r5
 80059da:	f000 f9af 	bl	8005d3c <__swsetup_r>
 80059de:	b380      	cbz	r0, 8005a42 <_puts_r+0x9a>
 80059e0:	f04f 35ff 	mov.w	r5, #4294967295
 80059e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059e6:	07da      	lsls	r2, r3, #31
 80059e8:	d405      	bmi.n	80059f6 <_puts_r+0x4e>
 80059ea:	89a3      	ldrh	r3, [r4, #12]
 80059ec:	059b      	lsls	r3, r3, #22
 80059ee:	d402      	bmi.n	80059f6 <_puts_r+0x4e>
 80059f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059f2:	f000 faa1 	bl	8005f38 <__retarget_lock_release_recursive>
 80059f6:	4628      	mov	r0, r5
 80059f8:	bd70      	pop	{r4, r5, r6, pc}
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	da04      	bge.n	8005a08 <_puts_r+0x60>
 80059fe:	69a2      	ldr	r2, [r4, #24]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	dc17      	bgt.n	8005a34 <_puts_r+0x8c>
 8005a04:	290a      	cmp	r1, #10
 8005a06:	d015      	beq.n	8005a34 <_puts_r+0x8c>
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	6022      	str	r2, [r4, #0]
 8005a0e:	7019      	strb	r1, [r3, #0]
 8005a10:	68a3      	ldr	r3, [r4, #8]
 8005a12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a16:	3b01      	subs	r3, #1
 8005a18:	60a3      	str	r3, [r4, #8]
 8005a1a:	2900      	cmp	r1, #0
 8005a1c:	d1ed      	bne.n	80059fa <_puts_r+0x52>
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	da11      	bge.n	8005a46 <_puts_r+0x9e>
 8005a22:	4622      	mov	r2, r4
 8005a24:	210a      	movs	r1, #10
 8005a26:	4628      	mov	r0, r5
 8005a28:	f000 f949 	bl	8005cbe <__swbuf_r>
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	d0d7      	beq.n	80059e0 <_puts_r+0x38>
 8005a30:	250a      	movs	r5, #10
 8005a32:	e7d7      	b.n	80059e4 <_puts_r+0x3c>
 8005a34:	4622      	mov	r2, r4
 8005a36:	4628      	mov	r0, r5
 8005a38:	f000 f941 	bl	8005cbe <__swbuf_r>
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d1e7      	bne.n	8005a10 <_puts_r+0x68>
 8005a40:	e7ce      	b.n	80059e0 <_puts_r+0x38>
 8005a42:	3e01      	subs	r6, #1
 8005a44:	e7e4      	b.n	8005a10 <_puts_r+0x68>
 8005a46:	6823      	ldr	r3, [r4, #0]
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	6022      	str	r2, [r4, #0]
 8005a4c:	220a      	movs	r2, #10
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	e7ee      	b.n	8005a30 <_puts_r+0x88>
	...

08005a54 <puts>:
 8005a54:	4b02      	ldr	r3, [pc, #8]	@ (8005a60 <puts+0xc>)
 8005a56:	4601      	mov	r1, r0
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	f7ff bfa5 	b.w	80059a8 <_puts_r>
 8005a5e:	bf00      	nop
 8005a60:	20000018 	.word	0x20000018

08005a64 <setvbuf>:
 8005a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a68:	461d      	mov	r5, r3
 8005a6a:	4b57      	ldr	r3, [pc, #348]	@ (8005bc8 <setvbuf+0x164>)
 8005a6c:	681f      	ldr	r7, [r3, #0]
 8005a6e:	4604      	mov	r4, r0
 8005a70:	460e      	mov	r6, r1
 8005a72:	4690      	mov	r8, r2
 8005a74:	b127      	cbz	r7, 8005a80 <setvbuf+0x1c>
 8005a76:	6a3b      	ldr	r3, [r7, #32]
 8005a78:	b913      	cbnz	r3, 8005a80 <setvbuf+0x1c>
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	f7ff ff4c 	bl	8005918 <__sinit>
 8005a80:	f1b8 0f02 	cmp.w	r8, #2
 8005a84:	d006      	beq.n	8005a94 <setvbuf+0x30>
 8005a86:	f1b8 0f01 	cmp.w	r8, #1
 8005a8a:	f200 809a 	bhi.w	8005bc2 <setvbuf+0x15e>
 8005a8e:	2d00      	cmp	r5, #0
 8005a90:	f2c0 8097 	blt.w	8005bc2 <setvbuf+0x15e>
 8005a94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a96:	07d9      	lsls	r1, r3, #31
 8005a98:	d405      	bmi.n	8005aa6 <setvbuf+0x42>
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	059a      	lsls	r2, r3, #22
 8005a9e:	d402      	bmi.n	8005aa6 <setvbuf+0x42>
 8005aa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005aa2:	f000 fa48 	bl	8005f36 <__retarget_lock_acquire_recursive>
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	4638      	mov	r0, r7
 8005aaa:	f002 f83d 	bl	8007b28 <_fflush_r>
 8005aae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ab0:	b141      	cbz	r1, 8005ac4 <setvbuf+0x60>
 8005ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ab6:	4299      	cmp	r1, r3
 8005ab8:	d002      	beq.n	8005ac0 <setvbuf+0x5c>
 8005aba:	4638      	mov	r0, r7
 8005abc:	f001 f8a4 	bl	8006c08 <_free_r>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	61a3      	str	r3, [r4, #24]
 8005ac8:	6063      	str	r3, [r4, #4]
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	061b      	lsls	r3, r3, #24
 8005ace:	d503      	bpl.n	8005ad8 <setvbuf+0x74>
 8005ad0:	6921      	ldr	r1, [r4, #16]
 8005ad2:	4638      	mov	r0, r7
 8005ad4:	f001 f898 	bl	8006c08 <_free_r>
 8005ad8:	89a3      	ldrh	r3, [r4, #12]
 8005ada:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005ade:	f023 0303 	bic.w	r3, r3, #3
 8005ae2:	f1b8 0f02 	cmp.w	r8, #2
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	d061      	beq.n	8005bae <setvbuf+0x14a>
 8005aea:	ab01      	add	r3, sp, #4
 8005aec:	466a      	mov	r2, sp
 8005aee:	4621      	mov	r1, r4
 8005af0:	4638      	mov	r0, r7
 8005af2:	f002 f841 	bl	8007b78 <__swhatbuf_r>
 8005af6:	89a3      	ldrh	r3, [r4, #12]
 8005af8:	4318      	orrs	r0, r3
 8005afa:	81a0      	strh	r0, [r4, #12]
 8005afc:	bb2d      	cbnz	r5, 8005b4a <setvbuf+0xe6>
 8005afe:	9d00      	ldr	r5, [sp, #0]
 8005b00:	4628      	mov	r0, r5
 8005b02:	f001 f8cb 	bl	8006c9c <malloc>
 8005b06:	4606      	mov	r6, r0
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	d152      	bne.n	8005bb2 <setvbuf+0x14e>
 8005b0c:	f8dd 9000 	ldr.w	r9, [sp]
 8005b10:	45a9      	cmp	r9, r5
 8005b12:	d140      	bne.n	8005b96 <setvbuf+0x132>
 8005b14:	f04f 35ff 	mov.w	r5, #4294967295
 8005b18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b1c:	f043 0202 	orr.w	r2, r3, #2
 8005b20:	81a2      	strh	r2, [r4, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	60a2      	str	r2, [r4, #8]
 8005b26:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005b2a:	6022      	str	r2, [r4, #0]
 8005b2c:	6122      	str	r2, [r4, #16]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	6162      	str	r2, [r4, #20]
 8005b32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b34:	07d6      	lsls	r6, r2, #31
 8005b36:	d404      	bmi.n	8005b42 <setvbuf+0xde>
 8005b38:	0598      	lsls	r0, r3, #22
 8005b3a:	d402      	bmi.n	8005b42 <setvbuf+0xde>
 8005b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b3e:	f000 f9fb 	bl	8005f38 <__retarget_lock_release_recursive>
 8005b42:	4628      	mov	r0, r5
 8005b44:	b003      	add	sp, #12
 8005b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b4a:	2e00      	cmp	r6, #0
 8005b4c:	d0d8      	beq.n	8005b00 <setvbuf+0x9c>
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	b913      	cbnz	r3, 8005b58 <setvbuf+0xf4>
 8005b52:	4638      	mov	r0, r7
 8005b54:	f7ff fee0 	bl	8005918 <__sinit>
 8005b58:	f1b8 0f01 	cmp.w	r8, #1
 8005b5c:	bf08      	it	eq
 8005b5e:	89a3      	ldrheq	r3, [r4, #12]
 8005b60:	6026      	str	r6, [r4, #0]
 8005b62:	bf04      	itt	eq
 8005b64:	f043 0301 	orreq.w	r3, r3, #1
 8005b68:	81a3      	strheq	r3, [r4, #12]
 8005b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b6e:	f013 0208 	ands.w	r2, r3, #8
 8005b72:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005b76:	d01e      	beq.n	8005bb6 <setvbuf+0x152>
 8005b78:	07d9      	lsls	r1, r3, #31
 8005b7a:	bf41      	itttt	mi
 8005b7c:	2200      	movmi	r2, #0
 8005b7e:	426d      	negmi	r5, r5
 8005b80:	60a2      	strmi	r2, [r4, #8]
 8005b82:	61a5      	strmi	r5, [r4, #24]
 8005b84:	bf58      	it	pl
 8005b86:	60a5      	strpl	r5, [r4, #8]
 8005b88:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b8a:	07d2      	lsls	r2, r2, #31
 8005b8c:	d401      	bmi.n	8005b92 <setvbuf+0x12e>
 8005b8e:	059b      	lsls	r3, r3, #22
 8005b90:	d513      	bpl.n	8005bba <setvbuf+0x156>
 8005b92:	2500      	movs	r5, #0
 8005b94:	e7d5      	b.n	8005b42 <setvbuf+0xde>
 8005b96:	4648      	mov	r0, r9
 8005b98:	f001 f880 	bl	8006c9c <malloc>
 8005b9c:	4606      	mov	r6, r0
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d0b8      	beq.n	8005b14 <setvbuf+0xb0>
 8005ba2:	89a3      	ldrh	r3, [r4, #12]
 8005ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ba8:	81a3      	strh	r3, [r4, #12]
 8005baa:	464d      	mov	r5, r9
 8005bac:	e7cf      	b.n	8005b4e <setvbuf+0xea>
 8005bae:	2500      	movs	r5, #0
 8005bb0:	e7b2      	b.n	8005b18 <setvbuf+0xb4>
 8005bb2:	46a9      	mov	r9, r5
 8005bb4:	e7f5      	b.n	8005ba2 <setvbuf+0x13e>
 8005bb6:	60a2      	str	r2, [r4, #8]
 8005bb8:	e7e6      	b.n	8005b88 <setvbuf+0x124>
 8005bba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bbc:	f000 f9bc 	bl	8005f38 <__retarget_lock_release_recursive>
 8005bc0:	e7e7      	b.n	8005b92 <setvbuf+0x12e>
 8005bc2:	f04f 35ff 	mov.w	r5, #4294967295
 8005bc6:	e7bc      	b.n	8005b42 <setvbuf+0xde>
 8005bc8:	20000018 	.word	0x20000018

08005bcc <sniprintf>:
 8005bcc:	b40c      	push	{r2, r3}
 8005bce:	b530      	push	{r4, r5, lr}
 8005bd0:	4b18      	ldr	r3, [pc, #96]	@ (8005c34 <sniprintf+0x68>)
 8005bd2:	1e0c      	subs	r4, r1, #0
 8005bd4:	681d      	ldr	r5, [r3, #0]
 8005bd6:	b09d      	sub	sp, #116	@ 0x74
 8005bd8:	da08      	bge.n	8005bec <sniprintf+0x20>
 8005bda:	238b      	movs	r3, #139	@ 0x8b
 8005bdc:	602b      	str	r3, [r5, #0]
 8005bde:	f04f 30ff 	mov.w	r0, #4294967295
 8005be2:	b01d      	add	sp, #116	@ 0x74
 8005be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005be8:	b002      	add	sp, #8
 8005bea:	4770      	bx	lr
 8005bec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005bf0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005bfa:	bf14      	ite	ne
 8005bfc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005c00:	4623      	moveq	r3, r4
 8005c02:	9304      	str	r3, [sp, #16]
 8005c04:	9307      	str	r3, [sp, #28]
 8005c06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c0a:	9002      	str	r0, [sp, #8]
 8005c0c:	9006      	str	r0, [sp, #24]
 8005c0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c14:	ab21      	add	r3, sp, #132	@ 0x84
 8005c16:	a902      	add	r1, sp, #8
 8005c18:	4628      	mov	r0, r5
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	f001 fcc8 	bl	80075b0 <_svfiprintf_r>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	bfbc      	itt	lt
 8005c24:	238b      	movlt	r3, #139	@ 0x8b
 8005c26:	602b      	strlt	r3, [r5, #0]
 8005c28:	2c00      	cmp	r4, #0
 8005c2a:	d0da      	beq.n	8005be2 <sniprintf+0x16>
 8005c2c:	9b02      	ldr	r3, [sp, #8]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	701a      	strb	r2, [r3, #0]
 8005c32:	e7d6      	b.n	8005be2 <sniprintf+0x16>
 8005c34:	20000018 	.word	0x20000018

08005c38 <__sread>:
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	460c      	mov	r4, r1
 8005c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c40:	f000 f92a 	bl	8005e98 <_read_r>
 8005c44:	2800      	cmp	r0, #0
 8005c46:	bfab      	itete	ge
 8005c48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c4c:	181b      	addge	r3, r3, r0
 8005c4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c52:	bfac      	ite	ge
 8005c54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c56:	81a3      	strhlt	r3, [r4, #12]
 8005c58:	bd10      	pop	{r4, pc}

08005c5a <__swrite>:
 8005c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5e:	461f      	mov	r7, r3
 8005c60:	898b      	ldrh	r3, [r1, #12]
 8005c62:	05db      	lsls	r3, r3, #23
 8005c64:	4605      	mov	r5, r0
 8005c66:	460c      	mov	r4, r1
 8005c68:	4616      	mov	r6, r2
 8005c6a:	d505      	bpl.n	8005c78 <__swrite+0x1e>
 8005c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c70:	2302      	movs	r3, #2
 8005c72:	2200      	movs	r2, #0
 8005c74:	f000 f8fe 	bl	8005e74 <_lseek_r>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c82:	81a3      	strh	r3, [r4, #12]
 8005c84:	4632      	mov	r2, r6
 8005c86:	463b      	mov	r3, r7
 8005c88:	4628      	mov	r0, r5
 8005c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8e:	f000 b915 	b.w	8005ebc <_write_r>

08005c92 <__sseek>:
 8005c92:	b510      	push	{r4, lr}
 8005c94:	460c      	mov	r4, r1
 8005c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c9a:	f000 f8eb 	bl	8005e74 <_lseek_r>
 8005c9e:	1c43      	adds	r3, r0, #1
 8005ca0:	89a3      	ldrh	r3, [r4, #12]
 8005ca2:	bf15      	itete	ne
 8005ca4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ca6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005caa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005cae:	81a3      	strheq	r3, [r4, #12]
 8005cb0:	bf18      	it	ne
 8005cb2:	81a3      	strhne	r3, [r4, #12]
 8005cb4:	bd10      	pop	{r4, pc}

08005cb6 <__sclose>:
 8005cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cba:	f000 b8cb 	b.w	8005e54 <_close_r>

08005cbe <__swbuf_r>:
 8005cbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc0:	460e      	mov	r6, r1
 8005cc2:	4614      	mov	r4, r2
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	b118      	cbz	r0, 8005cd0 <__swbuf_r+0x12>
 8005cc8:	6a03      	ldr	r3, [r0, #32]
 8005cca:	b90b      	cbnz	r3, 8005cd0 <__swbuf_r+0x12>
 8005ccc:	f7ff fe24 	bl	8005918 <__sinit>
 8005cd0:	69a3      	ldr	r3, [r4, #24]
 8005cd2:	60a3      	str	r3, [r4, #8]
 8005cd4:	89a3      	ldrh	r3, [r4, #12]
 8005cd6:	071a      	lsls	r2, r3, #28
 8005cd8:	d501      	bpl.n	8005cde <__swbuf_r+0x20>
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	b943      	cbnz	r3, 8005cf0 <__swbuf_r+0x32>
 8005cde:	4621      	mov	r1, r4
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f000 f82b 	bl	8005d3c <__swsetup_r>
 8005ce6:	b118      	cbz	r0, 8005cf0 <__swbuf_r+0x32>
 8005ce8:	f04f 37ff 	mov.w	r7, #4294967295
 8005cec:	4638      	mov	r0, r7
 8005cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	6922      	ldr	r2, [r4, #16]
 8005cf4:	1a98      	subs	r0, r3, r2
 8005cf6:	6963      	ldr	r3, [r4, #20]
 8005cf8:	b2f6      	uxtb	r6, r6
 8005cfa:	4283      	cmp	r3, r0
 8005cfc:	4637      	mov	r7, r6
 8005cfe:	dc05      	bgt.n	8005d0c <__swbuf_r+0x4e>
 8005d00:	4621      	mov	r1, r4
 8005d02:	4628      	mov	r0, r5
 8005d04:	f001 ff10 	bl	8007b28 <_fflush_r>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	d1ed      	bne.n	8005ce8 <__swbuf_r+0x2a>
 8005d0c:	68a3      	ldr	r3, [r4, #8]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	60a3      	str	r3, [r4, #8]
 8005d12:	6823      	ldr	r3, [r4, #0]
 8005d14:	1c5a      	adds	r2, r3, #1
 8005d16:	6022      	str	r2, [r4, #0]
 8005d18:	701e      	strb	r6, [r3, #0]
 8005d1a:	6962      	ldr	r2, [r4, #20]
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d004      	beq.n	8005d2c <__swbuf_r+0x6e>
 8005d22:	89a3      	ldrh	r3, [r4, #12]
 8005d24:	07db      	lsls	r3, r3, #31
 8005d26:	d5e1      	bpl.n	8005cec <__swbuf_r+0x2e>
 8005d28:	2e0a      	cmp	r6, #10
 8005d2a:	d1df      	bne.n	8005cec <__swbuf_r+0x2e>
 8005d2c:	4621      	mov	r1, r4
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f001 fefa 	bl	8007b28 <_fflush_r>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	d0d9      	beq.n	8005cec <__swbuf_r+0x2e>
 8005d38:	e7d6      	b.n	8005ce8 <__swbuf_r+0x2a>
	...

08005d3c <__swsetup_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	4b29      	ldr	r3, [pc, #164]	@ (8005de4 <__swsetup_r+0xa8>)
 8005d40:	4605      	mov	r5, r0
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	460c      	mov	r4, r1
 8005d46:	b118      	cbz	r0, 8005d50 <__swsetup_r+0x14>
 8005d48:	6a03      	ldr	r3, [r0, #32]
 8005d4a:	b90b      	cbnz	r3, 8005d50 <__swsetup_r+0x14>
 8005d4c:	f7ff fde4 	bl	8005918 <__sinit>
 8005d50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d54:	0719      	lsls	r1, r3, #28
 8005d56:	d422      	bmi.n	8005d9e <__swsetup_r+0x62>
 8005d58:	06da      	lsls	r2, r3, #27
 8005d5a:	d407      	bmi.n	8005d6c <__swsetup_r+0x30>
 8005d5c:	2209      	movs	r2, #9
 8005d5e:	602a      	str	r2, [r5, #0]
 8005d60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d64:	81a3      	strh	r3, [r4, #12]
 8005d66:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6a:	e033      	b.n	8005dd4 <__swsetup_r+0x98>
 8005d6c:	0758      	lsls	r0, r3, #29
 8005d6e:	d512      	bpl.n	8005d96 <__swsetup_r+0x5a>
 8005d70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d72:	b141      	cbz	r1, 8005d86 <__swsetup_r+0x4a>
 8005d74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d78:	4299      	cmp	r1, r3
 8005d7a:	d002      	beq.n	8005d82 <__swsetup_r+0x46>
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	f000 ff43 	bl	8006c08 <_free_r>
 8005d82:	2300      	movs	r3, #0
 8005d84:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d86:	89a3      	ldrh	r3, [r4, #12]
 8005d88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d8c:	81a3      	strh	r3, [r4, #12]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	6063      	str	r3, [r4, #4]
 8005d92:	6923      	ldr	r3, [r4, #16]
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	f043 0308 	orr.w	r3, r3, #8
 8005d9c:	81a3      	strh	r3, [r4, #12]
 8005d9e:	6923      	ldr	r3, [r4, #16]
 8005da0:	b94b      	cbnz	r3, 8005db6 <__swsetup_r+0x7a>
 8005da2:	89a3      	ldrh	r3, [r4, #12]
 8005da4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dac:	d003      	beq.n	8005db6 <__swsetup_r+0x7a>
 8005dae:	4621      	mov	r1, r4
 8005db0:	4628      	mov	r0, r5
 8005db2:	f001 ff07 	bl	8007bc4 <__smakebuf_r>
 8005db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dba:	f013 0201 	ands.w	r2, r3, #1
 8005dbe:	d00a      	beq.n	8005dd6 <__swsetup_r+0x9a>
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	60a2      	str	r2, [r4, #8]
 8005dc4:	6962      	ldr	r2, [r4, #20]
 8005dc6:	4252      	negs	r2, r2
 8005dc8:	61a2      	str	r2, [r4, #24]
 8005dca:	6922      	ldr	r2, [r4, #16]
 8005dcc:	b942      	cbnz	r2, 8005de0 <__swsetup_r+0xa4>
 8005dce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005dd2:	d1c5      	bne.n	8005d60 <__swsetup_r+0x24>
 8005dd4:	bd38      	pop	{r3, r4, r5, pc}
 8005dd6:	0799      	lsls	r1, r3, #30
 8005dd8:	bf58      	it	pl
 8005dda:	6962      	ldrpl	r2, [r4, #20]
 8005ddc:	60a2      	str	r2, [r4, #8]
 8005dde:	e7f4      	b.n	8005dca <__swsetup_r+0x8e>
 8005de0:	2000      	movs	r0, #0
 8005de2:	e7f7      	b.n	8005dd4 <__swsetup_r+0x98>
 8005de4:	20000018 	.word	0x20000018

08005de8 <memcmp>:
 8005de8:	b510      	push	{r4, lr}
 8005dea:	3901      	subs	r1, #1
 8005dec:	4402      	add	r2, r0
 8005dee:	4290      	cmp	r0, r2
 8005df0:	d101      	bne.n	8005df6 <memcmp+0xe>
 8005df2:	2000      	movs	r0, #0
 8005df4:	e005      	b.n	8005e02 <memcmp+0x1a>
 8005df6:	7803      	ldrb	r3, [r0, #0]
 8005df8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005dfc:	42a3      	cmp	r3, r4
 8005dfe:	d001      	beq.n	8005e04 <memcmp+0x1c>
 8005e00:	1b18      	subs	r0, r3, r4
 8005e02:	bd10      	pop	{r4, pc}
 8005e04:	3001      	adds	r0, #1
 8005e06:	e7f2      	b.n	8005dee <memcmp+0x6>

08005e08 <memmove>:
 8005e08:	4288      	cmp	r0, r1
 8005e0a:	b510      	push	{r4, lr}
 8005e0c:	eb01 0402 	add.w	r4, r1, r2
 8005e10:	d902      	bls.n	8005e18 <memmove+0x10>
 8005e12:	4284      	cmp	r4, r0
 8005e14:	4623      	mov	r3, r4
 8005e16:	d807      	bhi.n	8005e28 <memmove+0x20>
 8005e18:	1e43      	subs	r3, r0, #1
 8005e1a:	42a1      	cmp	r1, r4
 8005e1c:	d008      	beq.n	8005e30 <memmove+0x28>
 8005e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e26:	e7f8      	b.n	8005e1a <memmove+0x12>
 8005e28:	4402      	add	r2, r0
 8005e2a:	4601      	mov	r1, r0
 8005e2c:	428a      	cmp	r2, r1
 8005e2e:	d100      	bne.n	8005e32 <memmove+0x2a>
 8005e30:	bd10      	pop	{r4, pc}
 8005e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e3a:	e7f7      	b.n	8005e2c <memmove+0x24>

08005e3c <memset>:
 8005e3c:	4402      	add	r2, r0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d100      	bne.n	8005e46 <memset+0xa>
 8005e44:	4770      	bx	lr
 8005e46:	f803 1b01 	strb.w	r1, [r3], #1
 8005e4a:	e7f9      	b.n	8005e40 <memset+0x4>

08005e4c <_localeconv_r>:
 8005e4c:	4800      	ldr	r0, [pc, #0]	@ (8005e50 <_localeconv_r+0x4>)
 8005e4e:	4770      	bx	lr
 8005e50:	20000158 	.word	0x20000158

08005e54 <_close_r>:
 8005e54:	b538      	push	{r3, r4, r5, lr}
 8005e56:	4d06      	ldr	r5, [pc, #24]	@ (8005e70 <_close_r+0x1c>)
 8005e58:	2300      	movs	r3, #0
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	4608      	mov	r0, r1
 8005e5e:	602b      	str	r3, [r5, #0]
 8005e60:	f7fc fba0 	bl	80025a4 <_close>
 8005e64:	1c43      	adds	r3, r0, #1
 8005e66:	d102      	bne.n	8005e6e <_close_r+0x1a>
 8005e68:	682b      	ldr	r3, [r5, #0]
 8005e6a:	b103      	cbz	r3, 8005e6e <_close_r+0x1a>
 8005e6c:	6023      	str	r3, [r4, #0]
 8005e6e:	bd38      	pop	{r3, r4, r5, pc}
 8005e70:	200004f0 	.word	0x200004f0

08005e74 <_lseek_r>:
 8005e74:	b538      	push	{r3, r4, r5, lr}
 8005e76:	4d07      	ldr	r5, [pc, #28]	@ (8005e94 <_lseek_r+0x20>)
 8005e78:	4604      	mov	r4, r0
 8005e7a:	4608      	mov	r0, r1
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	2200      	movs	r2, #0
 8005e80:	602a      	str	r2, [r5, #0]
 8005e82:	461a      	mov	r2, r3
 8005e84:	f7fc fb9a 	bl	80025bc <_lseek>
 8005e88:	1c43      	adds	r3, r0, #1
 8005e8a:	d102      	bne.n	8005e92 <_lseek_r+0x1e>
 8005e8c:	682b      	ldr	r3, [r5, #0]
 8005e8e:	b103      	cbz	r3, 8005e92 <_lseek_r+0x1e>
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	bd38      	pop	{r3, r4, r5, pc}
 8005e94:	200004f0 	.word	0x200004f0

08005e98 <_read_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	4d07      	ldr	r5, [pc, #28]	@ (8005eb8 <_read_r+0x20>)
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	4608      	mov	r0, r1
 8005ea0:	4611      	mov	r1, r2
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	602a      	str	r2, [r5, #0]
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	f7fc fb60 	bl	800256c <_read>
 8005eac:	1c43      	adds	r3, r0, #1
 8005eae:	d102      	bne.n	8005eb6 <_read_r+0x1e>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	b103      	cbz	r3, 8005eb6 <_read_r+0x1e>
 8005eb4:	6023      	str	r3, [r4, #0]
 8005eb6:	bd38      	pop	{r3, r4, r5, pc}
 8005eb8:	200004f0 	.word	0x200004f0

08005ebc <_write_r>:
 8005ebc:	b538      	push	{r3, r4, r5, lr}
 8005ebe:	4d07      	ldr	r5, [pc, #28]	@ (8005edc <_write_r+0x20>)
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	4608      	mov	r0, r1
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	602a      	str	r2, [r5, #0]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f7fc fb5c 	bl	8002588 <_write>
 8005ed0:	1c43      	adds	r3, r0, #1
 8005ed2:	d102      	bne.n	8005eda <_write_r+0x1e>
 8005ed4:	682b      	ldr	r3, [r5, #0]
 8005ed6:	b103      	cbz	r3, 8005eda <_write_r+0x1e>
 8005ed8:	6023      	str	r3, [r4, #0]
 8005eda:	bd38      	pop	{r3, r4, r5, pc}
 8005edc:	200004f0 	.word	0x200004f0

08005ee0 <__errno>:
 8005ee0:	4b01      	ldr	r3, [pc, #4]	@ (8005ee8 <__errno+0x8>)
 8005ee2:	6818      	ldr	r0, [r3, #0]
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	20000018 	.word	0x20000018

08005eec <__libc_init_array>:
 8005eec:	b570      	push	{r4, r5, r6, lr}
 8005eee:	4d0d      	ldr	r5, [pc, #52]	@ (8005f24 <__libc_init_array+0x38>)
 8005ef0:	4c0d      	ldr	r4, [pc, #52]	@ (8005f28 <__libc_init_array+0x3c>)
 8005ef2:	1b64      	subs	r4, r4, r5
 8005ef4:	10a4      	asrs	r4, r4, #2
 8005ef6:	2600      	movs	r6, #0
 8005ef8:	42a6      	cmp	r6, r4
 8005efa:	d109      	bne.n	8005f10 <__libc_init_array+0x24>
 8005efc:	4d0b      	ldr	r5, [pc, #44]	@ (8005f2c <__libc_init_array+0x40>)
 8005efe:	4c0c      	ldr	r4, [pc, #48]	@ (8005f30 <__libc_init_array+0x44>)
 8005f00:	f001 ffb4 	bl	8007e6c <_init>
 8005f04:	1b64      	subs	r4, r4, r5
 8005f06:	10a4      	asrs	r4, r4, #2
 8005f08:	2600      	movs	r6, #0
 8005f0a:	42a6      	cmp	r6, r4
 8005f0c:	d105      	bne.n	8005f1a <__libc_init_array+0x2e>
 8005f0e:	bd70      	pop	{r4, r5, r6, pc}
 8005f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f14:	4798      	blx	r3
 8005f16:	3601      	adds	r6, #1
 8005f18:	e7ee      	b.n	8005ef8 <__libc_init_array+0xc>
 8005f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f1e:	4798      	blx	r3
 8005f20:	3601      	adds	r6, #1
 8005f22:	e7f2      	b.n	8005f0a <__libc_init_array+0x1e>
 8005f24:	08009584 	.word	0x08009584
 8005f28:	08009584 	.word	0x08009584
 8005f2c:	08009584 	.word	0x08009584
 8005f30:	08009588 	.word	0x08009588

08005f34 <__retarget_lock_init_recursive>:
 8005f34:	4770      	bx	lr

08005f36 <__retarget_lock_acquire_recursive>:
 8005f36:	4770      	bx	lr

08005f38 <__retarget_lock_release_recursive>:
 8005f38:	4770      	bx	lr

08005f3a <memcpy>:
 8005f3a:	440a      	add	r2, r1
 8005f3c:	4291      	cmp	r1, r2
 8005f3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f42:	d100      	bne.n	8005f46 <memcpy+0xc>
 8005f44:	4770      	bx	lr
 8005f46:	b510      	push	{r4, lr}
 8005f48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f50:	4291      	cmp	r1, r2
 8005f52:	d1f9      	bne.n	8005f48 <memcpy+0xe>
 8005f54:	bd10      	pop	{r4, pc}

08005f56 <quorem>:
 8005f56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f5a:	6903      	ldr	r3, [r0, #16]
 8005f5c:	690c      	ldr	r4, [r1, #16]
 8005f5e:	42a3      	cmp	r3, r4
 8005f60:	4607      	mov	r7, r0
 8005f62:	db7e      	blt.n	8006062 <quorem+0x10c>
 8005f64:	3c01      	subs	r4, #1
 8005f66:	f101 0814 	add.w	r8, r1, #20
 8005f6a:	00a3      	lsls	r3, r4, #2
 8005f6c:	f100 0514 	add.w	r5, r0, #20
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f76:	9301      	str	r3, [sp, #4]
 8005f78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f80:	3301      	adds	r3, #1
 8005f82:	429a      	cmp	r2, r3
 8005f84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f88:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f8c:	d32e      	bcc.n	8005fec <quorem+0x96>
 8005f8e:	f04f 0a00 	mov.w	sl, #0
 8005f92:	46c4      	mov	ip, r8
 8005f94:	46ae      	mov	lr, r5
 8005f96:	46d3      	mov	fp, sl
 8005f98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f9c:	b298      	uxth	r0, r3
 8005f9e:	fb06 a000 	mla	r0, r6, r0, sl
 8005fa2:	0c02      	lsrs	r2, r0, #16
 8005fa4:	0c1b      	lsrs	r3, r3, #16
 8005fa6:	fb06 2303 	mla	r3, r6, r3, r2
 8005faa:	f8de 2000 	ldr.w	r2, [lr]
 8005fae:	b280      	uxth	r0, r0
 8005fb0:	b292      	uxth	r2, r2
 8005fb2:	1a12      	subs	r2, r2, r0
 8005fb4:	445a      	add	r2, fp
 8005fb6:	f8de 0000 	ldr.w	r0, [lr]
 8005fba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fc4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fc8:	b292      	uxth	r2, r2
 8005fca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fce:	45e1      	cmp	r9, ip
 8005fd0:	f84e 2b04 	str.w	r2, [lr], #4
 8005fd4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fd8:	d2de      	bcs.n	8005f98 <quorem+0x42>
 8005fda:	9b00      	ldr	r3, [sp, #0]
 8005fdc:	58eb      	ldr	r3, [r5, r3]
 8005fde:	b92b      	cbnz	r3, 8005fec <quorem+0x96>
 8005fe0:	9b01      	ldr	r3, [sp, #4]
 8005fe2:	3b04      	subs	r3, #4
 8005fe4:	429d      	cmp	r5, r3
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	d32f      	bcc.n	800604a <quorem+0xf4>
 8005fea:	613c      	str	r4, [r7, #16]
 8005fec:	4638      	mov	r0, r7
 8005fee:	f001 f97d 	bl	80072ec <__mcmp>
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	db25      	blt.n	8006042 <quorem+0xec>
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ffe:	f8d1 c000 	ldr.w	ip, [r1]
 8006002:	fa1f fe82 	uxth.w	lr, r2
 8006006:	fa1f f38c 	uxth.w	r3, ip
 800600a:	eba3 030e 	sub.w	r3, r3, lr
 800600e:	4403      	add	r3, r0
 8006010:	0c12      	lsrs	r2, r2, #16
 8006012:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006016:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800601a:	b29b      	uxth	r3, r3
 800601c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006020:	45c1      	cmp	r9, r8
 8006022:	f841 3b04 	str.w	r3, [r1], #4
 8006026:	ea4f 4022 	mov.w	r0, r2, asr #16
 800602a:	d2e6      	bcs.n	8005ffa <quorem+0xa4>
 800602c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006030:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006034:	b922      	cbnz	r2, 8006040 <quorem+0xea>
 8006036:	3b04      	subs	r3, #4
 8006038:	429d      	cmp	r5, r3
 800603a:	461a      	mov	r2, r3
 800603c:	d30b      	bcc.n	8006056 <quorem+0x100>
 800603e:	613c      	str	r4, [r7, #16]
 8006040:	3601      	adds	r6, #1
 8006042:	4630      	mov	r0, r6
 8006044:	b003      	add	sp, #12
 8006046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800604a:	6812      	ldr	r2, [r2, #0]
 800604c:	3b04      	subs	r3, #4
 800604e:	2a00      	cmp	r2, #0
 8006050:	d1cb      	bne.n	8005fea <quorem+0x94>
 8006052:	3c01      	subs	r4, #1
 8006054:	e7c6      	b.n	8005fe4 <quorem+0x8e>
 8006056:	6812      	ldr	r2, [r2, #0]
 8006058:	3b04      	subs	r3, #4
 800605a:	2a00      	cmp	r2, #0
 800605c:	d1ef      	bne.n	800603e <quorem+0xe8>
 800605e:	3c01      	subs	r4, #1
 8006060:	e7ea      	b.n	8006038 <quorem+0xe2>
 8006062:	2000      	movs	r0, #0
 8006064:	e7ee      	b.n	8006044 <quorem+0xee>
	...

08006068 <_dtoa_r>:
 8006068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606c:	69c7      	ldr	r7, [r0, #28]
 800606e:	b097      	sub	sp, #92	@ 0x5c
 8006070:	4614      	mov	r4, r2
 8006072:	461d      	mov	r5, r3
 8006074:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006078:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800607a:	4681      	mov	r9, r0
 800607c:	b97f      	cbnz	r7, 800609e <_dtoa_r+0x36>
 800607e:	2010      	movs	r0, #16
 8006080:	f000 fe0c 	bl	8006c9c <malloc>
 8006084:	4602      	mov	r2, r0
 8006086:	f8c9 001c 	str.w	r0, [r9, #28]
 800608a:	b920      	cbnz	r0, 8006096 <_dtoa_r+0x2e>
 800608c:	4baa      	ldr	r3, [pc, #680]	@ (8006338 <_dtoa_r+0x2d0>)
 800608e:	21ef      	movs	r1, #239	@ 0xef
 8006090:	48aa      	ldr	r0, [pc, #680]	@ (800633c <_dtoa_r+0x2d4>)
 8006092:	f001 fe05 	bl	8007ca0 <__assert_func>
 8006096:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800609a:	6007      	str	r7, [r0, #0]
 800609c:	60c7      	str	r7, [r0, #12]
 800609e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060a2:	6819      	ldr	r1, [r3, #0]
 80060a4:	b159      	cbz	r1, 80060be <_dtoa_r+0x56>
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	604a      	str	r2, [r1, #4]
 80060aa:	2301      	movs	r3, #1
 80060ac:	4093      	lsls	r3, r2
 80060ae:	608b      	str	r3, [r1, #8]
 80060b0:	4648      	mov	r0, r9
 80060b2:	f000 fee9 	bl	8006e88 <_Bfree>
 80060b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060ba:	2200      	movs	r2, #0
 80060bc:	601a      	str	r2, [r3, #0]
 80060be:	1e2b      	subs	r3, r5, #0
 80060c0:	bfb9      	ittee	lt
 80060c2:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060c6:	9307      	strlt	r3, [sp, #28]
 80060c8:	2300      	movge	r3, #0
 80060ca:	6033      	strge	r3, [r6, #0]
 80060cc:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80060d0:	4b9b      	ldr	r3, [pc, #620]	@ (8006340 <_dtoa_r+0x2d8>)
 80060d2:	bfbc      	itt	lt
 80060d4:	2201      	movlt	r2, #1
 80060d6:	6032      	strlt	r2, [r6, #0]
 80060d8:	ea33 0308 	bics.w	r3, r3, r8
 80060dc:	d112      	bne.n	8006104 <_dtoa_r+0x9c>
 80060de:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80060e0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060e4:	6013      	str	r3, [r2, #0]
 80060e6:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80060ea:	4323      	orrs	r3, r4
 80060ec:	f000 855b 	beq.w	8006ba6 <_dtoa_r+0xb3e>
 80060f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80060f2:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006344 <_dtoa_r+0x2dc>
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 855d 	beq.w	8006bb6 <_dtoa_r+0xb4e>
 80060fc:	f10a 0303 	add.w	r3, sl, #3
 8006100:	f000 bd57 	b.w	8006bb2 <_dtoa_r+0xb4a>
 8006104:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006108:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800610c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006110:	2200      	movs	r2, #0
 8006112:	2300      	movs	r3, #0
 8006114:	f7fa fd10 	bl	8000b38 <__aeabi_dcmpeq>
 8006118:	4607      	mov	r7, r0
 800611a:	b158      	cbz	r0, 8006134 <_dtoa_r+0xcc>
 800611c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800611e:	2301      	movs	r3, #1
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006124:	b113      	cbz	r3, 800612c <_dtoa_r+0xc4>
 8006126:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006128:	4b87      	ldr	r3, [pc, #540]	@ (8006348 <_dtoa_r+0x2e0>)
 800612a:	6013      	str	r3, [r2, #0]
 800612c:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800634c <_dtoa_r+0x2e4>
 8006130:	f000 bd41 	b.w	8006bb6 <_dtoa_r+0xb4e>
 8006134:	ab14      	add	r3, sp, #80	@ 0x50
 8006136:	9301      	str	r3, [sp, #4]
 8006138:	ab15      	add	r3, sp, #84	@ 0x54
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	4648      	mov	r0, r9
 800613e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006142:	f001 f981 	bl	8007448 <__d2b>
 8006146:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800614a:	9003      	str	r0, [sp, #12]
 800614c:	2e00      	cmp	r6, #0
 800614e:	d077      	beq.n	8006240 <_dtoa_r+0x1d8>
 8006150:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006152:	9712      	str	r7, [sp, #72]	@ 0x48
 8006154:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006158:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800615c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006160:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006164:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006168:	4619      	mov	r1, r3
 800616a:	2200      	movs	r2, #0
 800616c:	4b78      	ldr	r3, [pc, #480]	@ (8006350 <_dtoa_r+0x2e8>)
 800616e:	f7fa f8c3 	bl	80002f8 <__aeabi_dsub>
 8006172:	a36b      	add	r3, pc, #428	@ (adr r3, 8006320 <_dtoa_r+0x2b8>)
 8006174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006178:	f7fa fa76 	bl	8000668 <__aeabi_dmul>
 800617c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006328 <_dtoa_r+0x2c0>)
 800617e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006182:	f7fa f8bb 	bl	80002fc <__adddf3>
 8006186:	4604      	mov	r4, r0
 8006188:	4630      	mov	r0, r6
 800618a:	460d      	mov	r5, r1
 800618c:	f7fa fa02 	bl	8000594 <__aeabi_i2d>
 8006190:	a367      	add	r3, pc, #412	@ (adr r3, 8006330 <_dtoa_r+0x2c8>)
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	f7fa fa67 	bl	8000668 <__aeabi_dmul>
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	4620      	mov	r0, r4
 80061a0:	4629      	mov	r1, r5
 80061a2:	f7fa f8ab 	bl	80002fc <__adddf3>
 80061a6:	4604      	mov	r4, r0
 80061a8:	460d      	mov	r5, r1
 80061aa:	f7fa fd0d 	bl	8000bc8 <__aeabi_d2iz>
 80061ae:	2200      	movs	r2, #0
 80061b0:	4607      	mov	r7, r0
 80061b2:	2300      	movs	r3, #0
 80061b4:	4620      	mov	r0, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	f7fa fcc8 	bl	8000b4c <__aeabi_dcmplt>
 80061bc:	b140      	cbz	r0, 80061d0 <_dtoa_r+0x168>
 80061be:	4638      	mov	r0, r7
 80061c0:	f7fa f9e8 	bl	8000594 <__aeabi_i2d>
 80061c4:	4622      	mov	r2, r4
 80061c6:	462b      	mov	r3, r5
 80061c8:	f7fa fcb6 	bl	8000b38 <__aeabi_dcmpeq>
 80061cc:	b900      	cbnz	r0, 80061d0 <_dtoa_r+0x168>
 80061ce:	3f01      	subs	r7, #1
 80061d0:	2f16      	cmp	r7, #22
 80061d2:	d853      	bhi.n	800627c <_dtoa_r+0x214>
 80061d4:	4b5f      	ldr	r3, [pc, #380]	@ (8006354 <_dtoa_r+0x2ec>)
 80061d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061e2:	f7fa fcb3 	bl	8000b4c <__aeabi_dcmplt>
 80061e6:	2800      	cmp	r0, #0
 80061e8:	d04a      	beq.n	8006280 <_dtoa_r+0x218>
 80061ea:	3f01      	subs	r7, #1
 80061ec:	2300      	movs	r3, #0
 80061ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 80061f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80061f2:	1b9b      	subs	r3, r3, r6
 80061f4:	1e5a      	subs	r2, r3, #1
 80061f6:	bf45      	ittet	mi
 80061f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80061fc:	9304      	strmi	r3, [sp, #16]
 80061fe:	2300      	movpl	r3, #0
 8006200:	2300      	movmi	r3, #0
 8006202:	9209      	str	r2, [sp, #36]	@ 0x24
 8006204:	bf54      	ite	pl
 8006206:	9304      	strpl	r3, [sp, #16]
 8006208:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800620a:	2f00      	cmp	r7, #0
 800620c:	db3a      	blt.n	8006284 <_dtoa_r+0x21c>
 800620e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006210:	970e      	str	r7, [sp, #56]	@ 0x38
 8006212:	443b      	add	r3, r7
 8006214:	9309      	str	r3, [sp, #36]	@ 0x24
 8006216:	2300      	movs	r3, #0
 8006218:	930a      	str	r3, [sp, #40]	@ 0x28
 800621a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800621c:	2b09      	cmp	r3, #9
 800621e:	d864      	bhi.n	80062ea <_dtoa_r+0x282>
 8006220:	2b05      	cmp	r3, #5
 8006222:	bfc4      	itt	gt
 8006224:	3b04      	subgt	r3, #4
 8006226:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006228:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800622a:	f1a3 0302 	sub.w	r3, r3, #2
 800622e:	bfcc      	ite	gt
 8006230:	2400      	movgt	r4, #0
 8006232:	2401      	movle	r4, #1
 8006234:	2b03      	cmp	r3, #3
 8006236:	d864      	bhi.n	8006302 <_dtoa_r+0x29a>
 8006238:	e8df f003 	tbb	[pc, r3]
 800623c:	2c385553 	.word	0x2c385553
 8006240:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006244:	441e      	add	r6, r3
 8006246:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800624a:	2b20      	cmp	r3, #32
 800624c:	bfc1      	itttt	gt
 800624e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006252:	fa08 f803 	lslgt.w	r8, r8, r3
 8006256:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800625a:	fa24 f303 	lsrgt.w	r3, r4, r3
 800625e:	bfd6      	itet	le
 8006260:	f1c3 0320 	rsble	r3, r3, #32
 8006264:	ea48 0003 	orrgt.w	r0, r8, r3
 8006268:	fa04 f003 	lslle.w	r0, r4, r3
 800626c:	f7fa f982 	bl	8000574 <__aeabi_ui2d>
 8006270:	2201      	movs	r2, #1
 8006272:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006276:	3e01      	subs	r6, #1
 8006278:	9212      	str	r2, [sp, #72]	@ 0x48
 800627a:	e775      	b.n	8006168 <_dtoa_r+0x100>
 800627c:	2301      	movs	r3, #1
 800627e:	e7b6      	b.n	80061ee <_dtoa_r+0x186>
 8006280:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006282:	e7b5      	b.n	80061f0 <_dtoa_r+0x188>
 8006284:	9b04      	ldr	r3, [sp, #16]
 8006286:	1bdb      	subs	r3, r3, r7
 8006288:	9304      	str	r3, [sp, #16]
 800628a:	427b      	negs	r3, r7
 800628c:	930a      	str	r3, [sp, #40]	@ 0x28
 800628e:	2300      	movs	r3, #0
 8006290:	930e      	str	r3, [sp, #56]	@ 0x38
 8006292:	e7c2      	b.n	800621a <_dtoa_r+0x1b2>
 8006294:	2301      	movs	r3, #1
 8006296:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006298:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800629a:	eb07 0b03 	add.w	fp, r7, r3
 800629e:	f10b 0301 	add.w	r3, fp, #1
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	9308      	str	r3, [sp, #32]
 80062a6:	bfb8      	it	lt
 80062a8:	2301      	movlt	r3, #1
 80062aa:	e006      	b.n	80062ba <_dtoa_r+0x252>
 80062ac:	2301      	movs	r3, #1
 80062ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	dd28      	ble.n	8006308 <_dtoa_r+0x2a0>
 80062b6:	469b      	mov	fp, r3
 80062b8:	9308      	str	r3, [sp, #32]
 80062ba:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80062be:	2100      	movs	r1, #0
 80062c0:	2204      	movs	r2, #4
 80062c2:	f102 0514 	add.w	r5, r2, #20
 80062c6:	429d      	cmp	r5, r3
 80062c8:	d926      	bls.n	8006318 <_dtoa_r+0x2b0>
 80062ca:	6041      	str	r1, [r0, #4]
 80062cc:	4648      	mov	r0, r9
 80062ce:	f000 fd9b 	bl	8006e08 <_Balloc>
 80062d2:	4682      	mov	sl, r0
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d141      	bne.n	800635c <_dtoa_r+0x2f4>
 80062d8:	4b1f      	ldr	r3, [pc, #124]	@ (8006358 <_dtoa_r+0x2f0>)
 80062da:	4602      	mov	r2, r0
 80062dc:	f240 11af 	movw	r1, #431	@ 0x1af
 80062e0:	e6d6      	b.n	8006090 <_dtoa_r+0x28>
 80062e2:	2300      	movs	r3, #0
 80062e4:	e7e3      	b.n	80062ae <_dtoa_r+0x246>
 80062e6:	2300      	movs	r3, #0
 80062e8:	e7d5      	b.n	8006296 <_dtoa_r+0x22e>
 80062ea:	2401      	movs	r4, #1
 80062ec:	2300      	movs	r3, #0
 80062ee:	9320      	str	r3, [sp, #128]	@ 0x80
 80062f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80062f2:	f04f 3bff 	mov.w	fp, #4294967295
 80062f6:	2200      	movs	r2, #0
 80062f8:	f8cd b020 	str.w	fp, [sp, #32]
 80062fc:	2312      	movs	r3, #18
 80062fe:	9221      	str	r2, [sp, #132]	@ 0x84
 8006300:	e7db      	b.n	80062ba <_dtoa_r+0x252>
 8006302:	2301      	movs	r3, #1
 8006304:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006306:	e7f4      	b.n	80062f2 <_dtoa_r+0x28a>
 8006308:	f04f 0b01 	mov.w	fp, #1
 800630c:	f8cd b020 	str.w	fp, [sp, #32]
 8006310:	465b      	mov	r3, fp
 8006312:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006316:	e7d0      	b.n	80062ba <_dtoa_r+0x252>
 8006318:	3101      	adds	r1, #1
 800631a:	0052      	lsls	r2, r2, #1
 800631c:	e7d1      	b.n	80062c2 <_dtoa_r+0x25a>
 800631e:	bf00      	nop
 8006320:	636f4361 	.word	0x636f4361
 8006324:	3fd287a7 	.word	0x3fd287a7
 8006328:	8b60c8b3 	.word	0x8b60c8b3
 800632c:	3fc68a28 	.word	0x3fc68a28
 8006330:	509f79fb 	.word	0x509f79fb
 8006334:	3fd34413 	.word	0x3fd34413
 8006338:	08009245 	.word	0x08009245
 800633c:	0800925c 	.word	0x0800925c
 8006340:	7ff00000 	.word	0x7ff00000
 8006344:	08009241 	.word	0x08009241
 8006348:	08009215 	.word	0x08009215
 800634c:	08009214 	.word	0x08009214
 8006350:	3ff80000 	.word	0x3ff80000
 8006354:	080093b0 	.word	0x080093b0
 8006358:	080092b4 	.word	0x080092b4
 800635c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006360:	6018      	str	r0, [r3, #0]
 8006362:	9b08      	ldr	r3, [sp, #32]
 8006364:	2b0e      	cmp	r3, #14
 8006366:	f200 80a1 	bhi.w	80064ac <_dtoa_r+0x444>
 800636a:	2c00      	cmp	r4, #0
 800636c:	f000 809e 	beq.w	80064ac <_dtoa_r+0x444>
 8006370:	2f00      	cmp	r7, #0
 8006372:	dd33      	ble.n	80063dc <_dtoa_r+0x374>
 8006374:	4b9c      	ldr	r3, [pc, #624]	@ (80065e8 <_dtoa_r+0x580>)
 8006376:	f007 020f 	and.w	r2, r7, #15
 800637a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800637e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006382:	05f8      	lsls	r0, r7, #23
 8006384:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006388:	ea4f 1427 	mov.w	r4, r7, asr #4
 800638c:	d516      	bpl.n	80063bc <_dtoa_r+0x354>
 800638e:	4b97      	ldr	r3, [pc, #604]	@ (80065ec <_dtoa_r+0x584>)
 8006390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006394:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006398:	f7fa fa90 	bl	80008bc <__aeabi_ddiv>
 800639c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063a0:	f004 040f 	and.w	r4, r4, #15
 80063a4:	2603      	movs	r6, #3
 80063a6:	4d91      	ldr	r5, [pc, #580]	@ (80065ec <_dtoa_r+0x584>)
 80063a8:	b954      	cbnz	r4, 80063c0 <_dtoa_r+0x358>
 80063aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80063ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063b2:	f7fa fa83 	bl	80008bc <__aeabi_ddiv>
 80063b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063ba:	e028      	b.n	800640e <_dtoa_r+0x3a6>
 80063bc:	2602      	movs	r6, #2
 80063be:	e7f2      	b.n	80063a6 <_dtoa_r+0x33e>
 80063c0:	07e1      	lsls	r1, r4, #31
 80063c2:	d508      	bpl.n	80063d6 <_dtoa_r+0x36e>
 80063c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063cc:	f7fa f94c 	bl	8000668 <__aeabi_dmul>
 80063d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063d4:	3601      	adds	r6, #1
 80063d6:	1064      	asrs	r4, r4, #1
 80063d8:	3508      	adds	r5, #8
 80063da:	e7e5      	b.n	80063a8 <_dtoa_r+0x340>
 80063dc:	f000 80af 	beq.w	800653e <_dtoa_r+0x4d6>
 80063e0:	427c      	negs	r4, r7
 80063e2:	4b81      	ldr	r3, [pc, #516]	@ (80065e8 <_dtoa_r+0x580>)
 80063e4:	4d81      	ldr	r5, [pc, #516]	@ (80065ec <_dtoa_r+0x584>)
 80063e6:	f004 020f 	and.w	r2, r4, #15
 80063ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063f6:	f7fa f937 	bl	8000668 <__aeabi_dmul>
 80063fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063fe:	1124      	asrs	r4, r4, #4
 8006400:	2300      	movs	r3, #0
 8006402:	2602      	movs	r6, #2
 8006404:	2c00      	cmp	r4, #0
 8006406:	f040 808f 	bne.w	8006528 <_dtoa_r+0x4c0>
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1d3      	bne.n	80063b6 <_dtoa_r+0x34e>
 800640e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006410:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	f000 8094 	beq.w	8006542 <_dtoa_r+0x4da>
 800641a:	4b75      	ldr	r3, [pc, #468]	@ (80065f0 <_dtoa_r+0x588>)
 800641c:	2200      	movs	r2, #0
 800641e:	4620      	mov	r0, r4
 8006420:	4629      	mov	r1, r5
 8006422:	f7fa fb93 	bl	8000b4c <__aeabi_dcmplt>
 8006426:	2800      	cmp	r0, #0
 8006428:	f000 808b 	beq.w	8006542 <_dtoa_r+0x4da>
 800642c:	9b08      	ldr	r3, [sp, #32]
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 8087 	beq.w	8006542 <_dtoa_r+0x4da>
 8006434:	f1bb 0f00 	cmp.w	fp, #0
 8006438:	dd34      	ble.n	80064a4 <_dtoa_r+0x43c>
 800643a:	4620      	mov	r0, r4
 800643c:	4b6d      	ldr	r3, [pc, #436]	@ (80065f4 <_dtoa_r+0x58c>)
 800643e:	2200      	movs	r2, #0
 8006440:	4629      	mov	r1, r5
 8006442:	f7fa f911 	bl	8000668 <__aeabi_dmul>
 8006446:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800644a:	f107 38ff 	add.w	r8, r7, #4294967295
 800644e:	3601      	adds	r6, #1
 8006450:	465c      	mov	r4, fp
 8006452:	4630      	mov	r0, r6
 8006454:	f7fa f89e 	bl	8000594 <__aeabi_i2d>
 8006458:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800645c:	f7fa f904 	bl	8000668 <__aeabi_dmul>
 8006460:	4b65      	ldr	r3, [pc, #404]	@ (80065f8 <_dtoa_r+0x590>)
 8006462:	2200      	movs	r2, #0
 8006464:	f7f9 ff4a 	bl	80002fc <__adddf3>
 8006468:	4605      	mov	r5, r0
 800646a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800646e:	2c00      	cmp	r4, #0
 8006470:	d16a      	bne.n	8006548 <_dtoa_r+0x4e0>
 8006472:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006476:	4b61      	ldr	r3, [pc, #388]	@ (80065fc <_dtoa_r+0x594>)
 8006478:	2200      	movs	r2, #0
 800647a:	f7f9 ff3d 	bl	80002f8 <__aeabi_dsub>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006486:	462a      	mov	r2, r5
 8006488:	4633      	mov	r3, r6
 800648a:	f7fa fb7d 	bl	8000b88 <__aeabi_dcmpgt>
 800648e:	2800      	cmp	r0, #0
 8006490:	f040 8298 	bne.w	80069c4 <_dtoa_r+0x95c>
 8006494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006498:	462a      	mov	r2, r5
 800649a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800649e:	f7fa fb55 	bl	8000b4c <__aeabi_dcmplt>
 80064a2:	bb38      	cbnz	r0, 80064f4 <_dtoa_r+0x48c>
 80064a4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80064a8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80064ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f2c0 8157 	blt.w	8006762 <_dtoa_r+0x6fa>
 80064b4:	2f0e      	cmp	r7, #14
 80064b6:	f300 8154 	bgt.w	8006762 <_dtoa_r+0x6fa>
 80064ba:	4b4b      	ldr	r3, [pc, #300]	@ (80065e8 <_dtoa_r+0x580>)
 80064bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f280 80e5 	bge.w	800669a <_dtoa_r+0x632>
 80064d0:	9b08      	ldr	r3, [sp, #32]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f300 80e1 	bgt.w	800669a <_dtoa_r+0x632>
 80064d8:	d10c      	bne.n	80064f4 <_dtoa_r+0x48c>
 80064da:	4b48      	ldr	r3, [pc, #288]	@ (80065fc <_dtoa_r+0x594>)
 80064dc:	2200      	movs	r2, #0
 80064de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064e2:	f7fa f8c1 	bl	8000668 <__aeabi_dmul>
 80064e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064ea:	f7fa fb43 	bl	8000b74 <__aeabi_dcmpge>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	f000 8266 	beq.w	80069c0 <_dtoa_r+0x958>
 80064f4:	2400      	movs	r4, #0
 80064f6:	4625      	mov	r5, r4
 80064f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064fa:	4656      	mov	r6, sl
 80064fc:	ea6f 0803 	mvn.w	r8, r3
 8006500:	2700      	movs	r7, #0
 8006502:	4621      	mov	r1, r4
 8006504:	4648      	mov	r0, r9
 8006506:	f000 fcbf 	bl	8006e88 <_Bfree>
 800650a:	2d00      	cmp	r5, #0
 800650c:	f000 80bd 	beq.w	800668a <_dtoa_r+0x622>
 8006510:	b12f      	cbz	r7, 800651e <_dtoa_r+0x4b6>
 8006512:	42af      	cmp	r7, r5
 8006514:	d003      	beq.n	800651e <_dtoa_r+0x4b6>
 8006516:	4639      	mov	r1, r7
 8006518:	4648      	mov	r0, r9
 800651a:	f000 fcb5 	bl	8006e88 <_Bfree>
 800651e:	4629      	mov	r1, r5
 8006520:	4648      	mov	r0, r9
 8006522:	f000 fcb1 	bl	8006e88 <_Bfree>
 8006526:	e0b0      	b.n	800668a <_dtoa_r+0x622>
 8006528:	07e2      	lsls	r2, r4, #31
 800652a:	d505      	bpl.n	8006538 <_dtoa_r+0x4d0>
 800652c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006530:	f7fa f89a 	bl	8000668 <__aeabi_dmul>
 8006534:	3601      	adds	r6, #1
 8006536:	2301      	movs	r3, #1
 8006538:	1064      	asrs	r4, r4, #1
 800653a:	3508      	adds	r5, #8
 800653c:	e762      	b.n	8006404 <_dtoa_r+0x39c>
 800653e:	2602      	movs	r6, #2
 8006540:	e765      	b.n	800640e <_dtoa_r+0x3a6>
 8006542:	9c08      	ldr	r4, [sp, #32]
 8006544:	46b8      	mov	r8, r7
 8006546:	e784      	b.n	8006452 <_dtoa_r+0x3ea>
 8006548:	4b27      	ldr	r3, [pc, #156]	@ (80065e8 <_dtoa_r+0x580>)
 800654a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800654c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006550:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006554:	4454      	add	r4, sl
 8006556:	2900      	cmp	r1, #0
 8006558:	d054      	beq.n	8006604 <_dtoa_r+0x59c>
 800655a:	4929      	ldr	r1, [pc, #164]	@ (8006600 <_dtoa_r+0x598>)
 800655c:	2000      	movs	r0, #0
 800655e:	f7fa f9ad 	bl	80008bc <__aeabi_ddiv>
 8006562:	4633      	mov	r3, r6
 8006564:	462a      	mov	r2, r5
 8006566:	f7f9 fec7 	bl	80002f8 <__aeabi_dsub>
 800656a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800656e:	4656      	mov	r6, sl
 8006570:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006574:	f7fa fb28 	bl	8000bc8 <__aeabi_d2iz>
 8006578:	4605      	mov	r5, r0
 800657a:	f7fa f80b 	bl	8000594 <__aeabi_i2d>
 800657e:	4602      	mov	r2, r0
 8006580:	460b      	mov	r3, r1
 8006582:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006586:	f7f9 feb7 	bl	80002f8 <__aeabi_dsub>
 800658a:	3530      	adds	r5, #48	@ 0x30
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
 8006590:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006594:	f806 5b01 	strb.w	r5, [r6], #1
 8006598:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800659c:	f7fa fad6 	bl	8000b4c <__aeabi_dcmplt>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d172      	bne.n	800668a <_dtoa_r+0x622>
 80065a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065a8:	4911      	ldr	r1, [pc, #68]	@ (80065f0 <_dtoa_r+0x588>)
 80065aa:	2000      	movs	r0, #0
 80065ac:	f7f9 fea4 	bl	80002f8 <__aeabi_dsub>
 80065b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065b4:	f7fa faca 	bl	8000b4c <__aeabi_dcmplt>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	f040 80b4 	bne.w	8006726 <_dtoa_r+0x6be>
 80065be:	42a6      	cmp	r6, r4
 80065c0:	f43f af70 	beq.w	80064a4 <_dtoa_r+0x43c>
 80065c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80065c8:	4b0a      	ldr	r3, [pc, #40]	@ (80065f4 <_dtoa_r+0x58c>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	f7fa f84c 	bl	8000668 <__aeabi_dmul>
 80065d0:	4b08      	ldr	r3, [pc, #32]	@ (80065f4 <_dtoa_r+0x58c>)
 80065d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065d6:	2200      	movs	r2, #0
 80065d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065dc:	f7fa f844 	bl	8000668 <__aeabi_dmul>
 80065e0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80065e4:	e7c4      	b.n	8006570 <_dtoa_r+0x508>
 80065e6:	bf00      	nop
 80065e8:	080093b0 	.word	0x080093b0
 80065ec:	08009388 	.word	0x08009388
 80065f0:	3ff00000 	.word	0x3ff00000
 80065f4:	40240000 	.word	0x40240000
 80065f8:	401c0000 	.word	0x401c0000
 80065fc:	40140000 	.word	0x40140000
 8006600:	3fe00000 	.word	0x3fe00000
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	f7fa f82e 	bl	8000668 <__aeabi_dmul>
 800660c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006610:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006612:	4656      	mov	r6, sl
 8006614:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006618:	f7fa fad6 	bl	8000bc8 <__aeabi_d2iz>
 800661c:	4605      	mov	r5, r0
 800661e:	f7f9 ffb9 	bl	8000594 <__aeabi_i2d>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800662a:	f7f9 fe65 	bl	80002f8 <__aeabi_dsub>
 800662e:	3530      	adds	r5, #48	@ 0x30
 8006630:	f806 5b01 	strb.w	r5, [r6], #1
 8006634:	4602      	mov	r2, r0
 8006636:	460b      	mov	r3, r1
 8006638:	42a6      	cmp	r6, r4
 800663a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800663e:	f04f 0200 	mov.w	r2, #0
 8006642:	d124      	bne.n	800668e <_dtoa_r+0x626>
 8006644:	4baf      	ldr	r3, [pc, #700]	@ (8006904 <_dtoa_r+0x89c>)
 8006646:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800664a:	f7f9 fe57 	bl	80002fc <__adddf3>
 800664e:	4602      	mov	r2, r0
 8006650:	460b      	mov	r3, r1
 8006652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006656:	f7fa fa97 	bl	8000b88 <__aeabi_dcmpgt>
 800665a:	2800      	cmp	r0, #0
 800665c:	d163      	bne.n	8006726 <_dtoa_r+0x6be>
 800665e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006662:	49a8      	ldr	r1, [pc, #672]	@ (8006904 <_dtoa_r+0x89c>)
 8006664:	2000      	movs	r0, #0
 8006666:	f7f9 fe47 	bl	80002f8 <__aeabi_dsub>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006672:	f7fa fa6b 	bl	8000b4c <__aeabi_dcmplt>
 8006676:	2800      	cmp	r0, #0
 8006678:	f43f af14 	beq.w	80064a4 <_dtoa_r+0x43c>
 800667c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800667e:	1e73      	subs	r3, r6, #1
 8006680:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006682:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006686:	2b30      	cmp	r3, #48	@ 0x30
 8006688:	d0f8      	beq.n	800667c <_dtoa_r+0x614>
 800668a:	4647      	mov	r7, r8
 800668c:	e03b      	b.n	8006706 <_dtoa_r+0x69e>
 800668e:	4b9e      	ldr	r3, [pc, #632]	@ (8006908 <_dtoa_r+0x8a0>)
 8006690:	f7f9 ffea 	bl	8000668 <__aeabi_dmul>
 8006694:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006698:	e7bc      	b.n	8006614 <_dtoa_r+0x5ac>
 800669a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800669e:	4656      	mov	r6, sl
 80066a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066a4:	4620      	mov	r0, r4
 80066a6:	4629      	mov	r1, r5
 80066a8:	f7fa f908 	bl	80008bc <__aeabi_ddiv>
 80066ac:	f7fa fa8c 	bl	8000bc8 <__aeabi_d2iz>
 80066b0:	4680      	mov	r8, r0
 80066b2:	f7f9 ff6f 	bl	8000594 <__aeabi_i2d>
 80066b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ba:	f7f9 ffd5 	bl	8000668 <__aeabi_dmul>
 80066be:	4602      	mov	r2, r0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4620      	mov	r0, r4
 80066c4:	4629      	mov	r1, r5
 80066c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80066ca:	f7f9 fe15 	bl	80002f8 <__aeabi_dsub>
 80066ce:	f806 4b01 	strb.w	r4, [r6], #1
 80066d2:	9d08      	ldr	r5, [sp, #32]
 80066d4:	eba6 040a 	sub.w	r4, r6, sl
 80066d8:	42a5      	cmp	r5, r4
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	d133      	bne.n	8006748 <_dtoa_r+0x6e0>
 80066e0:	f7f9 fe0c 	bl	80002fc <__adddf3>
 80066e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066e8:	4604      	mov	r4, r0
 80066ea:	460d      	mov	r5, r1
 80066ec:	f7fa fa4c 	bl	8000b88 <__aeabi_dcmpgt>
 80066f0:	b9c0      	cbnz	r0, 8006724 <_dtoa_r+0x6bc>
 80066f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f6:	4620      	mov	r0, r4
 80066f8:	4629      	mov	r1, r5
 80066fa:	f7fa fa1d 	bl	8000b38 <__aeabi_dcmpeq>
 80066fe:	b110      	cbz	r0, 8006706 <_dtoa_r+0x69e>
 8006700:	f018 0f01 	tst.w	r8, #1
 8006704:	d10e      	bne.n	8006724 <_dtoa_r+0x6bc>
 8006706:	9903      	ldr	r1, [sp, #12]
 8006708:	4648      	mov	r0, r9
 800670a:	f000 fbbd 	bl	8006e88 <_Bfree>
 800670e:	2300      	movs	r3, #0
 8006710:	7033      	strb	r3, [r6, #0]
 8006712:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006714:	3701      	adds	r7, #1
 8006716:	601f      	str	r7, [r3, #0]
 8006718:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 824b 	beq.w	8006bb6 <_dtoa_r+0xb4e>
 8006720:	601e      	str	r6, [r3, #0]
 8006722:	e248      	b.n	8006bb6 <_dtoa_r+0xb4e>
 8006724:	46b8      	mov	r8, r7
 8006726:	4633      	mov	r3, r6
 8006728:	461e      	mov	r6, r3
 800672a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800672e:	2a39      	cmp	r2, #57	@ 0x39
 8006730:	d106      	bne.n	8006740 <_dtoa_r+0x6d8>
 8006732:	459a      	cmp	sl, r3
 8006734:	d1f8      	bne.n	8006728 <_dtoa_r+0x6c0>
 8006736:	2230      	movs	r2, #48	@ 0x30
 8006738:	f108 0801 	add.w	r8, r8, #1
 800673c:	f88a 2000 	strb.w	r2, [sl]
 8006740:	781a      	ldrb	r2, [r3, #0]
 8006742:	3201      	adds	r2, #1
 8006744:	701a      	strb	r2, [r3, #0]
 8006746:	e7a0      	b.n	800668a <_dtoa_r+0x622>
 8006748:	4b6f      	ldr	r3, [pc, #444]	@ (8006908 <_dtoa_r+0x8a0>)
 800674a:	2200      	movs	r2, #0
 800674c:	f7f9 ff8c 	bl	8000668 <__aeabi_dmul>
 8006750:	2200      	movs	r2, #0
 8006752:	2300      	movs	r3, #0
 8006754:	4604      	mov	r4, r0
 8006756:	460d      	mov	r5, r1
 8006758:	f7fa f9ee 	bl	8000b38 <__aeabi_dcmpeq>
 800675c:	2800      	cmp	r0, #0
 800675e:	d09f      	beq.n	80066a0 <_dtoa_r+0x638>
 8006760:	e7d1      	b.n	8006706 <_dtoa_r+0x69e>
 8006762:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006764:	2a00      	cmp	r2, #0
 8006766:	f000 80ea 	beq.w	800693e <_dtoa_r+0x8d6>
 800676a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800676c:	2a01      	cmp	r2, #1
 800676e:	f300 80cd 	bgt.w	800690c <_dtoa_r+0x8a4>
 8006772:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006774:	2a00      	cmp	r2, #0
 8006776:	f000 80c1 	beq.w	80068fc <_dtoa_r+0x894>
 800677a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800677e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006780:	9e04      	ldr	r6, [sp, #16]
 8006782:	9a04      	ldr	r2, [sp, #16]
 8006784:	441a      	add	r2, r3
 8006786:	9204      	str	r2, [sp, #16]
 8006788:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800678a:	2101      	movs	r1, #1
 800678c:	441a      	add	r2, r3
 800678e:	4648      	mov	r0, r9
 8006790:	9209      	str	r2, [sp, #36]	@ 0x24
 8006792:	f000 fc2d 	bl	8006ff0 <__i2b>
 8006796:	4605      	mov	r5, r0
 8006798:	b166      	cbz	r6, 80067b4 <_dtoa_r+0x74c>
 800679a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800679c:	2b00      	cmp	r3, #0
 800679e:	dd09      	ble.n	80067b4 <_dtoa_r+0x74c>
 80067a0:	42b3      	cmp	r3, r6
 80067a2:	9a04      	ldr	r2, [sp, #16]
 80067a4:	bfa8      	it	ge
 80067a6:	4633      	movge	r3, r6
 80067a8:	1ad2      	subs	r2, r2, r3
 80067aa:	9204      	str	r2, [sp, #16]
 80067ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067ae:	1af6      	subs	r6, r6, r3
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067b6:	b30b      	cbz	r3, 80067fc <_dtoa_r+0x794>
 80067b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 80c6 	beq.w	800694c <_dtoa_r+0x8e4>
 80067c0:	2c00      	cmp	r4, #0
 80067c2:	f000 80c0 	beq.w	8006946 <_dtoa_r+0x8de>
 80067c6:	4629      	mov	r1, r5
 80067c8:	4622      	mov	r2, r4
 80067ca:	4648      	mov	r0, r9
 80067cc:	f000 fcc8 	bl	8007160 <__pow5mult>
 80067d0:	9a03      	ldr	r2, [sp, #12]
 80067d2:	4601      	mov	r1, r0
 80067d4:	4605      	mov	r5, r0
 80067d6:	4648      	mov	r0, r9
 80067d8:	f000 fc20 	bl	800701c <__multiply>
 80067dc:	9903      	ldr	r1, [sp, #12]
 80067de:	4680      	mov	r8, r0
 80067e0:	4648      	mov	r0, r9
 80067e2:	f000 fb51 	bl	8006e88 <_Bfree>
 80067e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067e8:	1b1b      	subs	r3, r3, r4
 80067ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80067ec:	f000 80b1 	beq.w	8006952 <_dtoa_r+0x8ea>
 80067f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067f2:	4641      	mov	r1, r8
 80067f4:	4648      	mov	r0, r9
 80067f6:	f000 fcb3 	bl	8007160 <__pow5mult>
 80067fa:	9003      	str	r0, [sp, #12]
 80067fc:	2101      	movs	r1, #1
 80067fe:	4648      	mov	r0, r9
 8006800:	f000 fbf6 	bl	8006ff0 <__i2b>
 8006804:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006806:	4604      	mov	r4, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 81d8 	beq.w	8006bbe <_dtoa_r+0xb56>
 800680e:	461a      	mov	r2, r3
 8006810:	4601      	mov	r1, r0
 8006812:	4648      	mov	r0, r9
 8006814:	f000 fca4 	bl	8007160 <__pow5mult>
 8006818:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800681a:	2b01      	cmp	r3, #1
 800681c:	4604      	mov	r4, r0
 800681e:	f300 809f 	bgt.w	8006960 <_dtoa_r+0x8f8>
 8006822:	9b06      	ldr	r3, [sp, #24]
 8006824:	2b00      	cmp	r3, #0
 8006826:	f040 8097 	bne.w	8006958 <_dtoa_r+0x8f0>
 800682a:	9b07      	ldr	r3, [sp, #28]
 800682c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006830:	2b00      	cmp	r3, #0
 8006832:	f040 8093 	bne.w	800695c <_dtoa_r+0x8f4>
 8006836:	9b07      	ldr	r3, [sp, #28]
 8006838:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800683c:	0d1b      	lsrs	r3, r3, #20
 800683e:	051b      	lsls	r3, r3, #20
 8006840:	b133      	cbz	r3, 8006850 <_dtoa_r+0x7e8>
 8006842:	9b04      	ldr	r3, [sp, #16]
 8006844:	3301      	adds	r3, #1
 8006846:	9304      	str	r3, [sp, #16]
 8006848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800684a:	3301      	adds	r3, #1
 800684c:	9309      	str	r3, [sp, #36]	@ 0x24
 800684e:	2301      	movs	r3, #1
 8006850:	930a      	str	r3, [sp, #40]	@ 0x28
 8006852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 81b8 	beq.w	8006bca <_dtoa_r+0xb62>
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006860:	6918      	ldr	r0, [r3, #16]
 8006862:	f000 fb79 	bl	8006f58 <__hi0bits>
 8006866:	f1c0 0020 	rsb	r0, r0, #32
 800686a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800686c:	4418      	add	r0, r3
 800686e:	f010 001f 	ands.w	r0, r0, #31
 8006872:	f000 8082 	beq.w	800697a <_dtoa_r+0x912>
 8006876:	f1c0 0320 	rsb	r3, r0, #32
 800687a:	2b04      	cmp	r3, #4
 800687c:	dd73      	ble.n	8006966 <_dtoa_r+0x8fe>
 800687e:	9b04      	ldr	r3, [sp, #16]
 8006880:	f1c0 001c 	rsb	r0, r0, #28
 8006884:	4403      	add	r3, r0
 8006886:	9304      	str	r3, [sp, #16]
 8006888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688a:	4403      	add	r3, r0
 800688c:	4406      	add	r6, r0
 800688e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006890:	9b04      	ldr	r3, [sp, #16]
 8006892:	2b00      	cmp	r3, #0
 8006894:	dd05      	ble.n	80068a2 <_dtoa_r+0x83a>
 8006896:	9903      	ldr	r1, [sp, #12]
 8006898:	461a      	mov	r2, r3
 800689a:	4648      	mov	r0, r9
 800689c:	f000 fcba 	bl	8007214 <__lshift>
 80068a0:	9003      	str	r0, [sp, #12]
 80068a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	dd05      	ble.n	80068b4 <_dtoa_r+0x84c>
 80068a8:	4621      	mov	r1, r4
 80068aa:	461a      	mov	r2, r3
 80068ac:	4648      	mov	r0, r9
 80068ae:	f000 fcb1 	bl	8007214 <__lshift>
 80068b2:	4604      	mov	r4, r0
 80068b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d061      	beq.n	800697e <_dtoa_r+0x916>
 80068ba:	9803      	ldr	r0, [sp, #12]
 80068bc:	4621      	mov	r1, r4
 80068be:	f000 fd15 	bl	80072ec <__mcmp>
 80068c2:	2800      	cmp	r0, #0
 80068c4:	da5b      	bge.n	800697e <_dtoa_r+0x916>
 80068c6:	2300      	movs	r3, #0
 80068c8:	9903      	ldr	r1, [sp, #12]
 80068ca:	220a      	movs	r2, #10
 80068cc:	4648      	mov	r0, r9
 80068ce:	f000 fafd 	bl	8006ecc <__multadd>
 80068d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068d4:	9003      	str	r0, [sp, #12]
 80068d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f000 8177 	beq.w	8006bce <_dtoa_r+0xb66>
 80068e0:	4629      	mov	r1, r5
 80068e2:	2300      	movs	r3, #0
 80068e4:	220a      	movs	r2, #10
 80068e6:	4648      	mov	r0, r9
 80068e8:	f000 faf0 	bl	8006ecc <__multadd>
 80068ec:	f1bb 0f00 	cmp.w	fp, #0
 80068f0:	4605      	mov	r5, r0
 80068f2:	dc6f      	bgt.n	80069d4 <_dtoa_r+0x96c>
 80068f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	dc49      	bgt.n	800698e <_dtoa_r+0x926>
 80068fa:	e06b      	b.n	80069d4 <_dtoa_r+0x96c>
 80068fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006902:	e73c      	b.n	800677e <_dtoa_r+0x716>
 8006904:	3fe00000 	.word	0x3fe00000
 8006908:	40240000 	.word	0x40240000
 800690c:	9b08      	ldr	r3, [sp, #32]
 800690e:	1e5c      	subs	r4, r3, #1
 8006910:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006912:	42a3      	cmp	r3, r4
 8006914:	db09      	blt.n	800692a <_dtoa_r+0x8c2>
 8006916:	1b1c      	subs	r4, r3, r4
 8006918:	9b08      	ldr	r3, [sp, #32]
 800691a:	2b00      	cmp	r3, #0
 800691c:	f6bf af30 	bge.w	8006780 <_dtoa_r+0x718>
 8006920:	9b04      	ldr	r3, [sp, #16]
 8006922:	9a08      	ldr	r2, [sp, #32]
 8006924:	1a9e      	subs	r6, r3, r2
 8006926:	2300      	movs	r3, #0
 8006928:	e72b      	b.n	8006782 <_dtoa_r+0x71a>
 800692a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800692c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800692e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006930:	1ae3      	subs	r3, r4, r3
 8006932:	441a      	add	r2, r3
 8006934:	9e04      	ldr	r6, [sp, #16]
 8006936:	9b08      	ldr	r3, [sp, #32]
 8006938:	920e      	str	r2, [sp, #56]	@ 0x38
 800693a:	2400      	movs	r4, #0
 800693c:	e721      	b.n	8006782 <_dtoa_r+0x71a>
 800693e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006940:	9e04      	ldr	r6, [sp, #16]
 8006942:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006944:	e728      	b.n	8006798 <_dtoa_r+0x730>
 8006946:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800694a:	e751      	b.n	80067f0 <_dtoa_r+0x788>
 800694c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800694e:	9903      	ldr	r1, [sp, #12]
 8006950:	e750      	b.n	80067f4 <_dtoa_r+0x78c>
 8006952:	f8cd 800c 	str.w	r8, [sp, #12]
 8006956:	e751      	b.n	80067fc <_dtoa_r+0x794>
 8006958:	2300      	movs	r3, #0
 800695a:	e779      	b.n	8006850 <_dtoa_r+0x7e8>
 800695c:	9b06      	ldr	r3, [sp, #24]
 800695e:	e777      	b.n	8006850 <_dtoa_r+0x7e8>
 8006960:	2300      	movs	r3, #0
 8006962:	930a      	str	r3, [sp, #40]	@ 0x28
 8006964:	e779      	b.n	800685a <_dtoa_r+0x7f2>
 8006966:	d093      	beq.n	8006890 <_dtoa_r+0x828>
 8006968:	9a04      	ldr	r2, [sp, #16]
 800696a:	331c      	adds	r3, #28
 800696c:	441a      	add	r2, r3
 800696e:	9204      	str	r2, [sp, #16]
 8006970:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006972:	441a      	add	r2, r3
 8006974:	441e      	add	r6, r3
 8006976:	9209      	str	r2, [sp, #36]	@ 0x24
 8006978:	e78a      	b.n	8006890 <_dtoa_r+0x828>
 800697a:	4603      	mov	r3, r0
 800697c:	e7f4      	b.n	8006968 <_dtoa_r+0x900>
 800697e:	9b08      	ldr	r3, [sp, #32]
 8006980:	2b00      	cmp	r3, #0
 8006982:	46b8      	mov	r8, r7
 8006984:	dc20      	bgt.n	80069c8 <_dtoa_r+0x960>
 8006986:	469b      	mov	fp, r3
 8006988:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800698a:	2b02      	cmp	r3, #2
 800698c:	dd1e      	ble.n	80069cc <_dtoa_r+0x964>
 800698e:	f1bb 0f00 	cmp.w	fp, #0
 8006992:	f47f adb1 	bne.w	80064f8 <_dtoa_r+0x490>
 8006996:	4621      	mov	r1, r4
 8006998:	465b      	mov	r3, fp
 800699a:	2205      	movs	r2, #5
 800699c:	4648      	mov	r0, r9
 800699e:	f000 fa95 	bl	8006ecc <__multadd>
 80069a2:	4601      	mov	r1, r0
 80069a4:	4604      	mov	r4, r0
 80069a6:	9803      	ldr	r0, [sp, #12]
 80069a8:	f000 fca0 	bl	80072ec <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	f77f ada3 	ble.w	80064f8 <_dtoa_r+0x490>
 80069b2:	4656      	mov	r6, sl
 80069b4:	2331      	movs	r3, #49	@ 0x31
 80069b6:	f806 3b01 	strb.w	r3, [r6], #1
 80069ba:	f108 0801 	add.w	r8, r8, #1
 80069be:	e59f      	b.n	8006500 <_dtoa_r+0x498>
 80069c0:	9c08      	ldr	r4, [sp, #32]
 80069c2:	46b8      	mov	r8, r7
 80069c4:	4625      	mov	r5, r4
 80069c6:	e7f4      	b.n	80069b2 <_dtoa_r+0x94a>
 80069c8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80069cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 8101 	beq.w	8006bd6 <_dtoa_r+0xb6e>
 80069d4:	2e00      	cmp	r6, #0
 80069d6:	dd05      	ble.n	80069e4 <_dtoa_r+0x97c>
 80069d8:	4629      	mov	r1, r5
 80069da:	4632      	mov	r2, r6
 80069dc:	4648      	mov	r0, r9
 80069de:	f000 fc19 	bl	8007214 <__lshift>
 80069e2:	4605      	mov	r5, r0
 80069e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d05c      	beq.n	8006aa4 <_dtoa_r+0xa3c>
 80069ea:	6869      	ldr	r1, [r5, #4]
 80069ec:	4648      	mov	r0, r9
 80069ee:	f000 fa0b 	bl	8006e08 <_Balloc>
 80069f2:	4606      	mov	r6, r0
 80069f4:	b928      	cbnz	r0, 8006a02 <_dtoa_r+0x99a>
 80069f6:	4b82      	ldr	r3, [pc, #520]	@ (8006c00 <_dtoa_r+0xb98>)
 80069f8:	4602      	mov	r2, r0
 80069fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80069fe:	f7ff bb47 	b.w	8006090 <_dtoa_r+0x28>
 8006a02:	692a      	ldr	r2, [r5, #16]
 8006a04:	3202      	adds	r2, #2
 8006a06:	0092      	lsls	r2, r2, #2
 8006a08:	f105 010c 	add.w	r1, r5, #12
 8006a0c:	300c      	adds	r0, #12
 8006a0e:	f7ff fa94 	bl	8005f3a <memcpy>
 8006a12:	2201      	movs	r2, #1
 8006a14:	4631      	mov	r1, r6
 8006a16:	4648      	mov	r0, r9
 8006a18:	f000 fbfc 	bl	8007214 <__lshift>
 8006a1c:	f10a 0301 	add.w	r3, sl, #1
 8006a20:	9304      	str	r3, [sp, #16]
 8006a22:	eb0a 030b 	add.w	r3, sl, fp
 8006a26:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a28:	9b06      	ldr	r3, [sp, #24]
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	462f      	mov	r7, r5
 8006a30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a32:	4605      	mov	r5, r0
 8006a34:	9b04      	ldr	r3, [sp, #16]
 8006a36:	9803      	ldr	r0, [sp, #12]
 8006a38:	4621      	mov	r1, r4
 8006a3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8006a3e:	f7ff fa8a 	bl	8005f56 <quorem>
 8006a42:	4603      	mov	r3, r0
 8006a44:	3330      	adds	r3, #48	@ 0x30
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	4639      	mov	r1, r7
 8006a4a:	9803      	ldr	r0, [sp, #12]
 8006a4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a4e:	f000 fc4d 	bl	80072ec <__mcmp>
 8006a52:	462a      	mov	r2, r5
 8006a54:	9008      	str	r0, [sp, #32]
 8006a56:	4621      	mov	r1, r4
 8006a58:	4648      	mov	r0, r9
 8006a5a:	f000 fc63 	bl	8007324 <__mdiff>
 8006a5e:	68c2      	ldr	r2, [r0, #12]
 8006a60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a62:	4606      	mov	r6, r0
 8006a64:	bb02      	cbnz	r2, 8006aa8 <_dtoa_r+0xa40>
 8006a66:	4601      	mov	r1, r0
 8006a68:	9803      	ldr	r0, [sp, #12]
 8006a6a:	f000 fc3f 	bl	80072ec <__mcmp>
 8006a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a70:	4602      	mov	r2, r0
 8006a72:	4631      	mov	r1, r6
 8006a74:	4648      	mov	r0, r9
 8006a76:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006a7a:	f000 fa05 	bl	8006e88 <_Bfree>
 8006a7e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a82:	9e04      	ldr	r6, [sp, #16]
 8006a84:	ea42 0103 	orr.w	r1, r2, r3
 8006a88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a8a:	4319      	orrs	r1, r3
 8006a8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a8e:	d10d      	bne.n	8006aac <_dtoa_r+0xa44>
 8006a90:	2b39      	cmp	r3, #57	@ 0x39
 8006a92:	d027      	beq.n	8006ae4 <_dtoa_r+0xa7c>
 8006a94:	9a08      	ldr	r2, [sp, #32]
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	dd01      	ble.n	8006a9e <_dtoa_r+0xa36>
 8006a9a:	9b06      	ldr	r3, [sp, #24]
 8006a9c:	3331      	adds	r3, #49	@ 0x31
 8006a9e:	f88b 3000 	strb.w	r3, [fp]
 8006aa2:	e52e      	b.n	8006502 <_dtoa_r+0x49a>
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	e7b9      	b.n	8006a1c <_dtoa_r+0x9b4>
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	e7e2      	b.n	8006a72 <_dtoa_r+0xa0a>
 8006aac:	9908      	ldr	r1, [sp, #32]
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	db04      	blt.n	8006abc <_dtoa_r+0xa54>
 8006ab2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006ab4:	4301      	orrs	r1, r0
 8006ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ab8:	4301      	orrs	r1, r0
 8006aba:	d120      	bne.n	8006afe <_dtoa_r+0xa96>
 8006abc:	2a00      	cmp	r2, #0
 8006abe:	ddee      	ble.n	8006a9e <_dtoa_r+0xa36>
 8006ac0:	9903      	ldr	r1, [sp, #12]
 8006ac2:	9304      	str	r3, [sp, #16]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	4648      	mov	r0, r9
 8006ac8:	f000 fba4 	bl	8007214 <__lshift>
 8006acc:	4621      	mov	r1, r4
 8006ace:	9003      	str	r0, [sp, #12]
 8006ad0:	f000 fc0c 	bl	80072ec <__mcmp>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	9b04      	ldr	r3, [sp, #16]
 8006ad8:	dc02      	bgt.n	8006ae0 <_dtoa_r+0xa78>
 8006ada:	d1e0      	bne.n	8006a9e <_dtoa_r+0xa36>
 8006adc:	07da      	lsls	r2, r3, #31
 8006ade:	d5de      	bpl.n	8006a9e <_dtoa_r+0xa36>
 8006ae0:	2b39      	cmp	r3, #57	@ 0x39
 8006ae2:	d1da      	bne.n	8006a9a <_dtoa_r+0xa32>
 8006ae4:	2339      	movs	r3, #57	@ 0x39
 8006ae6:	f88b 3000 	strb.w	r3, [fp]
 8006aea:	4633      	mov	r3, r6
 8006aec:	461e      	mov	r6, r3
 8006aee:	3b01      	subs	r3, #1
 8006af0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006af4:	2a39      	cmp	r2, #57	@ 0x39
 8006af6:	d04e      	beq.n	8006b96 <_dtoa_r+0xb2e>
 8006af8:	3201      	adds	r2, #1
 8006afa:	701a      	strb	r2, [r3, #0]
 8006afc:	e501      	b.n	8006502 <_dtoa_r+0x49a>
 8006afe:	2a00      	cmp	r2, #0
 8006b00:	dd03      	ble.n	8006b0a <_dtoa_r+0xaa2>
 8006b02:	2b39      	cmp	r3, #57	@ 0x39
 8006b04:	d0ee      	beq.n	8006ae4 <_dtoa_r+0xa7c>
 8006b06:	3301      	adds	r3, #1
 8006b08:	e7c9      	b.n	8006a9e <_dtoa_r+0xa36>
 8006b0a:	9a04      	ldr	r2, [sp, #16]
 8006b0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b12:	428a      	cmp	r2, r1
 8006b14:	d028      	beq.n	8006b68 <_dtoa_r+0xb00>
 8006b16:	9903      	ldr	r1, [sp, #12]
 8006b18:	2300      	movs	r3, #0
 8006b1a:	220a      	movs	r2, #10
 8006b1c:	4648      	mov	r0, r9
 8006b1e:	f000 f9d5 	bl	8006ecc <__multadd>
 8006b22:	42af      	cmp	r7, r5
 8006b24:	9003      	str	r0, [sp, #12]
 8006b26:	f04f 0300 	mov.w	r3, #0
 8006b2a:	f04f 020a 	mov.w	r2, #10
 8006b2e:	4639      	mov	r1, r7
 8006b30:	4648      	mov	r0, r9
 8006b32:	d107      	bne.n	8006b44 <_dtoa_r+0xadc>
 8006b34:	f000 f9ca 	bl	8006ecc <__multadd>
 8006b38:	4607      	mov	r7, r0
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	9b04      	ldr	r3, [sp, #16]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	9304      	str	r3, [sp, #16]
 8006b42:	e777      	b.n	8006a34 <_dtoa_r+0x9cc>
 8006b44:	f000 f9c2 	bl	8006ecc <__multadd>
 8006b48:	4629      	mov	r1, r5
 8006b4a:	4607      	mov	r7, r0
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	220a      	movs	r2, #10
 8006b50:	4648      	mov	r0, r9
 8006b52:	f000 f9bb 	bl	8006ecc <__multadd>
 8006b56:	4605      	mov	r5, r0
 8006b58:	e7f0      	b.n	8006b3c <_dtoa_r+0xad4>
 8006b5a:	f1bb 0f00 	cmp.w	fp, #0
 8006b5e:	bfcc      	ite	gt
 8006b60:	465e      	movgt	r6, fp
 8006b62:	2601      	movle	r6, #1
 8006b64:	4456      	add	r6, sl
 8006b66:	2700      	movs	r7, #0
 8006b68:	9903      	ldr	r1, [sp, #12]
 8006b6a:	9304      	str	r3, [sp, #16]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	4648      	mov	r0, r9
 8006b70:	f000 fb50 	bl	8007214 <__lshift>
 8006b74:	4621      	mov	r1, r4
 8006b76:	9003      	str	r0, [sp, #12]
 8006b78:	f000 fbb8 	bl	80072ec <__mcmp>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	dcb4      	bgt.n	8006aea <_dtoa_r+0xa82>
 8006b80:	d102      	bne.n	8006b88 <_dtoa_r+0xb20>
 8006b82:	9b04      	ldr	r3, [sp, #16]
 8006b84:	07db      	lsls	r3, r3, #31
 8006b86:	d4b0      	bmi.n	8006aea <_dtoa_r+0xa82>
 8006b88:	4633      	mov	r3, r6
 8006b8a:	461e      	mov	r6, r3
 8006b8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b90:	2a30      	cmp	r2, #48	@ 0x30
 8006b92:	d0fa      	beq.n	8006b8a <_dtoa_r+0xb22>
 8006b94:	e4b5      	b.n	8006502 <_dtoa_r+0x49a>
 8006b96:	459a      	cmp	sl, r3
 8006b98:	d1a8      	bne.n	8006aec <_dtoa_r+0xa84>
 8006b9a:	2331      	movs	r3, #49	@ 0x31
 8006b9c:	f108 0801 	add.w	r8, r8, #1
 8006ba0:	f88a 3000 	strb.w	r3, [sl]
 8006ba4:	e4ad      	b.n	8006502 <_dtoa_r+0x49a>
 8006ba6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ba8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c04 <_dtoa_r+0xb9c>
 8006bac:	b11b      	cbz	r3, 8006bb6 <_dtoa_r+0xb4e>
 8006bae:	f10a 0308 	add.w	r3, sl, #8
 8006bb2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	4650      	mov	r0, sl
 8006bb8:	b017      	add	sp, #92	@ 0x5c
 8006bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bbe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	f77f ae2e 	ble.w	8006822 <_dtoa_r+0x7ba>
 8006bc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bca:	2001      	movs	r0, #1
 8006bcc:	e64d      	b.n	800686a <_dtoa_r+0x802>
 8006bce:	f1bb 0f00 	cmp.w	fp, #0
 8006bd2:	f77f aed9 	ble.w	8006988 <_dtoa_r+0x920>
 8006bd6:	4656      	mov	r6, sl
 8006bd8:	9803      	ldr	r0, [sp, #12]
 8006bda:	4621      	mov	r1, r4
 8006bdc:	f7ff f9bb 	bl	8005f56 <quorem>
 8006be0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006be4:	f806 3b01 	strb.w	r3, [r6], #1
 8006be8:	eba6 020a 	sub.w	r2, r6, sl
 8006bec:	4593      	cmp	fp, r2
 8006bee:	ddb4      	ble.n	8006b5a <_dtoa_r+0xaf2>
 8006bf0:	9903      	ldr	r1, [sp, #12]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	220a      	movs	r2, #10
 8006bf6:	4648      	mov	r0, r9
 8006bf8:	f000 f968 	bl	8006ecc <__multadd>
 8006bfc:	9003      	str	r0, [sp, #12]
 8006bfe:	e7eb      	b.n	8006bd8 <_dtoa_r+0xb70>
 8006c00:	080092b4 	.word	0x080092b4
 8006c04:	08009238 	.word	0x08009238

08006c08 <_free_r>:
 8006c08:	b538      	push	{r3, r4, r5, lr}
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	2900      	cmp	r1, #0
 8006c0e:	d041      	beq.n	8006c94 <_free_r+0x8c>
 8006c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c14:	1f0c      	subs	r4, r1, #4
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	bfb8      	it	lt
 8006c1a:	18e4      	addlt	r4, r4, r3
 8006c1c:	f000 f8e8 	bl	8006df0 <__malloc_lock>
 8006c20:	4a1d      	ldr	r2, [pc, #116]	@ (8006c98 <_free_r+0x90>)
 8006c22:	6813      	ldr	r3, [r2, #0]
 8006c24:	b933      	cbnz	r3, 8006c34 <_free_r+0x2c>
 8006c26:	6063      	str	r3, [r4, #4]
 8006c28:	6014      	str	r4, [r2, #0]
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c30:	f000 b8e4 	b.w	8006dfc <__malloc_unlock>
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d908      	bls.n	8006c4a <_free_r+0x42>
 8006c38:	6820      	ldr	r0, [r4, #0]
 8006c3a:	1821      	adds	r1, r4, r0
 8006c3c:	428b      	cmp	r3, r1
 8006c3e:	bf01      	itttt	eq
 8006c40:	6819      	ldreq	r1, [r3, #0]
 8006c42:	685b      	ldreq	r3, [r3, #4]
 8006c44:	1809      	addeq	r1, r1, r0
 8006c46:	6021      	streq	r1, [r4, #0]
 8006c48:	e7ed      	b.n	8006c26 <_free_r+0x1e>
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	b10b      	cbz	r3, 8006c54 <_free_r+0x4c>
 8006c50:	42a3      	cmp	r3, r4
 8006c52:	d9fa      	bls.n	8006c4a <_free_r+0x42>
 8006c54:	6811      	ldr	r1, [r2, #0]
 8006c56:	1850      	adds	r0, r2, r1
 8006c58:	42a0      	cmp	r0, r4
 8006c5a:	d10b      	bne.n	8006c74 <_free_r+0x6c>
 8006c5c:	6820      	ldr	r0, [r4, #0]
 8006c5e:	4401      	add	r1, r0
 8006c60:	1850      	adds	r0, r2, r1
 8006c62:	4283      	cmp	r3, r0
 8006c64:	6011      	str	r1, [r2, #0]
 8006c66:	d1e0      	bne.n	8006c2a <_free_r+0x22>
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	6053      	str	r3, [r2, #4]
 8006c6e:	4408      	add	r0, r1
 8006c70:	6010      	str	r0, [r2, #0]
 8006c72:	e7da      	b.n	8006c2a <_free_r+0x22>
 8006c74:	d902      	bls.n	8006c7c <_free_r+0x74>
 8006c76:	230c      	movs	r3, #12
 8006c78:	602b      	str	r3, [r5, #0]
 8006c7a:	e7d6      	b.n	8006c2a <_free_r+0x22>
 8006c7c:	6820      	ldr	r0, [r4, #0]
 8006c7e:	1821      	adds	r1, r4, r0
 8006c80:	428b      	cmp	r3, r1
 8006c82:	bf04      	itt	eq
 8006c84:	6819      	ldreq	r1, [r3, #0]
 8006c86:	685b      	ldreq	r3, [r3, #4]
 8006c88:	6063      	str	r3, [r4, #4]
 8006c8a:	bf04      	itt	eq
 8006c8c:	1809      	addeq	r1, r1, r0
 8006c8e:	6021      	streq	r1, [r4, #0]
 8006c90:	6054      	str	r4, [r2, #4]
 8006c92:	e7ca      	b.n	8006c2a <_free_r+0x22>
 8006c94:	bd38      	pop	{r3, r4, r5, pc}
 8006c96:	bf00      	nop
 8006c98:	200004fc 	.word	0x200004fc

08006c9c <malloc>:
 8006c9c:	4b02      	ldr	r3, [pc, #8]	@ (8006ca8 <malloc+0xc>)
 8006c9e:	4601      	mov	r1, r0
 8006ca0:	6818      	ldr	r0, [r3, #0]
 8006ca2:	f000 b825 	b.w	8006cf0 <_malloc_r>
 8006ca6:	bf00      	nop
 8006ca8:	20000018 	.word	0x20000018

08006cac <sbrk_aligned>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	4e0f      	ldr	r6, [pc, #60]	@ (8006cec <sbrk_aligned+0x40>)
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	6831      	ldr	r1, [r6, #0]
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	b911      	cbnz	r1, 8006cbe <sbrk_aligned+0x12>
 8006cb8:	f000 ffe2 	bl	8007c80 <_sbrk_r>
 8006cbc:	6030      	str	r0, [r6, #0]
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 ffdd 	bl	8007c80 <_sbrk_r>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	d103      	bne.n	8006cd2 <sbrk_aligned+0x26>
 8006cca:	f04f 34ff 	mov.w	r4, #4294967295
 8006cce:	4620      	mov	r0, r4
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
 8006cd2:	1cc4      	adds	r4, r0, #3
 8006cd4:	f024 0403 	bic.w	r4, r4, #3
 8006cd8:	42a0      	cmp	r0, r4
 8006cda:	d0f8      	beq.n	8006cce <sbrk_aligned+0x22>
 8006cdc:	1a21      	subs	r1, r4, r0
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f000 ffce 	bl	8007c80 <_sbrk_r>
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d1f2      	bne.n	8006cce <sbrk_aligned+0x22>
 8006ce8:	e7ef      	b.n	8006cca <sbrk_aligned+0x1e>
 8006cea:	bf00      	nop
 8006cec:	200004f8 	.word	0x200004f8

08006cf0 <_malloc_r>:
 8006cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf4:	1ccd      	adds	r5, r1, #3
 8006cf6:	f025 0503 	bic.w	r5, r5, #3
 8006cfa:	3508      	adds	r5, #8
 8006cfc:	2d0c      	cmp	r5, #12
 8006cfe:	bf38      	it	cc
 8006d00:	250c      	movcc	r5, #12
 8006d02:	2d00      	cmp	r5, #0
 8006d04:	4606      	mov	r6, r0
 8006d06:	db01      	blt.n	8006d0c <_malloc_r+0x1c>
 8006d08:	42a9      	cmp	r1, r5
 8006d0a:	d904      	bls.n	8006d16 <_malloc_r+0x26>
 8006d0c:	230c      	movs	r3, #12
 8006d0e:	6033      	str	r3, [r6, #0]
 8006d10:	2000      	movs	r0, #0
 8006d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dec <_malloc_r+0xfc>
 8006d1a:	f000 f869 	bl	8006df0 <__malloc_lock>
 8006d1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006d22:	461c      	mov	r4, r3
 8006d24:	bb44      	cbnz	r4, 8006d78 <_malloc_r+0x88>
 8006d26:	4629      	mov	r1, r5
 8006d28:	4630      	mov	r0, r6
 8006d2a:	f7ff ffbf 	bl	8006cac <sbrk_aligned>
 8006d2e:	1c43      	adds	r3, r0, #1
 8006d30:	4604      	mov	r4, r0
 8006d32:	d158      	bne.n	8006de6 <_malloc_r+0xf6>
 8006d34:	f8d8 4000 	ldr.w	r4, [r8]
 8006d38:	4627      	mov	r7, r4
 8006d3a:	2f00      	cmp	r7, #0
 8006d3c:	d143      	bne.n	8006dc6 <_malloc_r+0xd6>
 8006d3e:	2c00      	cmp	r4, #0
 8006d40:	d04b      	beq.n	8006dda <_malloc_r+0xea>
 8006d42:	6823      	ldr	r3, [r4, #0]
 8006d44:	4639      	mov	r1, r7
 8006d46:	4630      	mov	r0, r6
 8006d48:	eb04 0903 	add.w	r9, r4, r3
 8006d4c:	f000 ff98 	bl	8007c80 <_sbrk_r>
 8006d50:	4581      	cmp	r9, r0
 8006d52:	d142      	bne.n	8006dda <_malloc_r+0xea>
 8006d54:	6821      	ldr	r1, [r4, #0]
 8006d56:	1a6d      	subs	r5, r5, r1
 8006d58:	4629      	mov	r1, r5
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ffa6 	bl	8006cac <sbrk_aligned>
 8006d60:	3001      	adds	r0, #1
 8006d62:	d03a      	beq.n	8006dda <_malloc_r+0xea>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	442b      	add	r3, r5
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	bb62      	cbnz	r2, 8006dcc <_malloc_r+0xdc>
 8006d72:	f8c8 7000 	str.w	r7, [r8]
 8006d76:	e00f      	b.n	8006d98 <_malloc_r+0xa8>
 8006d78:	6822      	ldr	r2, [r4, #0]
 8006d7a:	1b52      	subs	r2, r2, r5
 8006d7c:	d420      	bmi.n	8006dc0 <_malloc_r+0xd0>
 8006d7e:	2a0b      	cmp	r2, #11
 8006d80:	d917      	bls.n	8006db2 <_malloc_r+0xc2>
 8006d82:	1961      	adds	r1, r4, r5
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	6025      	str	r5, [r4, #0]
 8006d88:	bf18      	it	ne
 8006d8a:	6059      	strne	r1, [r3, #4]
 8006d8c:	6863      	ldr	r3, [r4, #4]
 8006d8e:	bf08      	it	eq
 8006d90:	f8c8 1000 	streq.w	r1, [r8]
 8006d94:	5162      	str	r2, [r4, r5]
 8006d96:	604b      	str	r3, [r1, #4]
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f000 f82f 	bl	8006dfc <__malloc_unlock>
 8006d9e:	f104 000b 	add.w	r0, r4, #11
 8006da2:	1d23      	adds	r3, r4, #4
 8006da4:	f020 0007 	bic.w	r0, r0, #7
 8006da8:	1ac2      	subs	r2, r0, r3
 8006daa:	bf1c      	itt	ne
 8006dac:	1a1b      	subne	r3, r3, r0
 8006dae:	50a3      	strne	r3, [r4, r2]
 8006db0:	e7af      	b.n	8006d12 <_malloc_r+0x22>
 8006db2:	6862      	ldr	r2, [r4, #4]
 8006db4:	42a3      	cmp	r3, r4
 8006db6:	bf0c      	ite	eq
 8006db8:	f8c8 2000 	streq.w	r2, [r8]
 8006dbc:	605a      	strne	r2, [r3, #4]
 8006dbe:	e7eb      	b.n	8006d98 <_malloc_r+0xa8>
 8006dc0:	4623      	mov	r3, r4
 8006dc2:	6864      	ldr	r4, [r4, #4]
 8006dc4:	e7ae      	b.n	8006d24 <_malloc_r+0x34>
 8006dc6:	463c      	mov	r4, r7
 8006dc8:	687f      	ldr	r7, [r7, #4]
 8006dca:	e7b6      	b.n	8006d3a <_malloc_r+0x4a>
 8006dcc:	461a      	mov	r2, r3
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	42a3      	cmp	r3, r4
 8006dd2:	d1fb      	bne.n	8006dcc <_malloc_r+0xdc>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	6053      	str	r3, [r2, #4]
 8006dd8:	e7de      	b.n	8006d98 <_malloc_r+0xa8>
 8006dda:	230c      	movs	r3, #12
 8006ddc:	6033      	str	r3, [r6, #0]
 8006dde:	4630      	mov	r0, r6
 8006de0:	f000 f80c 	bl	8006dfc <__malloc_unlock>
 8006de4:	e794      	b.n	8006d10 <_malloc_r+0x20>
 8006de6:	6005      	str	r5, [r0, #0]
 8006de8:	e7d6      	b.n	8006d98 <_malloc_r+0xa8>
 8006dea:	bf00      	nop
 8006dec:	200004fc 	.word	0x200004fc

08006df0 <__malloc_lock>:
 8006df0:	4801      	ldr	r0, [pc, #4]	@ (8006df8 <__malloc_lock+0x8>)
 8006df2:	f7ff b8a0 	b.w	8005f36 <__retarget_lock_acquire_recursive>
 8006df6:	bf00      	nop
 8006df8:	200004f4 	.word	0x200004f4

08006dfc <__malloc_unlock>:
 8006dfc:	4801      	ldr	r0, [pc, #4]	@ (8006e04 <__malloc_unlock+0x8>)
 8006dfe:	f7ff b89b 	b.w	8005f38 <__retarget_lock_release_recursive>
 8006e02:	bf00      	nop
 8006e04:	200004f4 	.word	0x200004f4

08006e08 <_Balloc>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	69c6      	ldr	r6, [r0, #28]
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	460d      	mov	r5, r1
 8006e10:	b976      	cbnz	r6, 8006e30 <_Balloc+0x28>
 8006e12:	2010      	movs	r0, #16
 8006e14:	f7ff ff42 	bl	8006c9c <malloc>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	61e0      	str	r0, [r4, #28]
 8006e1c:	b920      	cbnz	r0, 8006e28 <_Balloc+0x20>
 8006e1e:	4b18      	ldr	r3, [pc, #96]	@ (8006e80 <_Balloc+0x78>)
 8006e20:	4818      	ldr	r0, [pc, #96]	@ (8006e84 <_Balloc+0x7c>)
 8006e22:	216b      	movs	r1, #107	@ 0x6b
 8006e24:	f000 ff3c 	bl	8007ca0 <__assert_func>
 8006e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e2c:	6006      	str	r6, [r0, #0]
 8006e2e:	60c6      	str	r6, [r0, #12]
 8006e30:	69e6      	ldr	r6, [r4, #28]
 8006e32:	68f3      	ldr	r3, [r6, #12]
 8006e34:	b183      	cbz	r3, 8006e58 <_Balloc+0x50>
 8006e36:	69e3      	ldr	r3, [r4, #28]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e3e:	b9b8      	cbnz	r0, 8006e70 <_Balloc+0x68>
 8006e40:	2101      	movs	r1, #1
 8006e42:	fa01 f605 	lsl.w	r6, r1, r5
 8006e46:	1d72      	adds	r2, r6, #5
 8006e48:	0092      	lsls	r2, r2, #2
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 ff46 	bl	8007cdc <_calloc_r>
 8006e50:	b160      	cbz	r0, 8006e6c <_Balloc+0x64>
 8006e52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e56:	e00e      	b.n	8006e76 <_Balloc+0x6e>
 8006e58:	2221      	movs	r2, #33	@ 0x21
 8006e5a:	2104      	movs	r1, #4
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	f000 ff3d 	bl	8007cdc <_calloc_r>
 8006e62:	69e3      	ldr	r3, [r4, #28]
 8006e64:	60f0      	str	r0, [r6, #12]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1e4      	bne.n	8006e36 <_Balloc+0x2e>
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	6802      	ldr	r2, [r0, #0]
 8006e72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e76:	2300      	movs	r3, #0
 8006e78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e7c:	e7f7      	b.n	8006e6e <_Balloc+0x66>
 8006e7e:	bf00      	nop
 8006e80:	08009245 	.word	0x08009245
 8006e84:	080092c5 	.word	0x080092c5

08006e88 <_Bfree>:
 8006e88:	b570      	push	{r4, r5, r6, lr}
 8006e8a:	69c6      	ldr	r6, [r0, #28]
 8006e8c:	4605      	mov	r5, r0
 8006e8e:	460c      	mov	r4, r1
 8006e90:	b976      	cbnz	r6, 8006eb0 <_Bfree+0x28>
 8006e92:	2010      	movs	r0, #16
 8006e94:	f7ff ff02 	bl	8006c9c <malloc>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	61e8      	str	r0, [r5, #28]
 8006e9c:	b920      	cbnz	r0, 8006ea8 <_Bfree+0x20>
 8006e9e:	4b09      	ldr	r3, [pc, #36]	@ (8006ec4 <_Bfree+0x3c>)
 8006ea0:	4809      	ldr	r0, [pc, #36]	@ (8006ec8 <_Bfree+0x40>)
 8006ea2:	218f      	movs	r1, #143	@ 0x8f
 8006ea4:	f000 fefc 	bl	8007ca0 <__assert_func>
 8006ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006eac:	6006      	str	r6, [r0, #0]
 8006eae:	60c6      	str	r6, [r0, #12]
 8006eb0:	b13c      	cbz	r4, 8006ec2 <_Bfree+0x3a>
 8006eb2:	69eb      	ldr	r3, [r5, #28]
 8006eb4:	6862      	ldr	r2, [r4, #4]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ebc:	6021      	str	r1, [r4, #0]
 8006ebe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ec2:	bd70      	pop	{r4, r5, r6, pc}
 8006ec4:	08009245 	.word	0x08009245
 8006ec8:	080092c5 	.word	0x080092c5

08006ecc <__multadd>:
 8006ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed0:	690d      	ldr	r5, [r1, #16]
 8006ed2:	4607      	mov	r7, r0
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	461e      	mov	r6, r3
 8006ed8:	f101 0c14 	add.w	ip, r1, #20
 8006edc:	2000      	movs	r0, #0
 8006ede:	f8dc 3000 	ldr.w	r3, [ip]
 8006ee2:	b299      	uxth	r1, r3
 8006ee4:	fb02 6101 	mla	r1, r2, r1, r6
 8006ee8:	0c1e      	lsrs	r6, r3, #16
 8006eea:	0c0b      	lsrs	r3, r1, #16
 8006eec:	fb02 3306 	mla	r3, r2, r6, r3
 8006ef0:	b289      	uxth	r1, r1
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ef8:	4285      	cmp	r5, r0
 8006efa:	f84c 1b04 	str.w	r1, [ip], #4
 8006efe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f02:	dcec      	bgt.n	8006ede <__multadd+0x12>
 8006f04:	b30e      	cbz	r6, 8006f4a <__multadd+0x7e>
 8006f06:	68a3      	ldr	r3, [r4, #8]
 8006f08:	42ab      	cmp	r3, r5
 8006f0a:	dc19      	bgt.n	8006f40 <__multadd+0x74>
 8006f0c:	6861      	ldr	r1, [r4, #4]
 8006f0e:	4638      	mov	r0, r7
 8006f10:	3101      	adds	r1, #1
 8006f12:	f7ff ff79 	bl	8006e08 <_Balloc>
 8006f16:	4680      	mov	r8, r0
 8006f18:	b928      	cbnz	r0, 8006f26 <__multadd+0x5a>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f50 <__multadd+0x84>)
 8006f1e:	480d      	ldr	r0, [pc, #52]	@ (8006f54 <__multadd+0x88>)
 8006f20:	21ba      	movs	r1, #186	@ 0xba
 8006f22:	f000 febd 	bl	8007ca0 <__assert_func>
 8006f26:	6922      	ldr	r2, [r4, #16]
 8006f28:	3202      	adds	r2, #2
 8006f2a:	f104 010c 	add.w	r1, r4, #12
 8006f2e:	0092      	lsls	r2, r2, #2
 8006f30:	300c      	adds	r0, #12
 8006f32:	f7ff f802 	bl	8005f3a <memcpy>
 8006f36:	4621      	mov	r1, r4
 8006f38:	4638      	mov	r0, r7
 8006f3a:	f7ff ffa5 	bl	8006e88 <_Bfree>
 8006f3e:	4644      	mov	r4, r8
 8006f40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f44:	3501      	adds	r5, #1
 8006f46:	615e      	str	r6, [r3, #20]
 8006f48:	6125      	str	r5, [r4, #16]
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f50:	080092b4 	.word	0x080092b4
 8006f54:	080092c5 	.word	0x080092c5

08006f58 <__hi0bits>:
 8006f58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	bf36      	itet	cc
 8006f60:	0403      	lslcc	r3, r0, #16
 8006f62:	2000      	movcs	r0, #0
 8006f64:	2010      	movcc	r0, #16
 8006f66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f6a:	bf3c      	itt	cc
 8006f6c:	021b      	lslcc	r3, r3, #8
 8006f6e:	3008      	addcc	r0, #8
 8006f70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f74:	bf3c      	itt	cc
 8006f76:	011b      	lslcc	r3, r3, #4
 8006f78:	3004      	addcc	r0, #4
 8006f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7e:	bf3c      	itt	cc
 8006f80:	009b      	lslcc	r3, r3, #2
 8006f82:	3002      	addcc	r0, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	db05      	blt.n	8006f94 <__hi0bits+0x3c>
 8006f88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f8c:	f100 0001 	add.w	r0, r0, #1
 8006f90:	bf08      	it	eq
 8006f92:	2020      	moveq	r0, #32
 8006f94:	4770      	bx	lr

08006f96 <__lo0bits>:
 8006f96:	6803      	ldr	r3, [r0, #0]
 8006f98:	4602      	mov	r2, r0
 8006f9a:	f013 0007 	ands.w	r0, r3, #7
 8006f9e:	d00b      	beq.n	8006fb8 <__lo0bits+0x22>
 8006fa0:	07d9      	lsls	r1, r3, #31
 8006fa2:	d421      	bmi.n	8006fe8 <__lo0bits+0x52>
 8006fa4:	0798      	lsls	r0, r3, #30
 8006fa6:	bf49      	itett	mi
 8006fa8:	085b      	lsrmi	r3, r3, #1
 8006faa:	089b      	lsrpl	r3, r3, #2
 8006fac:	2001      	movmi	r0, #1
 8006fae:	6013      	strmi	r3, [r2, #0]
 8006fb0:	bf5c      	itt	pl
 8006fb2:	6013      	strpl	r3, [r2, #0]
 8006fb4:	2002      	movpl	r0, #2
 8006fb6:	4770      	bx	lr
 8006fb8:	b299      	uxth	r1, r3
 8006fba:	b909      	cbnz	r1, 8006fc0 <__lo0bits+0x2a>
 8006fbc:	0c1b      	lsrs	r3, r3, #16
 8006fbe:	2010      	movs	r0, #16
 8006fc0:	b2d9      	uxtb	r1, r3
 8006fc2:	b909      	cbnz	r1, 8006fc8 <__lo0bits+0x32>
 8006fc4:	3008      	adds	r0, #8
 8006fc6:	0a1b      	lsrs	r3, r3, #8
 8006fc8:	0719      	lsls	r1, r3, #28
 8006fca:	bf04      	itt	eq
 8006fcc:	091b      	lsreq	r3, r3, #4
 8006fce:	3004      	addeq	r0, #4
 8006fd0:	0799      	lsls	r1, r3, #30
 8006fd2:	bf04      	itt	eq
 8006fd4:	089b      	lsreq	r3, r3, #2
 8006fd6:	3002      	addeq	r0, #2
 8006fd8:	07d9      	lsls	r1, r3, #31
 8006fda:	d403      	bmi.n	8006fe4 <__lo0bits+0x4e>
 8006fdc:	085b      	lsrs	r3, r3, #1
 8006fde:	f100 0001 	add.w	r0, r0, #1
 8006fe2:	d003      	beq.n	8006fec <__lo0bits+0x56>
 8006fe4:	6013      	str	r3, [r2, #0]
 8006fe6:	4770      	bx	lr
 8006fe8:	2000      	movs	r0, #0
 8006fea:	4770      	bx	lr
 8006fec:	2020      	movs	r0, #32
 8006fee:	4770      	bx	lr

08006ff0 <__i2b>:
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	460c      	mov	r4, r1
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	f7ff ff07 	bl	8006e08 <_Balloc>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	b928      	cbnz	r0, 800700a <__i2b+0x1a>
 8006ffe:	4b05      	ldr	r3, [pc, #20]	@ (8007014 <__i2b+0x24>)
 8007000:	4805      	ldr	r0, [pc, #20]	@ (8007018 <__i2b+0x28>)
 8007002:	f240 1145 	movw	r1, #325	@ 0x145
 8007006:	f000 fe4b 	bl	8007ca0 <__assert_func>
 800700a:	2301      	movs	r3, #1
 800700c:	6144      	str	r4, [r0, #20]
 800700e:	6103      	str	r3, [r0, #16]
 8007010:	bd10      	pop	{r4, pc}
 8007012:	bf00      	nop
 8007014:	080092b4 	.word	0x080092b4
 8007018:	080092c5 	.word	0x080092c5

0800701c <__multiply>:
 800701c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007020:	4617      	mov	r7, r2
 8007022:	690a      	ldr	r2, [r1, #16]
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	429a      	cmp	r2, r3
 8007028:	bfa8      	it	ge
 800702a:	463b      	movge	r3, r7
 800702c:	4689      	mov	r9, r1
 800702e:	bfa4      	itt	ge
 8007030:	460f      	movge	r7, r1
 8007032:	4699      	movge	r9, r3
 8007034:	693d      	ldr	r5, [r7, #16]
 8007036:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	6879      	ldr	r1, [r7, #4]
 800703e:	eb05 060a 	add.w	r6, r5, sl
 8007042:	42b3      	cmp	r3, r6
 8007044:	b085      	sub	sp, #20
 8007046:	bfb8      	it	lt
 8007048:	3101      	addlt	r1, #1
 800704a:	f7ff fedd 	bl	8006e08 <_Balloc>
 800704e:	b930      	cbnz	r0, 800705e <__multiply+0x42>
 8007050:	4602      	mov	r2, r0
 8007052:	4b41      	ldr	r3, [pc, #260]	@ (8007158 <__multiply+0x13c>)
 8007054:	4841      	ldr	r0, [pc, #260]	@ (800715c <__multiply+0x140>)
 8007056:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800705a:	f000 fe21 	bl	8007ca0 <__assert_func>
 800705e:	f100 0414 	add.w	r4, r0, #20
 8007062:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007066:	4623      	mov	r3, r4
 8007068:	2200      	movs	r2, #0
 800706a:	4573      	cmp	r3, lr
 800706c:	d320      	bcc.n	80070b0 <__multiply+0x94>
 800706e:	f107 0814 	add.w	r8, r7, #20
 8007072:	f109 0114 	add.w	r1, r9, #20
 8007076:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800707a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800707e:	9302      	str	r3, [sp, #8]
 8007080:	1beb      	subs	r3, r5, r7
 8007082:	3b15      	subs	r3, #21
 8007084:	f023 0303 	bic.w	r3, r3, #3
 8007088:	3304      	adds	r3, #4
 800708a:	3715      	adds	r7, #21
 800708c:	42bd      	cmp	r5, r7
 800708e:	bf38      	it	cc
 8007090:	2304      	movcc	r3, #4
 8007092:	9301      	str	r3, [sp, #4]
 8007094:	9b02      	ldr	r3, [sp, #8]
 8007096:	9103      	str	r1, [sp, #12]
 8007098:	428b      	cmp	r3, r1
 800709a:	d80c      	bhi.n	80070b6 <__multiply+0x9a>
 800709c:	2e00      	cmp	r6, #0
 800709e:	dd03      	ble.n	80070a8 <__multiply+0x8c>
 80070a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d055      	beq.n	8007154 <__multiply+0x138>
 80070a8:	6106      	str	r6, [r0, #16]
 80070aa:	b005      	add	sp, #20
 80070ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b0:	f843 2b04 	str.w	r2, [r3], #4
 80070b4:	e7d9      	b.n	800706a <__multiply+0x4e>
 80070b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80070ba:	f1ba 0f00 	cmp.w	sl, #0
 80070be:	d01f      	beq.n	8007100 <__multiply+0xe4>
 80070c0:	46c4      	mov	ip, r8
 80070c2:	46a1      	mov	r9, r4
 80070c4:	2700      	movs	r7, #0
 80070c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070ca:	f8d9 3000 	ldr.w	r3, [r9]
 80070ce:	fa1f fb82 	uxth.w	fp, r2
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80070d8:	443b      	add	r3, r7
 80070da:	f8d9 7000 	ldr.w	r7, [r9]
 80070de:	0c12      	lsrs	r2, r2, #16
 80070e0:	0c3f      	lsrs	r7, r7, #16
 80070e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80070e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070f0:	4565      	cmp	r5, ip
 80070f2:	f849 3b04 	str.w	r3, [r9], #4
 80070f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80070fa:	d8e4      	bhi.n	80070c6 <__multiply+0xaa>
 80070fc:	9b01      	ldr	r3, [sp, #4]
 80070fe:	50e7      	str	r7, [r4, r3]
 8007100:	9b03      	ldr	r3, [sp, #12]
 8007102:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007106:	3104      	adds	r1, #4
 8007108:	f1b9 0f00 	cmp.w	r9, #0
 800710c:	d020      	beq.n	8007150 <__multiply+0x134>
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	4647      	mov	r7, r8
 8007112:	46a4      	mov	ip, r4
 8007114:	f04f 0a00 	mov.w	sl, #0
 8007118:	f8b7 b000 	ldrh.w	fp, [r7]
 800711c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007120:	fb09 220b 	mla	r2, r9, fp, r2
 8007124:	4452      	add	r2, sl
 8007126:	b29b      	uxth	r3, r3
 8007128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800712c:	f84c 3b04 	str.w	r3, [ip], #4
 8007130:	f857 3b04 	ldr.w	r3, [r7], #4
 8007134:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007138:	f8bc 3000 	ldrh.w	r3, [ip]
 800713c:	fb09 330a 	mla	r3, r9, sl, r3
 8007140:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007144:	42bd      	cmp	r5, r7
 8007146:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800714a:	d8e5      	bhi.n	8007118 <__multiply+0xfc>
 800714c:	9a01      	ldr	r2, [sp, #4]
 800714e:	50a3      	str	r3, [r4, r2]
 8007150:	3404      	adds	r4, #4
 8007152:	e79f      	b.n	8007094 <__multiply+0x78>
 8007154:	3e01      	subs	r6, #1
 8007156:	e7a1      	b.n	800709c <__multiply+0x80>
 8007158:	080092b4 	.word	0x080092b4
 800715c:	080092c5 	.word	0x080092c5

08007160 <__pow5mult>:
 8007160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007164:	4615      	mov	r5, r2
 8007166:	f012 0203 	ands.w	r2, r2, #3
 800716a:	4607      	mov	r7, r0
 800716c:	460e      	mov	r6, r1
 800716e:	d007      	beq.n	8007180 <__pow5mult+0x20>
 8007170:	4c25      	ldr	r4, [pc, #148]	@ (8007208 <__pow5mult+0xa8>)
 8007172:	3a01      	subs	r2, #1
 8007174:	2300      	movs	r3, #0
 8007176:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800717a:	f7ff fea7 	bl	8006ecc <__multadd>
 800717e:	4606      	mov	r6, r0
 8007180:	10ad      	asrs	r5, r5, #2
 8007182:	d03d      	beq.n	8007200 <__pow5mult+0xa0>
 8007184:	69fc      	ldr	r4, [r7, #28]
 8007186:	b97c      	cbnz	r4, 80071a8 <__pow5mult+0x48>
 8007188:	2010      	movs	r0, #16
 800718a:	f7ff fd87 	bl	8006c9c <malloc>
 800718e:	4602      	mov	r2, r0
 8007190:	61f8      	str	r0, [r7, #28]
 8007192:	b928      	cbnz	r0, 80071a0 <__pow5mult+0x40>
 8007194:	4b1d      	ldr	r3, [pc, #116]	@ (800720c <__pow5mult+0xac>)
 8007196:	481e      	ldr	r0, [pc, #120]	@ (8007210 <__pow5mult+0xb0>)
 8007198:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800719c:	f000 fd80 	bl	8007ca0 <__assert_func>
 80071a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071a4:	6004      	str	r4, [r0, #0]
 80071a6:	60c4      	str	r4, [r0, #12]
 80071a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071b0:	b94c      	cbnz	r4, 80071c6 <__pow5mult+0x66>
 80071b2:	f240 2171 	movw	r1, #625	@ 0x271
 80071b6:	4638      	mov	r0, r7
 80071b8:	f7ff ff1a 	bl	8006ff0 <__i2b>
 80071bc:	2300      	movs	r3, #0
 80071be:	f8c8 0008 	str.w	r0, [r8, #8]
 80071c2:	4604      	mov	r4, r0
 80071c4:	6003      	str	r3, [r0, #0]
 80071c6:	f04f 0900 	mov.w	r9, #0
 80071ca:	07eb      	lsls	r3, r5, #31
 80071cc:	d50a      	bpl.n	80071e4 <__pow5mult+0x84>
 80071ce:	4631      	mov	r1, r6
 80071d0:	4622      	mov	r2, r4
 80071d2:	4638      	mov	r0, r7
 80071d4:	f7ff ff22 	bl	800701c <__multiply>
 80071d8:	4631      	mov	r1, r6
 80071da:	4680      	mov	r8, r0
 80071dc:	4638      	mov	r0, r7
 80071de:	f7ff fe53 	bl	8006e88 <_Bfree>
 80071e2:	4646      	mov	r6, r8
 80071e4:	106d      	asrs	r5, r5, #1
 80071e6:	d00b      	beq.n	8007200 <__pow5mult+0xa0>
 80071e8:	6820      	ldr	r0, [r4, #0]
 80071ea:	b938      	cbnz	r0, 80071fc <__pow5mult+0x9c>
 80071ec:	4622      	mov	r2, r4
 80071ee:	4621      	mov	r1, r4
 80071f0:	4638      	mov	r0, r7
 80071f2:	f7ff ff13 	bl	800701c <__multiply>
 80071f6:	6020      	str	r0, [r4, #0]
 80071f8:	f8c0 9000 	str.w	r9, [r0]
 80071fc:	4604      	mov	r4, r0
 80071fe:	e7e4      	b.n	80071ca <__pow5mult+0x6a>
 8007200:	4630      	mov	r0, r6
 8007202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007206:	bf00      	nop
 8007208:	08009378 	.word	0x08009378
 800720c:	08009245 	.word	0x08009245
 8007210:	080092c5 	.word	0x080092c5

08007214 <__lshift>:
 8007214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007218:	460c      	mov	r4, r1
 800721a:	6849      	ldr	r1, [r1, #4]
 800721c:	6923      	ldr	r3, [r4, #16]
 800721e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007222:	68a3      	ldr	r3, [r4, #8]
 8007224:	4607      	mov	r7, r0
 8007226:	4691      	mov	r9, r2
 8007228:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800722c:	f108 0601 	add.w	r6, r8, #1
 8007230:	42b3      	cmp	r3, r6
 8007232:	db0b      	blt.n	800724c <__lshift+0x38>
 8007234:	4638      	mov	r0, r7
 8007236:	f7ff fde7 	bl	8006e08 <_Balloc>
 800723a:	4605      	mov	r5, r0
 800723c:	b948      	cbnz	r0, 8007252 <__lshift+0x3e>
 800723e:	4602      	mov	r2, r0
 8007240:	4b28      	ldr	r3, [pc, #160]	@ (80072e4 <__lshift+0xd0>)
 8007242:	4829      	ldr	r0, [pc, #164]	@ (80072e8 <__lshift+0xd4>)
 8007244:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007248:	f000 fd2a 	bl	8007ca0 <__assert_func>
 800724c:	3101      	adds	r1, #1
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	e7ee      	b.n	8007230 <__lshift+0x1c>
 8007252:	2300      	movs	r3, #0
 8007254:	f100 0114 	add.w	r1, r0, #20
 8007258:	f100 0210 	add.w	r2, r0, #16
 800725c:	4618      	mov	r0, r3
 800725e:	4553      	cmp	r3, sl
 8007260:	db33      	blt.n	80072ca <__lshift+0xb6>
 8007262:	6920      	ldr	r0, [r4, #16]
 8007264:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007268:	f104 0314 	add.w	r3, r4, #20
 800726c:	f019 091f 	ands.w	r9, r9, #31
 8007270:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007274:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007278:	d02b      	beq.n	80072d2 <__lshift+0xbe>
 800727a:	f1c9 0e20 	rsb	lr, r9, #32
 800727e:	468a      	mov	sl, r1
 8007280:	2200      	movs	r2, #0
 8007282:	6818      	ldr	r0, [r3, #0]
 8007284:	fa00 f009 	lsl.w	r0, r0, r9
 8007288:	4310      	orrs	r0, r2
 800728a:	f84a 0b04 	str.w	r0, [sl], #4
 800728e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007292:	459c      	cmp	ip, r3
 8007294:	fa22 f20e 	lsr.w	r2, r2, lr
 8007298:	d8f3      	bhi.n	8007282 <__lshift+0x6e>
 800729a:	ebac 0304 	sub.w	r3, ip, r4
 800729e:	3b15      	subs	r3, #21
 80072a0:	f023 0303 	bic.w	r3, r3, #3
 80072a4:	3304      	adds	r3, #4
 80072a6:	f104 0015 	add.w	r0, r4, #21
 80072aa:	4560      	cmp	r0, ip
 80072ac:	bf88      	it	hi
 80072ae:	2304      	movhi	r3, #4
 80072b0:	50ca      	str	r2, [r1, r3]
 80072b2:	b10a      	cbz	r2, 80072b8 <__lshift+0xa4>
 80072b4:	f108 0602 	add.w	r6, r8, #2
 80072b8:	3e01      	subs	r6, #1
 80072ba:	4638      	mov	r0, r7
 80072bc:	612e      	str	r6, [r5, #16]
 80072be:	4621      	mov	r1, r4
 80072c0:	f7ff fde2 	bl	8006e88 <_Bfree>
 80072c4:	4628      	mov	r0, r5
 80072c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80072ce:	3301      	adds	r3, #1
 80072d0:	e7c5      	b.n	800725e <__lshift+0x4a>
 80072d2:	3904      	subs	r1, #4
 80072d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80072dc:	459c      	cmp	ip, r3
 80072de:	d8f9      	bhi.n	80072d4 <__lshift+0xc0>
 80072e0:	e7ea      	b.n	80072b8 <__lshift+0xa4>
 80072e2:	bf00      	nop
 80072e4:	080092b4 	.word	0x080092b4
 80072e8:	080092c5 	.word	0x080092c5

080072ec <__mcmp>:
 80072ec:	690a      	ldr	r2, [r1, #16]
 80072ee:	4603      	mov	r3, r0
 80072f0:	6900      	ldr	r0, [r0, #16]
 80072f2:	1a80      	subs	r0, r0, r2
 80072f4:	b530      	push	{r4, r5, lr}
 80072f6:	d10e      	bne.n	8007316 <__mcmp+0x2a>
 80072f8:	3314      	adds	r3, #20
 80072fa:	3114      	adds	r1, #20
 80072fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007300:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007304:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007308:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800730c:	4295      	cmp	r5, r2
 800730e:	d003      	beq.n	8007318 <__mcmp+0x2c>
 8007310:	d205      	bcs.n	800731e <__mcmp+0x32>
 8007312:	f04f 30ff 	mov.w	r0, #4294967295
 8007316:	bd30      	pop	{r4, r5, pc}
 8007318:	42a3      	cmp	r3, r4
 800731a:	d3f3      	bcc.n	8007304 <__mcmp+0x18>
 800731c:	e7fb      	b.n	8007316 <__mcmp+0x2a>
 800731e:	2001      	movs	r0, #1
 8007320:	e7f9      	b.n	8007316 <__mcmp+0x2a>
	...

08007324 <__mdiff>:
 8007324:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007328:	4689      	mov	r9, r1
 800732a:	4606      	mov	r6, r0
 800732c:	4611      	mov	r1, r2
 800732e:	4648      	mov	r0, r9
 8007330:	4614      	mov	r4, r2
 8007332:	f7ff ffdb 	bl	80072ec <__mcmp>
 8007336:	1e05      	subs	r5, r0, #0
 8007338:	d112      	bne.n	8007360 <__mdiff+0x3c>
 800733a:	4629      	mov	r1, r5
 800733c:	4630      	mov	r0, r6
 800733e:	f7ff fd63 	bl	8006e08 <_Balloc>
 8007342:	4602      	mov	r2, r0
 8007344:	b928      	cbnz	r0, 8007352 <__mdiff+0x2e>
 8007346:	4b3e      	ldr	r3, [pc, #248]	@ (8007440 <__mdiff+0x11c>)
 8007348:	f240 2137 	movw	r1, #567	@ 0x237
 800734c:	483d      	ldr	r0, [pc, #244]	@ (8007444 <__mdiff+0x120>)
 800734e:	f000 fca7 	bl	8007ca0 <__assert_func>
 8007352:	2301      	movs	r3, #1
 8007354:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007358:	4610      	mov	r0, r2
 800735a:	b003      	add	sp, #12
 800735c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007360:	bfbc      	itt	lt
 8007362:	464b      	movlt	r3, r9
 8007364:	46a1      	movlt	r9, r4
 8007366:	4630      	mov	r0, r6
 8007368:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800736c:	bfba      	itte	lt
 800736e:	461c      	movlt	r4, r3
 8007370:	2501      	movlt	r5, #1
 8007372:	2500      	movge	r5, #0
 8007374:	f7ff fd48 	bl	8006e08 <_Balloc>
 8007378:	4602      	mov	r2, r0
 800737a:	b918      	cbnz	r0, 8007384 <__mdiff+0x60>
 800737c:	4b30      	ldr	r3, [pc, #192]	@ (8007440 <__mdiff+0x11c>)
 800737e:	f240 2145 	movw	r1, #581	@ 0x245
 8007382:	e7e3      	b.n	800734c <__mdiff+0x28>
 8007384:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007388:	6926      	ldr	r6, [r4, #16]
 800738a:	60c5      	str	r5, [r0, #12]
 800738c:	f109 0310 	add.w	r3, r9, #16
 8007390:	f109 0514 	add.w	r5, r9, #20
 8007394:	f104 0e14 	add.w	lr, r4, #20
 8007398:	f100 0b14 	add.w	fp, r0, #20
 800739c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073a4:	9301      	str	r3, [sp, #4]
 80073a6:	46d9      	mov	r9, fp
 80073a8:	f04f 0c00 	mov.w	ip, #0
 80073ac:	9b01      	ldr	r3, [sp, #4]
 80073ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073b6:	9301      	str	r3, [sp, #4]
 80073b8:	b281      	uxth	r1, r0
 80073ba:	fa1f f38a 	uxth.w	r3, sl
 80073be:	1a5b      	subs	r3, r3, r1
 80073c0:	0c00      	lsrs	r0, r0, #16
 80073c2:	4463      	add	r3, ip
 80073c4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073c8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073d2:	4576      	cmp	r6, lr
 80073d4:	f849 3b04 	str.w	r3, [r9], #4
 80073d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073dc:	d8e6      	bhi.n	80073ac <__mdiff+0x88>
 80073de:	1b33      	subs	r3, r6, r4
 80073e0:	3b15      	subs	r3, #21
 80073e2:	f023 0303 	bic.w	r3, r3, #3
 80073e6:	3415      	adds	r4, #21
 80073e8:	3304      	adds	r3, #4
 80073ea:	42a6      	cmp	r6, r4
 80073ec:	bf38      	it	cc
 80073ee:	2304      	movcc	r3, #4
 80073f0:	441d      	add	r5, r3
 80073f2:	445b      	add	r3, fp
 80073f4:	461e      	mov	r6, r3
 80073f6:	462c      	mov	r4, r5
 80073f8:	4544      	cmp	r4, r8
 80073fa:	d30e      	bcc.n	800741a <__mdiff+0xf6>
 80073fc:	f108 0103 	add.w	r1, r8, #3
 8007400:	1b49      	subs	r1, r1, r5
 8007402:	f021 0103 	bic.w	r1, r1, #3
 8007406:	3d03      	subs	r5, #3
 8007408:	45a8      	cmp	r8, r5
 800740a:	bf38      	it	cc
 800740c:	2100      	movcc	r1, #0
 800740e:	440b      	add	r3, r1
 8007410:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007414:	b191      	cbz	r1, 800743c <__mdiff+0x118>
 8007416:	6117      	str	r7, [r2, #16]
 8007418:	e79e      	b.n	8007358 <__mdiff+0x34>
 800741a:	f854 1b04 	ldr.w	r1, [r4], #4
 800741e:	46e6      	mov	lr, ip
 8007420:	0c08      	lsrs	r0, r1, #16
 8007422:	fa1c fc81 	uxtah	ip, ip, r1
 8007426:	4471      	add	r1, lr
 8007428:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800742c:	b289      	uxth	r1, r1
 800742e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007432:	f846 1b04 	str.w	r1, [r6], #4
 8007436:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800743a:	e7dd      	b.n	80073f8 <__mdiff+0xd4>
 800743c:	3f01      	subs	r7, #1
 800743e:	e7e7      	b.n	8007410 <__mdiff+0xec>
 8007440:	080092b4 	.word	0x080092b4
 8007444:	080092c5 	.word	0x080092c5

08007448 <__d2b>:
 8007448:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800744c:	2101      	movs	r1, #1
 800744e:	9e08      	ldr	r6, [sp, #32]
 8007450:	4690      	mov	r8, r2
 8007452:	4699      	mov	r9, r3
 8007454:	f7ff fcd8 	bl	8006e08 <_Balloc>
 8007458:	4604      	mov	r4, r0
 800745a:	b930      	cbnz	r0, 800746a <__d2b+0x22>
 800745c:	4602      	mov	r2, r0
 800745e:	4b24      	ldr	r3, [pc, #144]	@ (80074f0 <__d2b+0xa8>)
 8007460:	4824      	ldr	r0, [pc, #144]	@ (80074f4 <__d2b+0xac>)
 8007462:	f240 310f 	movw	r1, #783	@ 0x30f
 8007466:	f000 fc1b 	bl	8007ca0 <__assert_func>
 800746a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800746e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007472:	b10d      	cbz	r5, 8007478 <__d2b+0x30>
 8007474:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007478:	9301      	str	r3, [sp, #4]
 800747a:	f1b8 0300 	subs.w	r3, r8, #0
 800747e:	d024      	beq.n	80074ca <__d2b+0x82>
 8007480:	4668      	mov	r0, sp
 8007482:	9300      	str	r3, [sp, #0]
 8007484:	f7ff fd87 	bl	8006f96 <__lo0bits>
 8007488:	e9dd 1200 	ldrd	r1, r2, [sp]
 800748c:	b1d8      	cbz	r0, 80074c6 <__d2b+0x7e>
 800748e:	f1c0 0320 	rsb	r3, r0, #32
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	430b      	orrs	r3, r1
 8007498:	40c2      	lsrs	r2, r0
 800749a:	6163      	str	r3, [r4, #20]
 800749c:	9201      	str	r2, [sp, #4]
 800749e:	9b01      	ldr	r3, [sp, #4]
 80074a0:	61a3      	str	r3, [r4, #24]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	bf0c      	ite	eq
 80074a6:	2201      	moveq	r2, #1
 80074a8:	2202      	movne	r2, #2
 80074aa:	6122      	str	r2, [r4, #16]
 80074ac:	b1ad      	cbz	r5, 80074da <__d2b+0x92>
 80074ae:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80074b2:	4405      	add	r5, r0
 80074b4:	6035      	str	r5, [r6, #0]
 80074b6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80074ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074bc:	6018      	str	r0, [r3, #0]
 80074be:	4620      	mov	r0, r4
 80074c0:	b002      	add	sp, #8
 80074c2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80074c6:	6161      	str	r1, [r4, #20]
 80074c8:	e7e9      	b.n	800749e <__d2b+0x56>
 80074ca:	a801      	add	r0, sp, #4
 80074cc:	f7ff fd63 	bl	8006f96 <__lo0bits>
 80074d0:	9b01      	ldr	r3, [sp, #4]
 80074d2:	6163      	str	r3, [r4, #20]
 80074d4:	3020      	adds	r0, #32
 80074d6:	2201      	movs	r2, #1
 80074d8:	e7e7      	b.n	80074aa <__d2b+0x62>
 80074da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074e2:	6030      	str	r0, [r6, #0]
 80074e4:	6918      	ldr	r0, [r3, #16]
 80074e6:	f7ff fd37 	bl	8006f58 <__hi0bits>
 80074ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074ee:	e7e4      	b.n	80074ba <__d2b+0x72>
 80074f0:	080092b4 	.word	0x080092b4
 80074f4:	080092c5 	.word	0x080092c5

080074f8 <__ssputs_r>:
 80074f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074fc:	688e      	ldr	r6, [r1, #8]
 80074fe:	461f      	mov	r7, r3
 8007500:	42be      	cmp	r6, r7
 8007502:	680b      	ldr	r3, [r1, #0]
 8007504:	4682      	mov	sl, r0
 8007506:	460c      	mov	r4, r1
 8007508:	4690      	mov	r8, r2
 800750a:	d82d      	bhi.n	8007568 <__ssputs_r+0x70>
 800750c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007510:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007514:	d026      	beq.n	8007564 <__ssputs_r+0x6c>
 8007516:	6965      	ldr	r5, [r4, #20]
 8007518:	6909      	ldr	r1, [r1, #16]
 800751a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800751e:	eba3 0901 	sub.w	r9, r3, r1
 8007522:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007526:	1c7b      	adds	r3, r7, #1
 8007528:	444b      	add	r3, r9
 800752a:	106d      	asrs	r5, r5, #1
 800752c:	429d      	cmp	r5, r3
 800752e:	bf38      	it	cc
 8007530:	461d      	movcc	r5, r3
 8007532:	0553      	lsls	r3, r2, #21
 8007534:	d527      	bpl.n	8007586 <__ssputs_r+0x8e>
 8007536:	4629      	mov	r1, r5
 8007538:	f7ff fbda 	bl	8006cf0 <_malloc_r>
 800753c:	4606      	mov	r6, r0
 800753e:	b360      	cbz	r0, 800759a <__ssputs_r+0xa2>
 8007540:	6921      	ldr	r1, [r4, #16]
 8007542:	464a      	mov	r2, r9
 8007544:	f7fe fcf9 	bl	8005f3a <memcpy>
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800754e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	6126      	str	r6, [r4, #16]
 8007556:	6165      	str	r5, [r4, #20]
 8007558:	444e      	add	r6, r9
 800755a:	eba5 0509 	sub.w	r5, r5, r9
 800755e:	6026      	str	r6, [r4, #0]
 8007560:	60a5      	str	r5, [r4, #8]
 8007562:	463e      	mov	r6, r7
 8007564:	42be      	cmp	r6, r7
 8007566:	d900      	bls.n	800756a <__ssputs_r+0x72>
 8007568:	463e      	mov	r6, r7
 800756a:	6820      	ldr	r0, [r4, #0]
 800756c:	4632      	mov	r2, r6
 800756e:	4641      	mov	r1, r8
 8007570:	f7fe fc4a 	bl	8005e08 <memmove>
 8007574:	68a3      	ldr	r3, [r4, #8]
 8007576:	1b9b      	subs	r3, r3, r6
 8007578:	60a3      	str	r3, [r4, #8]
 800757a:	6823      	ldr	r3, [r4, #0]
 800757c:	4433      	add	r3, r6
 800757e:	6023      	str	r3, [r4, #0]
 8007580:	2000      	movs	r0, #0
 8007582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007586:	462a      	mov	r2, r5
 8007588:	f000 fbce 	bl	8007d28 <_realloc_r>
 800758c:	4606      	mov	r6, r0
 800758e:	2800      	cmp	r0, #0
 8007590:	d1e0      	bne.n	8007554 <__ssputs_r+0x5c>
 8007592:	6921      	ldr	r1, [r4, #16]
 8007594:	4650      	mov	r0, sl
 8007596:	f7ff fb37 	bl	8006c08 <_free_r>
 800759a:	230c      	movs	r3, #12
 800759c:	f8ca 3000 	str.w	r3, [sl]
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075a6:	81a3      	strh	r3, [r4, #12]
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ac:	e7e9      	b.n	8007582 <__ssputs_r+0x8a>
	...

080075b0 <_svfiprintf_r>:
 80075b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b4:	4698      	mov	r8, r3
 80075b6:	898b      	ldrh	r3, [r1, #12]
 80075b8:	061b      	lsls	r3, r3, #24
 80075ba:	b09d      	sub	sp, #116	@ 0x74
 80075bc:	4607      	mov	r7, r0
 80075be:	460d      	mov	r5, r1
 80075c0:	4614      	mov	r4, r2
 80075c2:	d510      	bpl.n	80075e6 <_svfiprintf_r+0x36>
 80075c4:	690b      	ldr	r3, [r1, #16]
 80075c6:	b973      	cbnz	r3, 80075e6 <_svfiprintf_r+0x36>
 80075c8:	2140      	movs	r1, #64	@ 0x40
 80075ca:	f7ff fb91 	bl	8006cf0 <_malloc_r>
 80075ce:	6028      	str	r0, [r5, #0]
 80075d0:	6128      	str	r0, [r5, #16]
 80075d2:	b930      	cbnz	r0, 80075e2 <_svfiprintf_r+0x32>
 80075d4:	230c      	movs	r3, #12
 80075d6:	603b      	str	r3, [r7, #0]
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	b01d      	add	sp, #116	@ 0x74
 80075de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e2:	2340      	movs	r3, #64	@ 0x40
 80075e4:	616b      	str	r3, [r5, #20]
 80075e6:	2300      	movs	r3, #0
 80075e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ea:	2320      	movs	r3, #32
 80075ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80075f4:	2330      	movs	r3, #48	@ 0x30
 80075f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007794 <_svfiprintf_r+0x1e4>
 80075fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075fe:	f04f 0901 	mov.w	r9, #1
 8007602:	4623      	mov	r3, r4
 8007604:	469a      	mov	sl, r3
 8007606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760a:	b10a      	cbz	r2, 8007610 <_svfiprintf_r+0x60>
 800760c:	2a25      	cmp	r2, #37	@ 0x25
 800760e:	d1f9      	bne.n	8007604 <_svfiprintf_r+0x54>
 8007610:	ebba 0b04 	subs.w	fp, sl, r4
 8007614:	d00b      	beq.n	800762e <_svfiprintf_r+0x7e>
 8007616:	465b      	mov	r3, fp
 8007618:	4622      	mov	r2, r4
 800761a:	4629      	mov	r1, r5
 800761c:	4638      	mov	r0, r7
 800761e:	f7ff ff6b 	bl	80074f8 <__ssputs_r>
 8007622:	3001      	adds	r0, #1
 8007624:	f000 80a7 	beq.w	8007776 <_svfiprintf_r+0x1c6>
 8007628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800762a:	445a      	add	r2, fp
 800762c:	9209      	str	r2, [sp, #36]	@ 0x24
 800762e:	f89a 3000 	ldrb.w	r3, [sl]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 809f 	beq.w	8007776 <_svfiprintf_r+0x1c6>
 8007638:	2300      	movs	r3, #0
 800763a:	f04f 32ff 	mov.w	r2, #4294967295
 800763e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007642:	f10a 0a01 	add.w	sl, sl, #1
 8007646:	9304      	str	r3, [sp, #16]
 8007648:	9307      	str	r3, [sp, #28]
 800764a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800764e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007650:	4654      	mov	r4, sl
 8007652:	2205      	movs	r2, #5
 8007654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007658:	484e      	ldr	r0, [pc, #312]	@ (8007794 <_svfiprintf_r+0x1e4>)
 800765a:	f7f8 fdf1 	bl	8000240 <memchr>
 800765e:	9a04      	ldr	r2, [sp, #16]
 8007660:	b9d8      	cbnz	r0, 800769a <_svfiprintf_r+0xea>
 8007662:	06d0      	lsls	r0, r2, #27
 8007664:	bf44      	itt	mi
 8007666:	2320      	movmi	r3, #32
 8007668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800766c:	0711      	lsls	r1, r2, #28
 800766e:	bf44      	itt	mi
 8007670:	232b      	movmi	r3, #43	@ 0x2b
 8007672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007676:	f89a 3000 	ldrb.w	r3, [sl]
 800767a:	2b2a      	cmp	r3, #42	@ 0x2a
 800767c:	d015      	beq.n	80076aa <_svfiprintf_r+0xfa>
 800767e:	9a07      	ldr	r2, [sp, #28]
 8007680:	4654      	mov	r4, sl
 8007682:	2000      	movs	r0, #0
 8007684:	f04f 0c0a 	mov.w	ip, #10
 8007688:	4621      	mov	r1, r4
 800768a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800768e:	3b30      	subs	r3, #48	@ 0x30
 8007690:	2b09      	cmp	r3, #9
 8007692:	d94b      	bls.n	800772c <_svfiprintf_r+0x17c>
 8007694:	b1b0      	cbz	r0, 80076c4 <_svfiprintf_r+0x114>
 8007696:	9207      	str	r2, [sp, #28]
 8007698:	e014      	b.n	80076c4 <_svfiprintf_r+0x114>
 800769a:	eba0 0308 	sub.w	r3, r0, r8
 800769e:	fa09 f303 	lsl.w	r3, r9, r3
 80076a2:	4313      	orrs	r3, r2
 80076a4:	9304      	str	r3, [sp, #16]
 80076a6:	46a2      	mov	sl, r4
 80076a8:	e7d2      	b.n	8007650 <_svfiprintf_r+0xa0>
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	1d19      	adds	r1, r3, #4
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	9103      	str	r1, [sp, #12]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bfbb      	ittet	lt
 80076b6:	425b      	neglt	r3, r3
 80076b8:	f042 0202 	orrlt.w	r2, r2, #2
 80076bc:	9307      	strge	r3, [sp, #28]
 80076be:	9307      	strlt	r3, [sp, #28]
 80076c0:	bfb8      	it	lt
 80076c2:	9204      	strlt	r2, [sp, #16]
 80076c4:	7823      	ldrb	r3, [r4, #0]
 80076c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80076c8:	d10a      	bne.n	80076e0 <_svfiprintf_r+0x130>
 80076ca:	7863      	ldrb	r3, [r4, #1]
 80076cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ce:	d132      	bne.n	8007736 <_svfiprintf_r+0x186>
 80076d0:	9b03      	ldr	r3, [sp, #12]
 80076d2:	1d1a      	adds	r2, r3, #4
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	9203      	str	r2, [sp, #12]
 80076d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076dc:	3402      	adds	r4, #2
 80076de:	9305      	str	r3, [sp, #20]
 80076e0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007798 <_svfiprintf_r+0x1e8>
 80076e4:	7821      	ldrb	r1, [r4, #0]
 80076e6:	2203      	movs	r2, #3
 80076e8:	4650      	mov	r0, sl
 80076ea:	f7f8 fda9 	bl	8000240 <memchr>
 80076ee:	b138      	cbz	r0, 8007700 <_svfiprintf_r+0x150>
 80076f0:	9b04      	ldr	r3, [sp, #16]
 80076f2:	eba0 000a 	sub.w	r0, r0, sl
 80076f6:	2240      	movs	r2, #64	@ 0x40
 80076f8:	4082      	lsls	r2, r0
 80076fa:	4313      	orrs	r3, r2
 80076fc:	3401      	adds	r4, #1
 80076fe:	9304      	str	r3, [sp, #16]
 8007700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007704:	4825      	ldr	r0, [pc, #148]	@ (800779c <_svfiprintf_r+0x1ec>)
 8007706:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800770a:	2206      	movs	r2, #6
 800770c:	f7f8 fd98 	bl	8000240 <memchr>
 8007710:	2800      	cmp	r0, #0
 8007712:	d036      	beq.n	8007782 <_svfiprintf_r+0x1d2>
 8007714:	4b22      	ldr	r3, [pc, #136]	@ (80077a0 <_svfiprintf_r+0x1f0>)
 8007716:	bb1b      	cbnz	r3, 8007760 <_svfiprintf_r+0x1b0>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	3307      	adds	r3, #7
 800771c:	f023 0307 	bic.w	r3, r3, #7
 8007720:	3308      	adds	r3, #8
 8007722:	9303      	str	r3, [sp, #12]
 8007724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007726:	4433      	add	r3, r6
 8007728:	9309      	str	r3, [sp, #36]	@ 0x24
 800772a:	e76a      	b.n	8007602 <_svfiprintf_r+0x52>
 800772c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007730:	460c      	mov	r4, r1
 8007732:	2001      	movs	r0, #1
 8007734:	e7a8      	b.n	8007688 <_svfiprintf_r+0xd8>
 8007736:	2300      	movs	r3, #0
 8007738:	3401      	adds	r4, #1
 800773a:	9305      	str	r3, [sp, #20]
 800773c:	4619      	mov	r1, r3
 800773e:	f04f 0c0a 	mov.w	ip, #10
 8007742:	4620      	mov	r0, r4
 8007744:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007748:	3a30      	subs	r2, #48	@ 0x30
 800774a:	2a09      	cmp	r2, #9
 800774c:	d903      	bls.n	8007756 <_svfiprintf_r+0x1a6>
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0c6      	beq.n	80076e0 <_svfiprintf_r+0x130>
 8007752:	9105      	str	r1, [sp, #20]
 8007754:	e7c4      	b.n	80076e0 <_svfiprintf_r+0x130>
 8007756:	fb0c 2101 	mla	r1, ip, r1, r2
 800775a:	4604      	mov	r4, r0
 800775c:	2301      	movs	r3, #1
 800775e:	e7f0      	b.n	8007742 <_svfiprintf_r+0x192>
 8007760:	ab03      	add	r3, sp, #12
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	462a      	mov	r2, r5
 8007766:	4b0f      	ldr	r3, [pc, #60]	@ (80077a4 <_svfiprintf_r+0x1f4>)
 8007768:	a904      	add	r1, sp, #16
 800776a:	4638      	mov	r0, r7
 800776c:	f7fd fc90 	bl	8005090 <_printf_float>
 8007770:	1c42      	adds	r2, r0, #1
 8007772:	4606      	mov	r6, r0
 8007774:	d1d6      	bne.n	8007724 <_svfiprintf_r+0x174>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	065b      	lsls	r3, r3, #25
 800777a:	f53f af2d 	bmi.w	80075d8 <_svfiprintf_r+0x28>
 800777e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007780:	e72c      	b.n	80075dc <_svfiprintf_r+0x2c>
 8007782:	ab03      	add	r3, sp, #12
 8007784:	9300      	str	r3, [sp, #0]
 8007786:	462a      	mov	r2, r5
 8007788:	4b06      	ldr	r3, [pc, #24]	@ (80077a4 <_svfiprintf_r+0x1f4>)
 800778a:	a904      	add	r1, sp, #16
 800778c:	4638      	mov	r0, r7
 800778e:	f7fd ff19 	bl	80055c4 <_printf_i>
 8007792:	e7ed      	b.n	8007770 <_svfiprintf_r+0x1c0>
 8007794:	0800931e 	.word	0x0800931e
 8007798:	08009324 	.word	0x08009324
 800779c:	08009328 	.word	0x08009328
 80077a0:	08005091 	.word	0x08005091
 80077a4:	080074f9 	.word	0x080074f9

080077a8 <__sfputc_r>:
 80077a8:	6893      	ldr	r3, [r2, #8]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	b410      	push	{r4}
 80077b0:	6093      	str	r3, [r2, #8]
 80077b2:	da07      	bge.n	80077c4 <__sfputc_r+0x1c>
 80077b4:	6994      	ldr	r4, [r2, #24]
 80077b6:	42a3      	cmp	r3, r4
 80077b8:	db01      	blt.n	80077be <__sfputc_r+0x16>
 80077ba:	290a      	cmp	r1, #10
 80077bc:	d102      	bne.n	80077c4 <__sfputc_r+0x1c>
 80077be:	bc10      	pop	{r4}
 80077c0:	f7fe ba7d 	b.w	8005cbe <__swbuf_r>
 80077c4:	6813      	ldr	r3, [r2, #0]
 80077c6:	1c58      	adds	r0, r3, #1
 80077c8:	6010      	str	r0, [r2, #0]
 80077ca:	7019      	strb	r1, [r3, #0]
 80077cc:	4608      	mov	r0, r1
 80077ce:	bc10      	pop	{r4}
 80077d0:	4770      	bx	lr

080077d2 <__sfputs_r>:
 80077d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d4:	4606      	mov	r6, r0
 80077d6:	460f      	mov	r7, r1
 80077d8:	4614      	mov	r4, r2
 80077da:	18d5      	adds	r5, r2, r3
 80077dc:	42ac      	cmp	r4, r5
 80077de:	d101      	bne.n	80077e4 <__sfputs_r+0x12>
 80077e0:	2000      	movs	r0, #0
 80077e2:	e007      	b.n	80077f4 <__sfputs_r+0x22>
 80077e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e8:	463a      	mov	r2, r7
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7ff ffdc 	bl	80077a8 <__sfputc_r>
 80077f0:	1c43      	adds	r3, r0, #1
 80077f2:	d1f3      	bne.n	80077dc <__sfputs_r+0xa>
 80077f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077f8 <_vfiprintf_r>:
 80077f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077fc:	460d      	mov	r5, r1
 80077fe:	b09d      	sub	sp, #116	@ 0x74
 8007800:	4614      	mov	r4, r2
 8007802:	4698      	mov	r8, r3
 8007804:	4606      	mov	r6, r0
 8007806:	b118      	cbz	r0, 8007810 <_vfiprintf_r+0x18>
 8007808:	6a03      	ldr	r3, [r0, #32]
 800780a:	b90b      	cbnz	r3, 8007810 <_vfiprintf_r+0x18>
 800780c:	f7fe f884 	bl	8005918 <__sinit>
 8007810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007812:	07d9      	lsls	r1, r3, #31
 8007814:	d405      	bmi.n	8007822 <_vfiprintf_r+0x2a>
 8007816:	89ab      	ldrh	r3, [r5, #12]
 8007818:	059a      	lsls	r2, r3, #22
 800781a:	d402      	bmi.n	8007822 <_vfiprintf_r+0x2a>
 800781c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800781e:	f7fe fb8a 	bl	8005f36 <__retarget_lock_acquire_recursive>
 8007822:	89ab      	ldrh	r3, [r5, #12]
 8007824:	071b      	lsls	r3, r3, #28
 8007826:	d501      	bpl.n	800782c <_vfiprintf_r+0x34>
 8007828:	692b      	ldr	r3, [r5, #16]
 800782a:	b99b      	cbnz	r3, 8007854 <_vfiprintf_r+0x5c>
 800782c:	4629      	mov	r1, r5
 800782e:	4630      	mov	r0, r6
 8007830:	f7fe fa84 	bl	8005d3c <__swsetup_r>
 8007834:	b170      	cbz	r0, 8007854 <_vfiprintf_r+0x5c>
 8007836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007838:	07dc      	lsls	r4, r3, #31
 800783a:	d504      	bpl.n	8007846 <_vfiprintf_r+0x4e>
 800783c:	f04f 30ff 	mov.w	r0, #4294967295
 8007840:	b01d      	add	sp, #116	@ 0x74
 8007842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007846:	89ab      	ldrh	r3, [r5, #12]
 8007848:	0598      	lsls	r0, r3, #22
 800784a:	d4f7      	bmi.n	800783c <_vfiprintf_r+0x44>
 800784c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800784e:	f7fe fb73 	bl	8005f38 <__retarget_lock_release_recursive>
 8007852:	e7f3      	b.n	800783c <_vfiprintf_r+0x44>
 8007854:	2300      	movs	r3, #0
 8007856:	9309      	str	r3, [sp, #36]	@ 0x24
 8007858:	2320      	movs	r3, #32
 800785a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800785e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007862:	2330      	movs	r3, #48	@ 0x30
 8007864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a14 <_vfiprintf_r+0x21c>
 8007868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800786c:	f04f 0901 	mov.w	r9, #1
 8007870:	4623      	mov	r3, r4
 8007872:	469a      	mov	sl, r3
 8007874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007878:	b10a      	cbz	r2, 800787e <_vfiprintf_r+0x86>
 800787a:	2a25      	cmp	r2, #37	@ 0x25
 800787c:	d1f9      	bne.n	8007872 <_vfiprintf_r+0x7a>
 800787e:	ebba 0b04 	subs.w	fp, sl, r4
 8007882:	d00b      	beq.n	800789c <_vfiprintf_r+0xa4>
 8007884:	465b      	mov	r3, fp
 8007886:	4622      	mov	r2, r4
 8007888:	4629      	mov	r1, r5
 800788a:	4630      	mov	r0, r6
 800788c:	f7ff ffa1 	bl	80077d2 <__sfputs_r>
 8007890:	3001      	adds	r0, #1
 8007892:	f000 80a7 	beq.w	80079e4 <_vfiprintf_r+0x1ec>
 8007896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007898:	445a      	add	r2, fp
 800789a:	9209      	str	r2, [sp, #36]	@ 0x24
 800789c:	f89a 3000 	ldrb.w	r3, [sl]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 809f 	beq.w	80079e4 <_vfiprintf_r+0x1ec>
 80078a6:	2300      	movs	r3, #0
 80078a8:	f04f 32ff 	mov.w	r2, #4294967295
 80078ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b0:	f10a 0a01 	add.w	sl, sl, #1
 80078b4:	9304      	str	r3, [sp, #16]
 80078b6:	9307      	str	r3, [sp, #28]
 80078b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80078be:	4654      	mov	r4, sl
 80078c0:	2205      	movs	r2, #5
 80078c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c6:	4853      	ldr	r0, [pc, #332]	@ (8007a14 <_vfiprintf_r+0x21c>)
 80078c8:	f7f8 fcba 	bl	8000240 <memchr>
 80078cc:	9a04      	ldr	r2, [sp, #16]
 80078ce:	b9d8      	cbnz	r0, 8007908 <_vfiprintf_r+0x110>
 80078d0:	06d1      	lsls	r1, r2, #27
 80078d2:	bf44      	itt	mi
 80078d4:	2320      	movmi	r3, #32
 80078d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078da:	0713      	lsls	r3, r2, #28
 80078dc:	bf44      	itt	mi
 80078de:	232b      	movmi	r3, #43	@ 0x2b
 80078e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078e4:	f89a 3000 	ldrb.w	r3, [sl]
 80078e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ea:	d015      	beq.n	8007918 <_vfiprintf_r+0x120>
 80078ec:	9a07      	ldr	r2, [sp, #28]
 80078ee:	4654      	mov	r4, sl
 80078f0:	2000      	movs	r0, #0
 80078f2:	f04f 0c0a 	mov.w	ip, #10
 80078f6:	4621      	mov	r1, r4
 80078f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078fc:	3b30      	subs	r3, #48	@ 0x30
 80078fe:	2b09      	cmp	r3, #9
 8007900:	d94b      	bls.n	800799a <_vfiprintf_r+0x1a2>
 8007902:	b1b0      	cbz	r0, 8007932 <_vfiprintf_r+0x13a>
 8007904:	9207      	str	r2, [sp, #28]
 8007906:	e014      	b.n	8007932 <_vfiprintf_r+0x13a>
 8007908:	eba0 0308 	sub.w	r3, r0, r8
 800790c:	fa09 f303 	lsl.w	r3, r9, r3
 8007910:	4313      	orrs	r3, r2
 8007912:	9304      	str	r3, [sp, #16]
 8007914:	46a2      	mov	sl, r4
 8007916:	e7d2      	b.n	80078be <_vfiprintf_r+0xc6>
 8007918:	9b03      	ldr	r3, [sp, #12]
 800791a:	1d19      	adds	r1, r3, #4
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	9103      	str	r1, [sp, #12]
 8007920:	2b00      	cmp	r3, #0
 8007922:	bfbb      	ittet	lt
 8007924:	425b      	neglt	r3, r3
 8007926:	f042 0202 	orrlt.w	r2, r2, #2
 800792a:	9307      	strge	r3, [sp, #28]
 800792c:	9307      	strlt	r3, [sp, #28]
 800792e:	bfb8      	it	lt
 8007930:	9204      	strlt	r2, [sp, #16]
 8007932:	7823      	ldrb	r3, [r4, #0]
 8007934:	2b2e      	cmp	r3, #46	@ 0x2e
 8007936:	d10a      	bne.n	800794e <_vfiprintf_r+0x156>
 8007938:	7863      	ldrb	r3, [r4, #1]
 800793a:	2b2a      	cmp	r3, #42	@ 0x2a
 800793c:	d132      	bne.n	80079a4 <_vfiprintf_r+0x1ac>
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	1d1a      	adds	r2, r3, #4
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	9203      	str	r2, [sp, #12]
 8007946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800794a:	3402      	adds	r4, #2
 800794c:	9305      	str	r3, [sp, #20]
 800794e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007a18 <_vfiprintf_r+0x220>
 8007952:	7821      	ldrb	r1, [r4, #0]
 8007954:	2203      	movs	r2, #3
 8007956:	4650      	mov	r0, sl
 8007958:	f7f8 fc72 	bl	8000240 <memchr>
 800795c:	b138      	cbz	r0, 800796e <_vfiprintf_r+0x176>
 800795e:	9b04      	ldr	r3, [sp, #16]
 8007960:	eba0 000a 	sub.w	r0, r0, sl
 8007964:	2240      	movs	r2, #64	@ 0x40
 8007966:	4082      	lsls	r2, r0
 8007968:	4313      	orrs	r3, r2
 800796a:	3401      	adds	r4, #1
 800796c:	9304      	str	r3, [sp, #16]
 800796e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007972:	482a      	ldr	r0, [pc, #168]	@ (8007a1c <_vfiprintf_r+0x224>)
 8007974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007978:	2206      	movs	r2, #6
 800797a:	f7f8 fc61 	bl	8000240 <memchr>
 800797e:	2800      	cmp	r0, #0
 8007980:	d03f      	beq.n	8007a02 <_vfiprintf_r+0x20a>
 8007982:	4b27      	ldr	r3, [pc, #156]	@ (8007a20 <_vfiprintf_r+0x228>)
 8007984:	bb1b      	cbnz	r3, 80079ce <_vfiprintf_r+0x1d6>
 8007986:	9b03      	ldr	r3, [sp, #12]
 8007988:	3307      	adds	r3, #7
 800798a:	f023 0307 	bic.w	r3, r3, #7
 800798e:	3308      	adds	r3, #8
 8007990:	9303      	str	r3, [sp, #12]
 8007992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007994:	443b      	add	r3, r7
 8007996:	9309      	str	r3, [sp, #36]	@ 0x24
 8007998:	e76a      	b.n	8007870 <_vfiprintf_r+0x78>
 800799a:	fb0c 3202 	mla	r2, ip, r2, r3
 800799e:	460c      	mov	r4, r1
 80079a0:	2001      	movs	r0, #1
 80079a2:	e7a8      	b.n	80078f6 <_vfiprintf_r+0xfe>
 80079a4:	2300      	movs	r3, #0
 80079a6:	3401      	adds	r4, #1
 80079a8:	9305      	str	r3, [sp, #20]
 80079aa:	4619      	mov	r1, r3
 80079ac:	f04f 0c0a 	mov.w	ip, #10
 80079b0:	4620      	mov	r0, r4
 80079b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079b6:	3a30      	subs	r2, #48	@ 0x30
 80079b8:	2a09      	cmp	r2, #9
 80079ba:	d903      	bls.n	80079c4 <_vfiprintf_r+0x1cc>
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0c6      	beq.n	800794e <_vfiprintf_r+0x156>
 80079c0:	9105      	str	r1, [sp, #20]
 80079c2:	e7c4      	b.n	800794e <_vfiprintf_r+0x156>
 80079c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80079c8:	4604      	mov	r4, r0
 80079ca:	2301      	movs	r3, #1
 80079cc:	e7f0      	b.n	80079b0 <_vfiprintf_r+0x1b8>
 80079ce:	ab03      	add	r3, sp, #12
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	462a      	mov	r2, r5
 80079d4:	4b13      	ldr	r3, [pc, #76]	@ (8007a24 <_vfiprintf_r+0x22c>)
 80079d6:	a904      	add	r1, sp, #16
 80079d8:	4630      	mov	r0, r6
 80079da:	f7fd fb59 	bl	8005090 <_printf_float>
 80079de:	4607      	mov	r7, r0
 80079e0:	1c78      	adds	r0, r7, #1
 80079e2:	d1d6      	bne.n	8007992 <_vfiprintf_r+0x19a>
 80079e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079e6:	07d9      	lsls	r1, r3, #31
 80079e8:	d405      	bmi.n	80079f6 <_vfiprintf_r+0x1fe>
 80079ea:	89ab      	ldrh	r3, [r5, #12]
 80079ec:	059a      	lsls	r2, r3, #22
 80079ee:	d402      	bmi.n	80079f6 <_vfiprintf_r+0x1fe>
 80079f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079f2:	f7fe faa1 	bl	8005f38 <__retarget_lock_release_recursive>
 80079f6:	89ab      	ldrh	r3, [r5, #12]
 80079f8:	065b      	lsls	r3, r3, #25
 80079fa:	f53f af1f 	bmi.w	800783c <_vfiprintf_r+0x44>
 80079fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a00:	e71e      	b.n	8007840 <_vfiprintf_r+0x48>
 8007a02:	ab03      	add	r3, sp, #12
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	462a      	mov	r2, r5
 8007a08:	4b06      	ldr	r3, [pc, #24]	@ (8007a24 <_vfiprintf_r+0x22c>)
 8007a0a:	a904      	add	r1, sp, #16
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f7fd fdd9 	bl	80055c4 <_printf_i>
 8007a12:	e7e4      	b.n	80079de <_vfiprintf_r+0x1e6>
 8007a14:	0800931e 	.word	0x0800931e
 8007a18:	08009324 	.word	0x08009324
 8007a1c:	08009328 	.word	0x08009328
 8007a20:	08005091 	.word	0x08005091
 8007a24:	080077d3 	.word	0x080077d3

08007a28 <__sflush_r>:
 8007a28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2e:	0716      	lsls	r6, r2, #28
 8007a30:	4605      	mov	r5, r0
 8007a32:	460c      	mov	r4, r1
 8007a34:	d454      	bmi.n	8007ae0 <__sflush_r+0xb8>
 8007a36:	684b      	ldr	r3, [r1, #4]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	dc02      	bgt.n	8007a42 <__sflush_r+0x1a>
 8007a3c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	dd48      	ble.n	8007ad4 <__sflush_r+0xac>
 8007a42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	d045      	beq.n	8007ad4 <__sflush_r+0xac>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a4e:	682f      	ldr	r7, [r5, #0]
 8007a50:	6a21      	ldr	r1, [r4, #32]
 8007a52:	602b      	str	r3, [r5, #0]
 8007a54:	d030      	beq.n	8007ab8 <__sflush_r+0x90>
 8007a56:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	0759      	lsls	r1, r3, #29
 8007a5c:	d505      	bpl.n	8007a6a <__sflush_r+0x42>
 8007a5e:	6863      	ldr	r3, [r4, #4]
 8007a60:	1ad2      	subs	r2, r2, r3
 8007a62:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a64:	b10b      	cbz	r3, 8007a6a <__sflush_r+0x42>
 8007a66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a68:	1ad2      	subs	r2, r2, r3
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a6e:	6a21      	ldr	r1, [r4, #32]
 8007a70:	4628      	mov	r0, r5
 8007a72:	47b0      	blx	r6
 8007a74:	1c43      	adds	r3, r0, #1
 8007a76:	89a3      	ldrh	r3, [r4, #12]
 8007a78:	d106      	bne.n	8007a88 <__sflush_r+0x60>
 8007a7a:	6829      	ldr	r1, [r5, #0]
 8007a7c:	291d      	cmp	r1, #29
 8007a7e:	d82b      	bhi.n	8007ad8 <__sflush_r+0xb0>
 8007a80:	4a28      	ldr	r2, [pc, #160]	@ (8007b24 <__sflush_r+0xfc>)
 8007a82:	40ca      	lsrs	r2, r1
 8007a84:	07d6      	lsls	r6, r2, #31
 8007a86:	d527      	bpl.n	8007ad8 <__sflush_r+0xb0>
 8007a88:	2200      	movs	r2, #0
 8007a8a:	6062      	str	r2, [r4, #4]
 8007a8c:	04d9      	lsls	r1, r3, #19
 8007a8e:	6922      	ldr	r2, [r4, #16]
 8007a90:	6022      	str	r2, [r4, #0]
 8007a92:	d504      	bpl.n	8007a9e <__sflush_r+0x76>
 8007a94:	1c42      	adds	r2, r0, #1
 8007a96:	d101      	bne.n	8007a9c <__sflush_r+0x74>
 8007a98:	682b      	ldr	r3, [r5, #0]
 8007a9a:	b903      	cbnz	r3, 8007a9e <__sflush_r+0x76>
 8007a9c:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aa0:	602f      	str	r7, [r5, #0]
 8007aa2:	b1b9      	cbz	r1, 8007ad4 <__sflush_r+0xac>
 8007aa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007aa8:	4299      	cmp	r1, r3
 8007aaa:	d002      	beq.n	8007ab2 <__sflush_r+0x8a>
 8007aac:	4628      	mov	r0, r5
 8007aae:	f7ff f8ab 	bl	8006c08 <_free_r>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ab6:	e00d      	b.n	8007ad4 <__sflush_r+0xac>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	4628      	mov	r0, r5
 8007abc:	47b0      	blx	r6
 8007abe:	4602      	mov	r2, r0
 8007ac0:	1c50      	adds	r0, r2, #1
 8007ac2:	d1c9      	bne.n	8007a58 <__sflush_r+0x30>
 8007ac4:	682b      	ldr	r3, [r5, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d0c6      	beq.n	8007a58 <__sflush_r+0x30>
 8007aca:	2b1d      	cmp	r3, #29
 8007acc:	d001      	beq.n	8007ad2 <__sflush_r+0xaa>
 8007ace:	2b16      	cmp	r3, #22
 8007ad0:	d11d      	bne.n	8007b0e <__sflush_r+0xe6>
 8007ad2:	602f      	str	r7, [r5, #0]
 8007ad4:	2000      	movs	r0, #0
 8007ad6:	e021      	b.n	8007b1c <__sflush_r+0xf4>
 8007ad8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007adc:	b21b      	sxth	r3, r3
 8007ade:	e01a      	b.n	8007b16 <__sflush_r+0xee>
 8007ae0:	690f      	ldr	r7, [r1, #16]
 8007ae2:	2f00      	cmp	r7, #0
 8007ae4:	d0f6      	beq.n	8007ad4 <__sflush_r+0xac>
 8007ae6:	0793      	lsls	r3, r2, #30
 8007ae8:	680e      	ldr	r6, [r1, #0]
 8007aea:	bf08      	it	eq
 8007aec:	694b      	ldreq	r3, [r1, #20]
 8007aee:	600f      	str	r7, [r1, #0]
 8007af0:	bf18      	it	ne
 8007af2:	2300      	movne	r3, #0
 8007af4:	1bf6      	subs	r6, r6, r7
 8007af6:	608b      	str	r3, [r1, #8]
 8007af8:	2e00      	cmp	r6, #0
 8007afa:	ddeb      	ble.n	8007ad4 <__sflush_r+0xac>
 8007afc:	6a21      	ldr	r1, [r4, #32]
 8007afe:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007b02:	4633      	mov	r3, r6
 8007b04:	463a      	mov	r2, r7
 8007b06:	4628      	mov	r0, r5
 8007b08:	47e0      	blx	ip
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	dc07      	bgt.n	8007b1e <__sflush_r+0xf6>
 8007b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b16:	81a3      	strh	r3, [r4, #12]
 8007b18:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b1e:	4407      	add	r7, r0
 8007b20:	1a36      	subs	r6, r6, r0
 8007b22:	e7e9      	b.n	8007af8 <__sflush_r+0xd0>
 8007b24:	20400001 	.word	0x20400001

08007b28 <_fflush_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	690b      	ldr	r3, [r1, #16]
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	b913      	cbnz	r3, 8007b38 <_fflush_r+0x10>
 8007b32:	2500      	movs	r5, #0
 8007b34:	4628      	mov	r0, r5
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	b118      	cbz	r0, 8007b42 <_fflush_r+0x1a>
 8007b3a:	6a03      	ldr	r3, [r0, #32]
 8007b3c:	b90b      	cbnz	r3, 8007b42 <_fflush_r+0x1a>
 8007b3e:	f7fd feeb 	bl	8005918 <__sinit>
 8007b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0f3      	beq.n	8007b32 <_fflush_r+0xa>
 8007b4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b4c:	07d0      	lsls	r0, r2, #31
 8007b4e:	d404      	bmi.n	8007b5a <_fflush_r+0x32>
 8007b50:	0599      	lsls	r1, r3, #22
 8007b52:	d402      	bmi.n	8007b5a <_fflush_r+0x32>
 8007b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b56:	f7fe f9ee 	bl	8005f36 <__retarget_lock_acquire_recursive>
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	f7ff ff63 	bl	8007a28 <__sflush_r>
 8007b62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b64:	07da      	lsls	r2, r3, #31
 8007b66:	4605      	mov	r5, r0
 8007b68:	d4e4      	bmi.n	8007b34 <_fflush_r+0xc>
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	059b      	lsls	r3, r3, #22
 8007b6e:	d4e1      	bmi.n	8007b34 <_fflush_r+0xc>
 8007b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b72:	f7fe f9e1 	bl	8005f38 <__retarget_lock_release_recursive>
 8007b76:	e7dd      	b.n	8007b34 <_fflush_r+0xc>

08007b78 <__swhatbuf_r>:
 8007b78:	b570      	push	{r4, r5, r6, lr}
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b80:	2900      	cmp	r1, #0
 8007b82:	b096      	sub	sp, #88	@ 0x58
 8007b84:	4615      	mov	r5, r2
 8007b86:	461e      	mov	r6, r3
 8007b88:	da0d      	bge.n	8007ba6 <__swhatbuf_r+0x2e>
 8007b8a:	89a3      	ldrh	r3, [r4, #12]
 8007b8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b90:	f04f 0100 	mov.w	r1, #0
 8007b94:	bf14      	ite	ne
 8007b96:	2340      	movne	r3, #64	@ 0x40
 8007b98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	6031      	str	r1, [r6, #0]
 8007ba0:	602b      	str	r3, [r5, #0]
 8007ba2:	b016      	add	sp, #88	@ 0x58
 8007ba4:	bd70      	pop	{r4, r5, r6, pc}
 8007ba6:	466a      	mov	r2, sp
 8007ba8:	f000 f848 	bl	8007c3c <_fstat_r>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	dbec      	blt.n	8007b8a <__swhatbuf_r+0x12>
 8007bb0:	9901      	ldr	r1, [sp, #4]
 8007bb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bba:	4259      	negs	r1, r3
 8007bbc:	4159      	adcs	r1, r3
 8007bbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bc2:	e7eb      	b.n	8007b9c <__swhatbuf_r+0x24>

08007bc4 <__smakebuf_r>:
 8007bc4:	898b      	ldrh	r3, [r1, #12]
 8007bc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bc8:	079d      	lsls	r5, r3, #30
 8007bca:	4606      	mov	r6, r0
 8007bcc:	460c      	mov	r4, r1
 8007bce:	d507      	bpl.n	8007be0 <__smakebuf_r+0x1c>
 8007bd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	6123      	str	r3, [r4, #16]
 8007bd8:	2301      	movs	r3, #1
 8007bda:	6163      	str	r3, [r4, #20]
 8007bdc:	b003      	add	sp, #12
 8007bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007be0:	ab01      	add	r3, sp, #4
 8007be2:	466a      	mov	r2, sp
 8007be4:	f7ff ffc8 	bl	8007b78 <__swhatbuf_r>
 8007be8:	9f00      	ldr	r7, [sp, #0]
 8007bea:	4605      	mov	r5, r0
 8007bec:	4639      	mov	r1, r7
 8007bee:	4630      	mov	r0, r6
 8007bf0:	f7ff f87e 	bl	8006cf0 <_malloc_r>
 8007bf4:	b948      	cbnz	r0, 8007c0a <__smakebuf_r+0x46>
 8007bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bfa:	059a      	lsls	r2, r3, #22
 8007bfc:	d4ee      	bmi.n	8007bdc <__smakebuf_r+0x18>
 8007bfe:	f023 0303 	bic.w	r3, r3, #3
 8007c02:	f043 0302 	orr.w	r3, r3, #2
 8007c06:	81a3      	strh	r3, [r4, #12]
 8007c08:	e7e2      	b.n	8007bd0 <__smakebuf_r+0xc>
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	6020      	str	r0, [r4, #0]
 8007c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c1a:	b15b      	cbz	r3, 8007c34 <__smakebuf_r+0x70>
 8007c1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c20:	4630      	mov	r0, r6
 8007c22:	f000 f81d 	bl	8007c60 <_isatty_r>
 8007c26:	b128      	cbz	r0, 8007c34 <__smakebuf_r+0x70>
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	f023 0303 	bic.w	r3, r3, #3
 8007c2e:	f043 0301 	orr.w	r3, r3, #1
 8007c32:	81a3      	strh	r3, [r4, #12]
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	431d      	orrs	r5, r3
 8007c38:	81a5      	strh	r5, [r4, #12]
 8007c3a:	e7cf      	b.n	8007bdc <__smakebuf_r+0x18>

08007c3c <_fstat_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4d07      	ldr	r5, [pc, #28]	@ (8007c5c <_fstat_r+0x20>)
 8007c40:	2300      	movs	r3, #0
 8007c42:	4604      	mov	r4, r0
 8007c44:	4608      	mov	r0, r1
 8007c46:	4611      	mov	r1, r2
 8007c48:	602b      	str	r3, [r5, #0]
 8007c4a:	f7fa fcaf 	bl	80025ac <_fstat>
 8007c4e:	1c43      	adds	r3, r0, #1
 8007c50:	d102      	bne.n	8007c58 <_fstat_r+0x1c>
 8007c52:	682b      	ldr	r3, [r5, #0]
 8007c54:	b103      	cbz	r3, 8007c58 <_fstat_r+0x1c>
 8007c56:	6023      	str	r3, [r4, #0]
 8007c58:	bd38      	pop	{r3, r4, r5, pc}
 8007c5a:	bf00      	nop
 8007c5c:	200004f0 	.word	0x200004f0

08007c60 <_isatty_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4d06      	ldr	r5, [pc, #24]	@ (8007c7c <_isatty_r+0x1c>)
 8007c64:	2300      	movs	r3, #0
 8007c66:	4604      	mov	r4, r0
 8007c68:	4608      	mov	r0, r1
 8007c6a:	602b      	str	r3, [r5, #0]
 8007c6c:	f7fa fca4 	bl	80025b8 <_isatty>
 8007c70:	1c43      	adds	r3, r0, #1
 8007c72:	d102      	bne.n	8007c7a <_isatty_r+0x1a>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	b103      	cbz	r3, 8007c7a <_isatty_r+0x1a>
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
 8007c7c:	200004f0 	.word	0x200004f0

08007c80 <_sbrk_r>:
 8007c80:	b538      	push	{r3, r4, r5, lr}
 8007c82:	4d06      	ldr	r5, [pc, #24]	@ (8007c9c <_sbrk_r+0x1c>)
 8007c84:	2300      	movs	r3, #0
 8007c86:	4604      	mov	r4, r0
 8007c88:	4608      	mov	r0, r1
 8007c8a:	602b      	str	r3, [r5, #0]
 8007c8c:	f7fa fc98 	bl	80025c0 <_sbrk>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d102      	bne.n	8007c9a <_sbrk_r+0x1a>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	b103      	cbz	r3, 8007c9a <_sbrk_r+0x1a>
 8007c98:	6023      	str	r3, [r4, #0]
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	200004f0 	.word	0x200004f0

08007ca0 <__assert_func>:
 8007ca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ca2:	4614      	mov	r4, r2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4b09      	ldr	r3, [pc, #36]	@ (8007ccc <__assert_func+0x2c>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4605      	mov	r5, r0
 8007cac:	68d8      	ldr	r0, [r3, #12]
 8007cae:	b14c      	cbz	r4, 8007cc4 <__assert_func+0x24>
 8007cb0:	4b07      	ldr	r3, [pc, #28]	@ (8007cd0 <__assert_func+0x30>)
 8007cb2:	9100      	str	r1, [sp, #0]
 8007cb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cb8:	4906      	ldr	r1, [pc, #24]	@ (8007cd4 <__assert_func+0x34>)
 8007cba:	462b      	mov	r3, r5
 8007cbc:	f000 f870 	bl	8007da0 <fiprintf>
 8007cc0:	f000 f880 	bl	8007dc4 <abort>
 8007cc4:	4b04      	ldr	r3, [pc, #16]	@ (8007cd8 <__assert_func+0x38>)
 8007cc6:	461c      	mov	r4, r3
 8007cc8:	e7f3      	b.n	8007cb2 <__assert_func+0x12>
 8007cca:	bf00      	nop
 8007ccc:	20000018 	.word	0x20000018
 8007cd0:	08009339 	.word	0x08009339
 8007cd4:	08009346 	.word	0x08009346
 8007cd8:	08009374 	.word	0x08009374

08007cdc <_calloc_r>:
 8007cdc:	b570      	push	{r4, r5, r6, lr}
 8007cde:	fba1 5402 	umull	r5, r4, r1, r2
 8007ce2:	b934      	cbnz	r4, 8007cf2 <_calloc_r+0x16>
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	f7ff f803 	bl	8006cf0 <_malloc_r>
 8007cea:	4606      	mov	r6, r0
 8007cec:	b928      	cbnz	r0, 8007cfa <_calloc_r+0x1e>
 8007cee:	4630      	mov	r0, r6
 8007cf0:	bd70      	pop	{r4, r5, r6, pc}
 8007cf2:	220c      	movs	r2, #12
 8007cf4:	6002      	str	r2, [r0, #0]
 8007cf6:	2600      	movs	r6, #0
 8007cf8:	e7f9      	b.n	8007cee <_calloc_r+0x12>
 8007cfa:	462a      	mov	r2, r5
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	f7fe f89d 	bl	8005e3c <memset>
 8007d02:	e7f4      	b.n	8007cee <_calloc_r+0x12>

08007d04 <__ascii_mbtowc>:
 8007d04:	b082      	sub	sp, #8
 8007d06:	b901      	cbnz	r1, 8007d0a <__ascii_mbtowc+0x6>
 8007d08:	a901      	add	r1, sp, #4
 8007d0a:	b142      	cbz	r2, 8007d1e <__ascii_mbtowc+0x1a>
 8007d0c:	b14b      	cbz	r3, 8007d22 <__ascii_mbtowc+0x1e>
 8007d0e:	7813      	ldrb	r3, [r2, #0]
 8007d10:	600b      	str	r3, [r1, #0]
 8007d12:	7812      	ldrb	r2, [r2, #0]
 8007d14:	1e10      	subs	r0, r2, #0
 8007d16:	bf18      	it	ne
 8007d18:	2001      	movne	r0, #1
 8007d1a:	b002      	add	sp, #8
 8007d1c:	4770      	bx	lr
 8007d1e:	4610      	mov	r0, r2
 8007d20:	e7fb      	b.n	8007d1a <__ascii_mbtowc+0x16>
 8007d22:	f06f 0001 	mvn.w	r0, #1
 8007d26:	e7f8      	b.n	8007d1a <__ascii_mbtowc+0x16>

08007d28 <_realloc_r>:
 8007d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d2c:	4607      	mov	r7, r0
 8007d2e:	4614      	mov	r4, r2
 8007d30:	460d      	mov	r5, r1
 8007d32:	b921      	cbnz	r1, 8007d3e <_realloc_r+0x16>
 8007d34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d38:	4611      	mov	r1, r2
 8007d3a:	f7fe bfd9 	b.w	8006cf0 <_malloc_r>
 8007d3e:	b92a      	cbnz	r2, 8007d4c <_realloc_r+0x24>
 8007d40:	f7fe ff62 	bl	8006c08 <_free_r>
 8007d44:	4625      	mov	r5, r4
 8007d46:	4628      	mov	r0, r5
 8007d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d4c:	f000 f841 	bl	8007dd2 <_malloc_usable_size_r>
 8007d50:	4284      	cmp	r4, r0
 8007d52:	4606      	mov	r6, r0
 8007d54:	d802      	bhi.n	8007d5c <_realloc_r+0x34>
 8007d56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d5a:	d8f4      	bhi.n	8007d46 <_realloc_r+0x1e>
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	4638      	mov	r0, r7
 8007d60:	f7fe ffc6 	bl	8006cf0 <_malloc_r>
 8007d64:	4680      	mov	r8, r0
 8007d66:	b908      	cbnz	r0, 8007d6c <_realloc_r+0x44>
 8007d68:	4645      	mov	r5, r8
 8007d6a:	e7ec      	b.n	8007d46 <_realloc_r+0x1e>
 8007d6c:	42b4      	cmp	r4, r6
 8007d6e:	4622      	mov	r2, r4
 8007d70:	4629      	mov	r1, r5
 8007d72:	bf28      	it	cs
 8007d74:	4632      	movcs	r2, r6
 8007d76:	f7fe f8e0 	bl	8005f3a <memcpy>
 8007d7a:	4629      	mov	r1, r5
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	f7fe ff43 	bl	8006c08 <_free_r>
 8007d82:	e7f1      	b.n	8007d68 <_realloc_r+0x40>

08007d84 <__ascii_wctomb>:
 8007d84:	4603      	mov	r3, r0
 8007d86:	4608      	mov	r0, r1
 8007d88:	b141      	cbz	r1, 8007d9c <__ascii_wctomb+0x18>
 8007d8a:	2aff      	cmp	r2, #255	@ 0xff
 8007d8c:	d904      	bls.n	8007d98 <__ascii_wctomb+0x14>
 8007d8e:	228a      	movs	r2, #138	@ 0x8a
 8007d90:	601a      	str	r2, [r3, #0]
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295
 8007d96:	4770      	bx	lr
 8007d98:	700a      	strb	r2, [r1, #0]
 8007d9a:	2001      	movs	r0, #1
 8007d9c:	4770      	bx	lr
	...

08007da0 <fiprintf>:
 8007da0:	b40e      	push	{r1, r2, r3}
 8007da2:	b503      	push	{r0, r1, lr}
 8007da4:	4601      	mov	r1, r0
 8007da6:	ab03      	add	r3, sp, #12
 8007da8:	4805      	ldr	r0, [pc, #20]	@ (8007dc0 <fiprintf+0x20>)
 8007daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dae:	6800      	ldr	r0, [r0, #0]
 8007db0:	9301      	str	r3, [sp, #4]
 8007db2:	f7ff fd21 	bl	80077f8 <_vfiprintf_r>
 8007db6:	b002      	add	sp, #8
 8007db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dbc:	b003      	add	sp, #12
 8007dbe:	4770      	bx	lr
 8007dc0:	20000018 	.word	0x20000018

08007dc4 <abort>:
 8007dc4:	b508      	push	{r3, lr}
 8007dc6:	2006      	movs	r0, #6
 8007dc8:	f000 f834 	bl	8007e34 <raise>
 8007dcc:	2001      	movs	r0, #1
 8007dce:	f7fa fbc7 	bl	8002560 <_exit>

08007dd2 <_malloc_usable_size_r>:
 8007dd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dd6:	1f18      	subs	r0, r3, #4
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	bfbc      	itt	lt
 8007ddc:	580b      	ldrlt	r3, [r1, r0]
 8007dde:	18c0      	addlt	r0, r0, r3
 8007de0:	4770      	bx	lr

08007de2 <_raise_r>:
 8007de2:	291f      	cmp	r1, #31
 8007de4:	b538      	push	{r3, r4, r5, lr}
 8007de6:	4605      	mov	r5, r0
 8007de8:	460c      	mov	r4, r1
 8007dea:	d904      	bls.n	8007df6 <_raise_r+0x14>
 8007dec:	2316      	movs	r3, #22
 8007dee:	6003      	str	r3, [r0, #0]
 8007df0:	f04f 30ff 	mov.w	r0, #4294967295
 8007df4:	bd38      	pop	{r3, r4, r5, pc}
 8007df6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007df8:	b112      	cbz	r2, 8007e00 <_raise_r+0x1e>
 8007dfa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007dfe:	b94b      	cbnz	r3, 8007e14 <_raise_r+0x32>
 8007e00:	4628      	mov	r0, r5
 8007e02:	f000 f831 	bl	8007e68 <_getpid_r>
 8007e06:	4622      	mov	r2, r4
 8007e08:	4601      	mov	r1, r0
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e10:	f000 b818 	b.w	8007e44 <_kill_r>
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d00a      	beq.n	8007e2e <_raise_r+0x4c>
 8007e18:	1c59      	adds	r1, r3, #1
 8007e1a:	d103      	bne.n	8007e24 <_raise_r+0x42>
 8007e1c:	2316      	movs	r3, #22
 8007e1e:	6003      	str	r3, [r0, #0]
 8007e20:	2001      	movs	r0, #1
 8007e22:	e7e7      	b.n	8007df4 <_raise_r+0x12>
 8007e24:	2100      	movs	r1, #0
 8007e26:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	4798      	blx	r3
 8007e2e:	2000      	movs	r0, #0
 8007e30:	e7e0      	b.n	8007df4 <_raise_r+0x12>
	...

08007e34 <raise>:
 8007e34:	4b02      	ldr	r3, [pc, #8]	@ (8007e40 <raise+0xc>)
 8007e36:	4601      	mov	r1, r0
 8007e38:	6818      	ldr	r0, [r3, #0]
 8007e3a:	f7ff bfd2 	b.w	8007de2 <_raise_r>
 8007e3e:	bf00      	nop
 8007e40:	20000018 	.word	0x20000018

08007e44 <_kill_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	4d07      	ldr	r5, [pc, #28]	@ (8007e64 <_kill_r+0x20>)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	602b      	str	r3, [r5, #0]
 8007e52:	f7fa fb7b 	bl	800254c <_kill>
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	d102      	bne.n	8007e60 <_kill_r+0x1c>
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	b103      	cbz	r3, 8007e60 <_kill_r+0x1c>
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	bd38      	pop	{r3, r4, r5, pc}
 8007e62:	bf00      	nop
 8007e64:	200004f0 	.word	0x200004f0

08007e68 <_getpid_r>:
 8007e68:	f7fa bb6e 	b.w	8002548 <_getpid>

08007e6c <_init>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr

08007e78 <_fini>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr
