#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000238d2935900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000238d295a770_0 .net "PC", 31 0, v00000238d2953c30_0;  1 drivers
v00000238d295a810_0 .var "clk", 0 0;
v00000238d295adb0_0 .net "clkout", 0 0, L_00000238d29a5760;  1 drivers
v00000238d295ae50_0 .net "cycles_consumed", 31 0, v00000238d295b7b0_0;  1 drivers
v00000238d295aef0_0 .net "regs0", 31 0, L_00000238d29a5d10;  1 drivers
v00000238d295af90_0 .net "regs1", 31 0, L_00000238d29a5060;  1 drivers
v00000238d295b350_0 .net "regs2", 31 0, L_00000238d29a5ae0;  1 drivers
v00000238d295b030_0 .net "regs3", 31 0, L_00000238d29a55a0;  1 drivers
v00000238d295b3f0_0 .net "regs4", 31 0, L_00000238d29a50d0;  1 drivers
v00000238d295b530_0 .net "regs5", 31 0, L_00000238d29a5610;  1 drivers
v00000238d295d7b0_0 .var "rst", 0 0;
S_00000238d28c1f60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000238d2935900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000238d29389c0 .param/l "RType" 0 4 9, C4<000000>;
P_00000238d29389f8 .param/l "add" 0 4 12, C4<100000>;
P_00000238d2938a30 .param/l "addi" 0 4 15, C4<001000>;
P_00000238d2938a68 .param/l "addu" 0 4 12, C4<100001>;
P_00000238d2938aa0 .param/l "and_" 0 4 12, C4<100100>;
P_00000238d2938ad8 .param/l "andi" 0 4 15, C4<001100>;
P_00000238d2938b10 .param/l "beq" 0 4 17, C4<000100>;
P_00000238d2938b48 .param/l "bne" 0 4 17, C4<000101>;
P_00000238d2938b80 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000238d2938bb8 .param/l "j" 0 4 19, C4<000010>;
P_00000238d2938bf0 .param/l "jal" 0 4 19, C4<000011>;
P_00000238d2938c28 .param/l "jr" 0 4 13, C4<001000>;
P_00000238d2938c60 .param/l "lw" 0 4 15, C4<100011>;
P_00000238d2938c98 .param/l "nor_" 0 4 12, C4<100111>;
P_00000238d2938cd0 .param/l "or_" 0 4 12, C4<100101>;
P_00000238d2938d08 .param/l "ori" 0 4 15, C4<001101>;
P_00000238d2938d40 .param/l "sgt" 0 4 13, C4<101011>;
P_00000238d2938d78 .param/l "sll" 0 4 13, C4<000000>;
P_00000238d2938db0 .param/l "slt" 0 4 12, C4<101010>;
P_00000238d2938de8 .param/l "slti" 0 4 15, C4<101010>;
P_00000238d2938e20 .param/l "srl" 0 4 13, C4<000010>;
P_00000238d2938e58 .param/l "sub" 0 4 12, C4<100010>;
P_00000238d2938e90 .param/l "subu" 0 4 12, C4<100011>;
P_00000238d2938ec8 .param/l "sw" 0 4 15, C4<101011>;
P_00000238d2938f00 .param/l "xor_" 0 4 12, C4<100110>;
P_00000238d2938f38 .param/l "xori" 0 4 15, C4<001110>;
L_00000238d29a5530 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5b50 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5a70 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a57d0 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a51b0 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5bc0 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5450 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5c30 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a5760 .functor OR 1, v00000238d295a810_0, v00000238d292ec80_0, C4<0>, C4<0>;
L_00000238d29a5840 .functor OR 1, L_00000238d295ddf0, L_00000238d295de90, C4<0>, C4<0>;
L_00000238d29a4f10 .functor AND 1, L_00000238d295df30, L_00000238d295dfd0, C4<1>, C4<1>;
L_00000238d29a5300 .functor NOT 1, v00000238d295d7b0_0, C4<0>, C4<0>, C4<0>;
L_00000238d29a56f0 .functor OR 1, L_00000238d295e430, L_00000238d295cc70, C4<0>, C4<0>;
L_00000238d29a5370 .functor OR 1, L_00000238d29a56f0, L_00000238d295e390, C4<0>, C4<0>;
L_00000238d29a5220 .functor OR 1, L_00000238d2a02450, L_00000238d2a03170, C4<0>, C4<0>;
L_00000238d29a5140 .functor AND 1, L_00000238d2a03990, L_00000238d29a5220, C4<1>, C4<1>;
L_00000238d29a53e0 .functor OR 1, L_00000238d2a03850, L_00000238d2a032b0, C4<0>, C4<0>;
L_00000238d29a5ca0 .functor AND 1, L_00000238d2a03d50, L_00000238d29a53e0, C4<1>, C4<1>;
v00000238d29552e0_0 .net "ALUOp", 3 0, v00000238d292f540_0;  1 drivers
v00000238d2955b00_0 .net "ALUResult", 31 0, v00000238d2953910_0;  1 drivers
v00000238d2956320_0 .net "ALUSrc", 0 0, v00000238d292dd80_0;  1 drivers
v00000238d2955380_0 .net "ALUin2", 31 0, L_00000238d2a037b0;  1 drivers
v00000238d2955600_0 .net "MemReadEn", 0 0, v00000238d292ebe0_0;  1 drivers
v00000238d2956140_0 .net "MemWriteEn", 0 0, v00000238d292d9c0_0;  1 drivers
v00000238d2956780_0 .net "MemtoReg", 0 0, v00000238d292dc40_0;  1 drivers
v00000238d2956460_0 .net "PC", 31 0, v00000238d2953c30_0;  alias, 1 drivers
v00000238d29560a0_0 .net "PCPlus1", 31 0, L_00000238d295cbd0;  1 drivers
v00000238d2956640_0 .net "PCsrc", 0 0, v00000238d2954ef0_0;  1 drivers
v00000238d29563c0_0 .net "RegDst", 0 0, v00000238d292dec0_0;  1 drivers
v00000238d2956f00_0 .net "RegWriteEn", 0 0, v00000238d292dba0_0;  1 drivers
v00000238d2955100_0 .net "WriteRegister", 4 0, L_00000238d295d530;  1 drivers
v00000238d29566e0_0 .net *"_ivl_0", 0 0, L_00000238d29a5530;  1 drivers
L_00000238d29a5f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000238d2955c40_0 .net/2u *"_ivl_10", 4 0, L_00000238d29a5f20;  1 drivers
L_00000238d29a6310 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d29551a0_0 .net *"_ivl_101", 25 0, L_00000238d29a6310;  1 drivers
L_00000238d29a6358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d29561e0_0 .net/2u *"_ivl_102", 31 0, L_00000238d29a6358;  1 drivers
v00000238d2956280_0 .net *"_ivl_104", 0 0, L_00000238d295df30;  1 drivers
L_00000238d29a63a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000238d2956500_0 .net/2u *"_ivl_106", 5 0, L_00000238d29a63a0;  1 drivers
v00000238d2955ba0_0 .net *"_ivl_108", 0 0, L_00000238d295dfd0;  1 drivers
v00000238d2956820_0 .net *"_ivl_111", 0 0, L_00000238d29a4f10;  1 drivers
v00000238d2955ce0_0 .net *"_ivl_113", 9 0, L_00000238d295da30;  1 drivers
v00000238d29568c0_0 .net *"_ivl_114", 31 0, L_00000238d295d490;  1 drivers
L_00000238d29a63e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2956b40_0 .net *"_ivl_117", 21 0, L_00000238d29a63e8;  1 drivers
v00000238d2955240_0 .net *"_ivl_118", 31 0, L_00000238d295e110;  1 drivers
L_00000238d29a5f68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000238d2955420_0 .net/2u *"_ivl_12", 5 0, L_00000238d29a5f68;  1 drivers
v00000238d29565a0_0 .net *"_ivl_120", 31 0, L_00000238d295d030;  1 drivers
v00000238d29554c0_0 .net *"_ivl_124", 0 0, L_00000238d29a5300;  1 drivers
L_00000238d29a6478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2955560_0 .net/2u *"_ivl_126", 31 0, L_00000238d29a6478;  1 drivers
L_00000238d29a6550 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000238d2955d80_0 .net/2u *"_ivl_130", 5 0, L_00000238d29a6550;  1 drivers
v00000238d2956960_0 .net *"_ivl_132", 0 0, L_00000238d295e430;  1 drivers
L_00000238d29a6598 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000238d2956dc0_0 .net/2u *"_ivl_134", 5 0, L_00000238d29a6598;  1 drivers
v00000238d2956a00_0 .net *"_ivl_136", 0 0, L_00000238d295cc70;  1 drivers
v00000238d2956aa0_0 .net *"_ivl_139", 0 0, L_00000238d29a56f0;  1 drivers
v00000238d2956be0_0 .net *"_ivl_14", 0 0, L_00000238d295c8b0;  1 drivers
L_00000238d29a65e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000238d2955e20_0 .net/2u *"_ivl_140", 5 0, L_00000238d29a65e0;  1 drivers
v00000238d2956c80_0 .net *"_ivl_142", 0 0, L_00000238d295e390;  1 drivers
v00000238d2956d20_0 .net *"_ivl_145", 0 0, L_00000238d29a5370;  1 drivers
L_00000238d29a6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2956e60_0 .net/2u *"_ivl_146", 15 0, L_00000238d29a6628;  1 drivers
v00000238d29556a0_0 .net *"_ivl_148", 31 0, L_00000238d295e610;  1 drivers
v00000238d2955ec0_0 .net *"_ivl_151", 0 0, L_00000238d295cd10;  1 drivers
v00000238d2955f60_0 .net *"_ivl_152", 15 0, L_00000238d295dc10;  1 drivers
v00000238d2955740_0 .net *"_ivl_154", 31 0, L_00000238d2a02ef0;  1 drivers
v00000238d29557e0_0 .net *"_ivl_158", 31 0, L_00000238d2a02f90;  1 drivers
L_00000238d29a5fb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000238d2955880_0 .net/2u *"_ivl_16", 4 0, L_00000238d29a5fb0;  1 drivers
L_00000238d29a6670 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d29559c0_0 .net *"_ivl_161", 25 0, L_00000238d29a6670;  1 drivers
L_00000238d29a66b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2955a60_0 .net/2u *"_ivl_162", 31 0, L_00000238d29a66b8;  1 drivers
v00000238d2956000_0 .net *"_ivl_164", 0 0, L_00000238d2a03990;  1 drivers
L_00000238d29a6700 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958e70_0 .net/2u *"_ivl_166", 5 0, L_00000238d29a6700;  1 drivers
v00000238d2958470_0 .net *"_ivl_168", 0 0, L_00000238d2a02450;  1 drivers
L_00000238d29a6748 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000238d2957570_0 .net/2u *"_ivl_170", 5 0, L_00000238d29a6748;  1 drivers
v00000238d2958510_0 .net *"_ivl_172", 0 0, L_00000238d2a03170;  1 drivers
v00000238d2958970_0 .net *"_ivl_175", 0 0, L_00000238d29a5220;  1 drivers
v00000238d29574d0_0 .net *"_ivl_177", 0 0, L_00000238d29a5140;  1 drivers
L_00000238d29a6790 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000238d2957610_0 .net/2u *"_ivl_178", 5 0, L_00000238d29a6790;  1 drivers
v00000238d2957b10_0 .net *"_ivl_180", 0 0, L_00000238d2a03030;  1 drivers
L_00000238d29a67d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000238d2958dd0_0 .net/2u *"_ivl_182", 31 0, L_00000238d29a67d8;  1 drivers
v00000238d2957bb0_0 .net *"_ivl_184", 31 0, L_00000238d2a02db0;  1 drivers
v00000238d29576b0_0 .net *"_ivl_188", 31 0, L_00000238d2a03ad0;  1 drivers
v00000238d2957430_0 .net *"_ivl_19", 4 0, L_00000238d295c9f0;  1 drivers
L_00000238d29a6820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958790_0 .net *"_ivl_191", 25 0, L_00000238d29a6820;  1 drivers
L_00000238d29a6868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d29585b0_0 .net/2u *"_ivl_192", 31 0, L_00000238d29a6868;  1 drivers
v00000238d2957750_0 .net *"_ivl_194", 0 0, L_00000238d2a03d50;  1 drivers
L_00000238d29a68b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958f10_0 .net/2u *"_ivl_196", 5 0, L_00000238d29a68b0;  1 drivers
v00000238d2958bf0_0 .net *"_ivl_198", 0 0, L_00000238d2a03850;  1 drivers
L_00000238d29a5ed8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958a10_0 .net/2u *"_ivl_2", 5 0, L_00000238d29a5ed8;  1 drivers
v00000238d2957250_0 .net *"_ivl_20", 4 0, L_00000238d295d3f0;  1 drivers
L_00000238d29a68f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000238d2957a70_0 .net/2u *"_ivl_200", 5 0, L_00000238d29a68f8;  1 drivers
v00000238d2957c50_0 .net *"_ivl_202", 0 0, L_00000238d2a032b0;  1 drivers
v00000238d29577f0_0 .net *"_ivl_205", 0 0, L_00000238d29a53e0;  1 drivers
v00000238d29572f0_0 .net *"_ivl_207", 0 0, L_00000238d29a5ca0;  1 drivers
L_00000238d29a6940 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000238d2957110_0 .net/2u *"_ivl_208", 5 0, L_00000238d29a6940;  1 drivers
v00000238d2958650_0 .net *"_ivl_210", 0 0, L_00000238d2a02630;  1 drivers
v00000238d29586f0_0 .net *"_ivl_212", 31 0, L_00000238d2a02090;  1 drivers
v00000238d2957890_0 .net *"_ivl_24", 0 0, L_00000238d29a5a70;  1 drivers
L_00000238d29a5ff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000238d2957930_0 .net/2u *"_ivl_26", 4 0, L_00000238d29a5ff8;  1 drivers
v00000238d2957070_0 .net *"_ivl_29", 4 0, L_00000238d295e750;  1 drivers
v00000238d29579d0_0 .net *"_ivl_32", 0 0, L_00000238d29a57d0;  1 drivers
L_00000238d29a6040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000238d2957cf0_0 .net/2u *"_ivl_34", 4 0, L_00000238d29a6040;  1 drivers
v00000238d29571b0_0 .net *"_ivl_37", 4 0, L_00000238d295ca90;  1 drivers
v00000238d2957390_0 .net *"_ivl_40", 0 0, L_00000238d29a51b0;  1 drivers
L_00000238d29a6088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2957d90_0 .net/2u *"_ivl_42", 15 0, L_00000238d29a6088;  1 drivers
v00000238d2957e30_0 .net *"_ivl_45", 15 0, L_00000238d295ce50;  1 drivers
v00000238d2958290_0 .net *"_ivl_48", 0 0, L_00000238d29a5bc0;  1 drivers
v00000238d2957ed0_0 .net *"_ivl_5", 5 0, L_00000238d295d170;  1 drivers
L_00000238d29a60d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2957f70_0 .net/2u *"_ivl_50", 36 0, L_00000238d29a60d0;  1 drivers
L_00000238d29a6118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958010_0 .net/2u *"_ivl_52", 31 0, L_00000238d29a6118;  1 drivers
v00000238d2958830_0 .net *"_ivl_55", 4 0, L_00000238d295e4d0;  1 drivers
v00000238d29588d0_0 .net *"_ivl_56", 36 0, L_00000238d295cef0;  1 drivers
v00000238d29580b0_0 .net *"_ivl_58", 36 0, L_00000238d295d5d0;  1 drivers
v00000238d2958150_0 .net *"_ivl_62", 0 0, L_00000238d29a5450;  1 drivers
L_00000238d29a6160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000238d29581f0_0 .net/2u *"_ivl_64", 5 0, L_00000238d29a6160;  1 drivers
v00000238d2958330_0 .net *"_ivl_67", 5 0, L_00000238d295dd50;  1 drivers
v00000238d2958ab0_0 .net *"_ivl_70", 0 0, L_00000238d29a5c30;  1 drivers
L_00000238d29a61a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d29583d0_0 .net/2u *"_ivl_72", 57 0, L_00000238d29a61a8;  1 drivers
L_00000238d29a61f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2958b50_0 .net/2u *"_ivl_74", 31 0, L_00000238d29a61f0;  1 drivers
v00000238d2958c90_0 .net *"_ivl_77", 25 0, L_00000238d295e570;  1 drivers
v00000238d2958d30_0 .net *"_ivl_78", 57 0, L_00000238d295cdb0;  1 drivers
v00000238d295bd50_0 .net *"_ivl_8", 0 0, L_00000238d29a5b50;  1 drivers
v00000238d295b0d0_0 .net *"_ivl_80", 57 0, L_00000238d295cb30;  1 drivers
L_00000238d29a6238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000238d295b850_0 .net/2u *"_ivl_84", 31 0, L_00000238d29a6238;  1 drivers
L_00000238d29a6280 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000238d295bdf0_0 .net/2u *"_ivl_88", 5 0, L_00000238d29a6280;  1 drivers
v00000238d295a450_0 .net *"_ivl_90", 0 0, L_00000238d295ddf0;  1 drivers
L_00000238d29a62c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000238d295ac70_0 .net/2u *"_ivl_92", 5 0, L_00000238d29a62c8;  1 drivers
v00000238d295bb70_0 .net *"_ivl_94", 0 0, L_00000238d295de90;  1 drivers
v00000238d295b170_0 .net *"_ivl_97", 0 0, L_00000238d29a5840;  1 drivers
v00000238d295b490_0 .net *"_ivl_98", 31 0, L_00000238d295e250;  1 drivers
v00000238d295a590_0 .net "adderResult", 31 0, L_00000238d295c950;  1 drivers
v00000238d295a630_0 .net "address", 31 0, L_00000238d295cf90;  1 drivers
v00000238d295bad0_0 .net "clk", 0 0, L_00000238d29a5760;  alias, 1 drivers
v00000238d295b7b0_0 .var "cycles_consumed", 31 0;
v00000238d295b5d0_0 .net "extImm", 31 0, L_00000238d2a03210;  1 drivers
v00000238d295b210_0 .net "funct", 5 0, L_00000238d295d0d0;  1 drivers
v00000238d295a310_0 .net "hlt", 0 0, v00000238d292ec80_0;  1 drivers
v00000238d295b2b0_0 .net "imm", 15 0, L_00000238d295e1b0;  1 drivers
v00000238d295aa90_0 .net "immediate", 31 0, L_00000238d2a02130;  1 drivers
v00000238d295a8b0_0 .net "input_clk", 0 0, v00000238d295a810_0;  1 drivers
v00000238d295a130_0 .net "instruction", 31 0, L_00000238d295d350;  1 drivers
v00000238d295ba30_0 .net "memoryReadData", 31 0, v00000238d29534b0_0;  1 drivers
v00000238d295a950_0 .net "nextPC", 31 0, L_00000238d295d670;  1 drivers
v00000238d295b710_0 .net "opcode", 5 0, L_00000238d295dcb0;  1 drivers
v00000238d295b8f0_0 .net "rd", 4 0, L_00000238d295e070;  1 drivers
v00000238d295b990_0 .net "readData1", 31 0, L_00000238d29a4ff0;  1 drivers
v00000238d295b670_0 .net "readData1_w", 31 0, L_00000238d2a02310;  1 drivers
v00000238d295bc10_0 .net "readData2", 31 0, L_00000238d29a58b0;  1 drivers
v00000238d295a270_0 .net "regs0", 31 0, L_00000238d29a5d10;  alias, 1 drivers
v00000238d295bcb0_0 .net "regs1", 31 0, L_00000238d29a5060;  alias, 1 drivers
v00000238d295be90_0 .net "regs2", 31 0, L_00000238d29a5ae0;  alias, 1 drivers
v00000238d295a6d0_0 .net "regs3", 31 0, L_00000238d29a55a0;  alias, 1 drivers
v00000238d295bf30_0 .net "regs4", 31 0, L_00000238d29a50d0;  alias, 1 drivers
v00000238d295ad10_0 .net "regs5", 31 0, L_00000238d29a5610;  alias, 1 drivers
v00000238d295a9f0_0 .net "rs", 4 0, L_00000238d295dad0;  1 drivers
v00000238d295ab30_0 .net "rst", 0 0, v00000238d295d7b0_0;  1 drivers
v00000238d295a3b0_0 .net "rt", 4 0, L_00000238d295d210;  1 drivers
v00000238d295abd0_0 .net "shamt", 31 0, L_00000238d295d2b0;  1 drivers
v00000238d295a090_0 .net "wire_instruction", 31 0, L_00000238d29a5920;  1 drivers
v00000238d295a1d0_0 .net "writeData", 31 0, L_00000238d2a033f0;  1 drivers
v00000238d295a4f0_0 .net "zero", 0 0, L_00000238d2a03350;  1 drivers
L_00000238d295d170 .part L_00000238d295d350, 26, 6;
L_00000238d295dcb0 .functor MUXZ 6, L_00000238d295d170, L_00000238d29a5ed8, L_00000238d29a5530, C4<>;
L_00000238d295c8b0 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a5f68;
L_00000238d295c9f0 .part L_00000238d295d350, 11, 5;
L_00000238d295d3f0 .functor MUXZ 5, L_00000238d295c9f0, L_00000238d29a5fb0, L_00000238d295c8b0, C4<>;
L_00000238d295e070 .functor MUXZ 5, L_00000238d295d3f0, L_00000238d29a5f20, L_00000238d29a5b50, C4<>;
L_00000238d295e750 .part L_00000238d295d350, 21, 5;
L_00000238d295dad0 .functor MUXZ 5, L_00000238d295e750, L_00000238d29a5ff8, L_00000238d29a5a70, C4<>;
L_00000238d295ca90 .part L_00000238d295d350, 16, 5;
L_00000238d295d210 .functor MUXZ 5, L_00000238d295ca90, L_00000238d29a6040, L_00000238d29a57d0, C4<>;
L_00000238d295ce50 .part L_00000238d295d350, 0, 16;
L_00000238d295e1b0 .functor MUXZ 16, L_00000238d295ce50, L_00000238d29a6088, L_00000238d29a51b0, C4<>;
L_00000238d295e4d0 .part L_00000238d295d350, 6, 5;
L_00000238d295cef0 .concat [ 5 32 0 0], L_00000238d295e4d0, L_00000238d29a6118;
L_00000238d295d5d0 .functor MUXZ 37, L_00000238d295cef0, L_00000238d29a60d0, L_00000238d29a5bc0, C4<>;
L_00000238d295d2b0 .part L_00000238d295d5d0, 0, 32;
L_00000238d295dd50 .part L_00000238d295d350, 0, 6;
L_00000238d295d0d0 .functor MUXZ 6, L_00000238d295dd50, L_00000238d29a6160, L_00000238d29a5450, C4<>;
L_00000238d295e570 .part L_00000238d295d350, 0, 26;
L_00000238d295cdb0 .concat [ 26 32 0 0], L_00000238d295e570, L_00000238d29a61f0;
L_00000238d295cb30 .functor MUXZ 58, L_00000238d295cdb0, L_00000238d29a61a8, L_00000238d29a5c30, C4<>;
L_00000238d295cf90 .part L_00000238d295cb30, 0, 32;
L_00000238d295cbd0 .arith/sum 32, v00000238d2953c30_0, L_00000238d29a6238;
L_00000238d295ddf0 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a6280;
L_00000238d295de90 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a62c8;
L_00000238d295e250 .concat [ 6 26 0 0], L_00000238d295dcb0, L_00000238d29a6310;
L_00000238d295df30 .cmp/eq 32, L_00000238d295e250, L_00000238d29a6358;
L_00000238d295dfd0 .cmp/eq 6, L_00000238d295d0d0, L_00000238d29a63a0;
L_00000238d295da30 .part L_00000238d295e1b0, 0, 10;
L_00000238d295d490 .concat [ 10 22 0 0], L_00000238d295da30, L_00000238d29a63e8;
L_00000238d295e110 .arith/sum 32, v00000238d2953c30_0, L_00000238d295d490;
L_00000238d295d030 .functor MUXZ 32, L_00000238d295e110, L_00000238d29a4ff0, L_00000238d29a4f10, C4<>;
L_00000238d295c950 .functor MUXZ 32, L_00000238d295d030, L_00000238d295cf90, L_00000238d29a5840, C4<>;
L_00000238d295d350 .functor MUXZ 32, L_00000238d29a5920, L_00000238d29a6478, L_00000238d29a5300, C4<>;
L_00000238d295e430 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a6550;
L_00000238d295cc70 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a6598;
L_00000238d295e390 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a65e0;
L_00000238d295e610 .concat [ 16 16 0 0], L_00000238d295e1b0, L_00000238d29a6628;
L_00000238d295cd10 .part L_00000238d295e1b0, 15, 1;
LS_00000238d295dc10_0_0 .concat [ 1 1 1 1], L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10;
LS_00000238d295dc10_0_4 .concat [ 1 1 1 1], L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10;
LS_00000238d295dc10_0_8 .concat [ 1 1 1 1], L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10;
LS_00000238d295dc10_0_12 .concat [ 1 1 1 1], L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10, L_00000238d295cd10;
L_00000238d295dc10 .concat [ 4 4 4 4], LS_00000238d295dc10_0_0, LS_00000238d295dc10_0_4, LS_00000238d295dc10_0_8, LS_00000238d295dc10_0_12;
L_00000238d2a02ef0 .concat [ 16 16 0 0], L_00000238d295e1b0, L_00000238d295dc10;
L_00000238d2a03210 .functor MUXZ 32, L_00000238d2a02ef0, L_00000238d295e610, L_00000238d29a5370, C4<>;
L_00000238d2a02f90 .concat [ 6 26 0 0], L_00000238d295dcb0, L_00000238d29a6670;
L_00000238d2a03990 .cmp/eq 32, L_00000238d2a02f90, L_00000238d29a66b8;
L_00000238d2a02450 .cmp/eq 6, L_00000238d295d0d0, L_00000238d29a6700;
L_00000238d2a03170 .cmp/eq 6, L_00000238d295d0d0, L_00000238d29a6748;
L_00000238d2a03030 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a6790;
L_00000238d2a02db0 .functor MUXZ 32, L_00000238d2a03210, L_00000238d29a67d8, L_00000238d2a03030, C4<>;
L_00000238d2a02130 .functor MUXZ 32, L_00000238d2a02db0, L_00000238d295d2b0, L_00000238d29a5140, C4<>;
L_00000238d2a03ad0 .concat [ 6 26 0 0], L_00000238d295dcb0, L_00000238d29a6820;
L_00000238d2a03d50 .cmp/eq 32, L_00000238d2a03ad0, L_00000238d29a6868;
L_00000238d2a03850 .cmp/eq 6, L_00000238d295d0d0, L_00000238d29a68b0;
L_00000238d2a032b0 .cmp/eq 6, L_00000238d295d0d0, L_00000238d29a68f8;
L_00000238d2a02630 .cmp/eq 6, L_00000238d295dcb0, L_00000238d29a6940;
L_00000238d2a02090 .functor MUXZ 32, L_00000238d29a4ff0, v00000238d2953c30_0, L_00000238d2a02630, C4<>;
L_00000238d2a02310 .functor MUXZ 32, L_00000238d2a02090, L_00000238d29a58b0, L_00000238d29a5ca0, C4<>;
L_00000238d2a030d0 .part v00000238d2953910_0, 0, 8;
S_00000238d28c20f0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000238d29156f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000238d29a5d80 .functor NOT 1, v00000238d292dd80_0, C4<0>, C4<0>, C4<0>;
v00000238d292dce0_0 .net *"_ivl_0", 0 0, L_00000238d29a5d80;  1 drivers
v00000238d292f400_0 .net "in1", 31 0, L_00000238d29a58b0;  alias, 1 drivers
v00000238d292d920_0 .net "in2", 31 0, L_00000238d2a02130;  alias, 1 drivers
v00000238d292e280_0 .net "out", 31 0, L_00000238d2a037b0;  alias, 1 drivers
v00000238d292de20_0 .net "s", 0 0, v00000238d292dd80_0;  alias, 1 drivers
L_00000238d2a037b0 .functor MUXZ 32, L_00000238d2a02130, L_00000238d29a58b0, L_00000238d29a5d80, C4<>;
S_00000238d28db330 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000238d29a2010 .param/l "RType" 0 4 9, C4<000000>;
P_00000238d29a2048 .param/l "add" 0 4 12, C4<100000>;
P_00000238d29a2080 .param/l "addi" 0 4 15, C4<001000>;
P_00000238d29a20b8 .param/l "addu" 0 4 12, C4<100001>;
P_00000238d29a20f0 .param/l "and_" 0 4 12, C4<100100>;
P_00000238d29a2128 .param/l "andi" 0 4 15, C4<001100>;
P_00000238d29a2160 .param/l "beq" 0 4 17, C4<000100>;
P_00000238d29a2198 .param/l "bne" 0 4 17, C4<000101>;
P_00000238d29a21d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000238d29a2208 .param/l "j" 0 4 19, C4<000010>;
P_00000238d29a2240 .param/l "jal" 0 4 19, C4<000011>;
P_00000238d29a2278 .param/l "jr" 0 4 13, C4<001000>;
P_00000238d29a22b0 .param/l "lw" 0 4 15, C4<100011>;
P_00000238d29a22e8 .param/l "nor_" 0 4 12, C4<100111>;
P_00000238d29a2320 .param/l "or_" 0 4 12, C4<100101>;
P_00000238d29a2358 .param/l "ori" 0 4 15, C4<001101>;
P_00000238d29a2390 .param/l "sgt" 0 4 13, C4<101011>;
P_00000238d29a23c8 .param/l "sll" 0 4 13, C4<000000>;
P_00000238d29a2400 .param/l "slt" 0 4 12, C4<101010>;
P_00000238d29a2438 .param/l "slti" 0 4 15, C4<101010>;
P_00000238d29a2470 .param/l "srl" 0 4 13, C4<000010>;
P_00000238d29a24a8 .param/l "sub" 0 4 12, C4<100010>;
P_00000238d29a24e0 .param/l "subu" 0 4 12, C4<100011>;
P_00000238d29a2518 .param/l "sw" 0 4 15, C4<101011>;
P_00000238d29a2550 .param/l "xor_" 0 4 12, C4<100110>;
P_00000238d29a2588 .param/l "xori" 0 4 15, C4<001110>;
v00000238d292f540_0 .var "ALUOp", 3 0;
v00000238d292dd80_0 .var "ALUSrc", 0 0;
v00000238d292ebe0_0 .var "MemReadEn", 0 0;
v00000238d292d9c0_0 .var "MemWriteEn", 0 0;
v00000238d292dc40_0 .var "MemtoReg", 0 0;
v00000238d292dec0_0 .var "RegDst", 0 0;
v00000238d292dba0_0 .var "RegWriteEn", 0 0;
v00000238d292e3c0_0 .net "funct", 5 0, L_00000238d295d0d0;  alias, 1 drivers
v00000238d292ec80_0 .var "hlt", 0 0;
v00000238d292e460_0 .net "opcode", 5 0, L_00000238d295dcb0;  alias, 1 drivers
v00000238d292df60_0 .net "rst", 0 0, v00000238d295d7b0_0;  alias, 1 drivers
E_00000238d29147f0 .event anyedge, v00000238d292df60_0, v00000238d292e460_0, v00000238d292e3c0_0;
S_00000238d28db4c0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000238d29a5920 .functor BUFZ 32, L_00000238d295e6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d292e500 .array "InstMem", 0 1023, 31 0;
v00000238d292ef00_0 .net *"_ivl_0", 31 0, L_00000238d295e6b0;  1 drivers
v00000238d292db00_0 .net *"_ivl_3", 9 0, L_00000238d295d710;  1 drivers
v00000238d292e000_0 .net *"_ivl_4", 11 0, L_00000238d295d850;  1 drivers
L_00000238d29a6430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238d292ed20_0 .net *"_ivl_7", 1 0, L_00000238d29a6430;  1 drivers
v00000238d292e5a0_0 .net "address", 31 0, v00000238d2953c30_0;  alias, 1 drivers
v00000238d292e640_0 .net "q", 31 0, L_00000238d29a5920;  alias, 1 drivers
L_00000238d295e6b0 .array/port v00000238d292e500, L_00000238d295d850;
L_00000238d295d710 .part v00000238d2953c30_0, 0, 10;
L_00000238d295d850 .concat [ 10 2 0 0], L_00000238d295d710, L_00000238d29a6430;
S_00000238d28c01a0 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000238d2915730 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000238d29a4f80 .functor NOT 1, v00000238d2954ef0_0, C4<0>, C4<0>, C4<0>;
v00000238d292edc0_0 .net *"_ivl_0", 0 0, L_00000238d29a4f80;  1 drivers
v00000238d292e780_0 .net "in1", 31 0, L_00000238d295cbd0;  alias, 1 drivers
v00000238d292f360_0 .net "in2", 31 0, L_00000238d295c950;  alias, 1 drivers
v00000238d292f5e0_0 .net "out", 31 0, L_00000238d295d670;  alias, 1 drivers
v00000238d292eaa0_0 .net "s", 0 0, v00000238d2954ef0_0;  alias, 1 drivers
L_00000238d295d670 .functor MUXZ 32, L_00000238d295c950, L_00000238d295cbd0, L_00000238d29a4f80, C4<>;
S_00000238d28c0330 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000238d29a4ff0 .functor BUFZ 32, L_00000238d295d8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000238d29a58b0 .functor BUFZ 32, L_00000238d295e2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_1 .array/port v00000238d2954130, 1;
L_00000238d29a5d10 .functor BUFZ 32, v00000238d2954130_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_2 .array/port v00000238d2954130, 2;
L_00000238d29a5060 .functor BUFZ 32, v00000238d2954130_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_3 .array/port v00000238d2954130, 3;
L_00000238d29a5ae0 .functor BUFZ 32, v00000238d2954130_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_4 .array/port v00000238d2954130, 4;
L_00000238d29a55a0 .functor BUFZ 32, v00000238d2954130_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_5 .array/port v00000238d2954130, 5;
L_00000238d29a50d0 .functor BUFZ 32, v00000238d2954130_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d2954130_6 .array/port v00000238d2954130, 6;
L_00000238d29a5610 .functor BUFZ 32, v00000238d2954130_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238d292eb40_0 .net *"_ivl_0", 31 0, L_00000238d295d8f0;  1 drivers
v00000238d292efa0_0 .net *"_ivl_10", 6 0, L_00000238d295db70;  1 drivers
L_00000238d29a6508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238d292f0e0_0 .net *"_ivl_13", 1 0, L_00000238d29a6508;  1 drivers
v00000238d290b660_0 .net *"_ivl_2", 6 0, L_00000238d295d990;  1 drivers
L_00000238d29a64c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238d290bf20_0 .net *"_ivl_5", 1 0, L_00000238d29a64c0;  1 drivers
v00000238d2953ff0_0 .net *"_ivl_8", 31 0, L_00000238d295e2f0;  1 drivers
v00000238d2954d10_0 .net "clk", 0 0, L_00000238d29a5760;  alias, 1 drivers
v00000238d2954c70_0 .var/i "i", 31 0;
v00000238d2954810_0 .net "readData1", 31 0, L_00000238d29a4ff0;  alias, 1 drivers
v00000238d2954db0_0 .net "readData2", 31 0, L_00000238d29a58b0;  alias, 1 drivers
v00000238d2954090_0 .net "readRegister1", 4 0, L_00000238d295dad0;  alias, 1 drivers
v00000238d2954630_0 .net "readRegister2", 4 0, L_00000238d295d210;  alias, 1 drivers
v00000238d2954130 .array "registers", 31 0, 31 0;
v00000238d2953550_0 .net "regs0", 31 0, L_00000238d29a5d10;  alias, 1 drivers
v00000238d29541d0_0 .net "regs1", 31 0, L_00000238d29a5060;  alias, 1 drivers
v00000238d29535f0_0 .net "regs2", 31 0, L_00000238d29a5ae0;  alias, 1 drivers
v00000238d2953f50_0 .net "regs3", 31 0, L_00000238d29a55a0;  alias, 1 drivers
v00000238d2954950_0 .net "regs4", 31 0, L_00000238d29a50d0;  alias, 1 drivers
v00000238d2954270_0 .net "regs5", 31 0, L_00000238d29a5610;  alias, 1 drivers
v00000238d2953230_0 .net "rst", 0 0, v00000238d295d7b0_0;  alias, 1 drivers
v00000238d2953690_0 .net "we", 0 0, v00000238d292dba0_0;  alias, 1 drivers
v00000238d29549f0_0 .net "writeData", 31 0, L_00000238d2a033f0;  alias, 1 drivers
v00000238d2954a90_0 .net "writeRegister", 4 0, L_00000238d295d530;  alias, 1 drivers
E_00000238d2914f70/0 .event negedge, v00000238d292df60_0;
E_00000238d2914f70/1 .event posedge, v00000238d2954d10_0;
E_00000238d2914f70 .event/or E_00000238d2914f70/0, E_00000238d2914f70/1;
L_00000238d295d8f0 .array/port v00000238d2954130, L_00000238d295d990;
L_00000238d295d990 .concat [ 5 2 0 0], L_00000238d295dad0, L_00000238d29a64c0;
L_00000238d295e2f0 .array/port v00000238d2954130, L_00000238d295db70;
L_00000238d295db70 .concat [ 5 2 0 0], L_00000238d295d210, L_00000238d29a6508;
S_00000238d28acaf0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000238d28c0330;
 .timescale 0 0;
v00000238d292f040_0 .var/i "i", 31 0;
S_00000238d28acc80 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000238d2915070 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000238d29a54c0 .functor NOT 1, v00000238d292dec0_0, C4<0>, C4<0>, C4<0>;
v00000238d29548b0_0 .net *"_ivl_0", 0 0, L_00000238d29a54c0;  1 drivers
v00000238d2954e50_0 .net "in1", 4 0, L_00000238d295d210;  alias, 1 drivers
v00000238d2953cd0_0 .net "in2", 4 0, L_00000238d295e070;  alias, 1 drivers
v00000238d2953190_0 .net "out", 4 0, L_00000238d295d530;  alias, 1 drivers
v00000238d29537d0_0 .net "s", 0 0, v00000238d292dec0_0;  alias, 1 drivers
L_00000238d295d530 .functor MUXZ 5, L_00000238d295e070, L_00000238d295d210, L_00000238d29a54c0, C4<>;
S_00000238d28f3940 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000238d2914930 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000238d29a5680 .functor NOT 1, v00000238d292dc40_0, C4<0>, C4<0>, C4<0>;
v00000238d2954310_0 .net *"_ivl_0", 0 0, L_00000238d29a5680;  1 drivers
v00000238d29543b0_0 .net "in1", 31 0, v00000238d2953910_0;  alias, 1 drivers
v00000238d2953eb0_0 .net "in2", 31 0, v00000238d29534b0_0;  alias, 1 drivers
v00000238d2953a50_0 .net "out", 31 0, L_00000238d2a033f0;  alias, 1 drivers
v00000238d2954590_0 .net "s", 0 0, v00000238d292dc40_0;  alias, 1 drivers
L_00000238d2a033f0 .functor MUXZ 32, v00000238d29534b0_0, v00000238d2953910_0, L_00000238d29a5680, C4<>;
S_00000238d28f3ad0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000238d28a6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000238d28a6b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000238d28a6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000238d28a6b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000238d28a6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000238d28a6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000238d28a6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000238d28a6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000238d28a6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000238d28a6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000238d28a6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000238d28a6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000238d29a6988 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238d2954450_0 .net/2u *"_ivl_0", 31 0, L_00000238d29a6988;  1 drivers
v00000238d29544f0_0 .net "opSel", 3 0, v00000238d292f540_0;  alias, 1 drivers
v00000238d2953af0_0 .net "operand1", 31 0, L_00000238d2a02310;  alias, 1 drivers
v00000238d29546d0_0 .net "operand2", 31 0, L_00000238d2a037b0;  alias, 1 drivers
v00000238d2953910_0 .var "result", 31 0;
v00000238d2954770_0 .net "zero", 0 0, L_00000238d2a03350;  alias, 1 drivers
E_00000238d29151f0 .event anyedge, v00000238d292f540_0, v00000238d2953af0_0, v00000238d292e280_0;
L_00000238d2a03350 .cmp/eq 32, v00000238d2953910_0, L_00000238d29a6988;
S_00000238d28a6da0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000238d29a45e0 .param/l "RType" 0 4 9, C4<000000>;
P_00000238d29a4618 .param/l "add" 0 4 12, C4<100000>;
P_00000238d29a4650 .param/l "addi" 0 4 15, C4<001000>;
P_00000238d29a4688 .param/l "addu" 0 4 12, C4<100001>;
P_00000238d29a46c0 .param/l "and_" 0 4 12, C4<100100>;
P_00000238d29a46f8 .param/l "andi" 0 4 15, C4<001100>;
P_00000238d29a4730 .param/l "beq" 0 4 17, C4<000100>;
P_00000238d29a4768 .param/l "bne" 0 4 17, C4<000101>;
P_00000238d29a47a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000238d29a47d8 .param/l "j" 0 4 19, C4<000010>;
P_00000238d29a4810 .param/l "jal" 0 4 19, C4<000011>;
P_00000238d29a4848 .param/l "jr" 0 4 13, C4<001000>;
P_00000238d29a4880 .param/l "lw" 0 4 15, C4<100011>;
P_00000238d29a48b8 .param/l "nor_" 0 4 12, C4<100111>;
P_00000238d29a48f0 .param/l "or_" 0 4 12, C4<100101>;
P_00000238d29a4928 .param/l "ori" 0 4 15, C4<001101>;
P_00000238d29a4960 .param/l "sgt" 0 4 13, C4<101011>;
P_00000238d29a4998 .param/l "sll" 0 4 13, C4<000000>;
P_00000238d29a49d0 .param/l "slt" 0 4 12, C4<101010>;
P_00000238d29a4a08 .param/l "slti" 0 4 15, C4<101010>;
P_00000238d29a4a40 .param/l "srl" 0 4 13, C4<000010>;
P_00000238d29a4a78 .param/l "sub" 0 4 12, C4<100010>;
P_00000238d29a4ab0 .param/l "subu" 0 4 12, C4<100011>;
P_00000238d29a4ae8 .param/l "sw" 0 4 15, C4<101011>;
P_00000238d29a4b20 .param/l "xor_" 0 4 12, C4<100110>;
P_00000238d29a4b58 .param/l "xori" 0 4 15, C4<001110>;
v00000238d2954ef0_0 .var "PCsrc", 0 0;
v00000238d2954b30_0 .net "funct", 5 0, L_00000238d295d0d0;  alias, 1 drivers
v00000238d2953050_0 .net "opcode", 5 0, L_00000238d295dcb0;  alias, 1 drivers
v00000238d2953d70_0 .net "operand1", 31 0, L_00000238d29a4ff0;  alias, 1 drivers
v00000238d2954bd0_0 .net "operand2", 31 0, L_00000238d2a037b0;  alias, 1 drivers
v00000238d29530f0_0 .net "rst", 0 0, v00000238d295d7b0_0;  alias, 1 drivers
E_00000238d29148b0/0 .event anyedge, v00000238d292df60_0, v00000238d292e460_0, v00000238d2954810_0, v00000238d292e280_0;
E_00000238d29148b0/1 .event anyedge, v00000238d292e3c0_0;
E_00000238d29148b0 .event/or E_00000238d29148b0/0, E_00000238d29148b0/1;
S_00000238d29a4ba0 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000238d29532d0_0 .net "address", 7 0, L_00000238d2a030d0;  1 drivers
v00000238d2953730_0 .net "clock", 0 0, L_00000238d29a5760;  alias, 1 drivers
v00000238d2953e10_0 .net "data", 31 0, L_00000238d29a58b0;  alias, 1 drivers
v00000238d2953370 .array "data_mem", 0 1023, 31 0;
v00000238d2953410_0 .var/i "i", 31 0;
v00000238d29534b0_0 .var "q", 31 0;
v00000238d2953870_0 .net "rden", 0 0, v00000238d292ebe0_0;  alias, 1 drivers
v00000238d29539b0_0 .net "wren", 0 0, v00000238d292d9c0_0;  alias, 1 drivers
E_00000238d29150b0 .event negedge, v00000238d2954d10_0;
S_00000238d29a4d30 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_00000238d28c1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000238d29149b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000238d2953b90_0 .net "PCin", 31 0, L_00000238d295d670;  alias, 1 drivers
v00000238d2953c30_0 .var "PCout", 31 0;
v00000238d2955060_0 .net "clk", 0 0, L_00000238d29a5760;  alias, 1 drivers
v00000238d2955920_0 .net "rst", 0 0, v00000238d295d7b0_0;  alias, 1 drivers
    .scope S_00000238d28a6da0;
T_0 ;
    %wait E_00000238d29148b0;
    %load/vec4 v00000238d29530f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000238d2954ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000238d2953050_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000238d2953d70_0;
    %load/vec4 v00000238d2954bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000238d2953050_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v00000238d2953d70_0;
    %load/vec4 v00000238d2954bd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000238d2953050_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000238d2953050_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000238d2953050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000238d2954b30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d2954ef0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000238d2954ef0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000238d29a4d30;
T_1 ;
    %wait E_00000238d2914f70;
    %load/vec4 v00000238d2955920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000238d2953c30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000238d2953b90_0;
    %assign/vec4 v00000238d2953c30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000238d28db4c0;
T_2 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 390004746, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 325124087, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d292e500, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000238d28db330;
T_3 ;
    %wait E_00000238d29147f0;
    %load/vec4 v00000238d292df60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000238d292ec80_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000238d292d9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000238d292dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000238d292ebe0_0, 0;
    %assign/vec4 v00000238d292dec0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000238d292ec80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000238d292f540_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000238d292dd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000238d292dba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000238d292d9c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000238d292dc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000238d292ebe0_0, 0, 1;
    %store/vec4 v00000238d292dec0_0, 0, 1;
    %load/vec4 v00000238d292e460_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292ec80_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %load/vec4 v00000238d292e3c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000238d292dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dc40_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292d9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000238d292dd80_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000238d292f540_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000238d28c0330;
T_4 ;
    %wait E_00000238d2914f70;
    %fork t_1, S_00000238d28acaf0;
    %jmp t_0;
    .scope S_00000238d28acaf0;
t_1 ;
    %load/vec4 v00000238d2953230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000238d292f040_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000238d292f040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000238d292f040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d2954130, 0, 4;
    %load/vec4 v00000238d292f040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000238d292f040_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000238d2953690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000238d29549f0_0;
    %load/vec4 v00000238d2954a90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d2954130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d2954130, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000238d28c0330;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000238d28c0330;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000238d2954c70_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000238d2954c70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000238d2954c70_0;
    %load/vec4a v00000238d2954130, 4;
    %ix/getv/s 4, v00000238d2954c70_0;
    %load/vec4a v00000238d2954130, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000238d2954c70_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000238d2954c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000238d2954c70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000238d28f3ad0;
T_6 ;
    %wait E_00000238d29151f0;
    %load/vec4 v00000238d29544f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %add;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %sub;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %and;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %or;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %xor;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %or;
    %inv;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000238d2953af0_0;
    %load/vec4 v00000238d29546d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000238d29546d0_0;
    %load/vec4 v00000238d2953af0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000238d2953af0_0;
    %ix/getv 4, v00000238d29546d0_0;
    %shiftl 4;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000238d2953af0_0;
    %ix/getv 4, v00000238d29546d0_0;
    %shiftr 4;
    %assign/vec4 v00000238d2953910_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000238d29a4ba0;
T_7 ;
    %wait E_00000238d29150b0;
    %load/vec4 v00000238d2953870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000238d29532d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000238d2953370, 4;
    %assign/vec4 v00000238d29534b0_0, 0;
T_7.0 ;
    %load/vec4 v00000238d29539b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000238d2953e10_0;
    %load/vec4 v00000238d29532d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238d2953370, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000238d29a4ba0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000238d2953410_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000238d2953410_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000238d2953410_0;
    %load/vec4a v00000238d2953370, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v00000238d2953410_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000238d2953410_0;
    %addi 1, 0, 32;
    %store/vec4 v00000238d2953410_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000238d28c1f60;
T_9 ;
    %wait E_00000238d2914f70;
    %load/vec4 v00000238d295ab30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000238d295b7b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000238d295b7b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000238d295b7b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000238d2935900;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238d295a810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238d295d7b0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000238d2935900;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000238d295a810_0;
    %inv;
    %assign/vec4 v00000238d295a810_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000238d2935900;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238d295d7b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238d295d7b0_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000238d295ae50_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
