SpyGlass run started at 01:00:26 PM on Jan 23 2025 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vW-2024.09
Synopsys TestMAX(TM)
SpyGlass Fault Analysis
Last compiled on Aug 31 2024

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vW-2024.09) from path: /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading Shared library libformalRules-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/auto-verify/libformalRules-Linux4.spyso 
Version of Policy 'auto-verify': SpyGlass_vW-2024.09
Loading Shared library libVeStarc-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libCoreRules-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libVeMoreLint-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
Enabling Following Rules Only For Save:
 ReportCksum
GenTopLevelBlocksForAutoSoc
Total Rules Enabled Only For Save : 2
##build_id : W-2024.09
##system   : Linux vlsi 5.14.0-162.6.1.el9_1.x86_64 #1 SMP PREEMPT_DYNAMIC Tue Nov 15 07:49:10 EST 2022 x86_64
##cwd      : /home/nitintyagi/pulpino
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -sgdc '/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -sgdc '/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -wdir './spyglass-1/lint/lint_functional_rtl' \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -lib accellera_vlog /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -lib WORK ./spyglass-1/WORK \
             -lib accellera_vlog /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -rules='Av_Info_Case_Analysis,Av_width_mismatch_assign,Av_width_mismatch_case,Av_width_mismatch_port,Av_width_mismatch_function,Av_signed_unsigned_mismatch,Av_width_mismatch_expr,Av_case_default_missing,Av_width_mismatch_expr03,Av_width_mismatch_expr02,Av_dontcare_mismatch,Av_case_default_redundant' \
             -mixed \
             -batch \
             -policy='auto-verify' \
             -enableSV \
             -projectwdir './spyglass-1' \
             -templatedir '/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --goal_info 'lint/lint_functional_rtl@' \
             -enable_save_restore \
             --template_info 'lint/lint_functional_rtl' \
             -enable_save_restore_builtin 'true' \
             -nocheckoverflow=yes \
             -64bit  \
             rtl/adbg_axi_biu.sv \
             rtl/adbg_axi_defines.v \
             rtl/adbg_axi_module.sv \
             rtl/adbg_crc32.sv \
             rtl/adbg_defines.v \
             rtl/adbg_or1k_biu.sv \
             rtl/adbg_or1k_defines.v \
             rtl/adbg_or1k_module.sv \
             rtl/adbg_or1k_status_reg.sv \
             rtl/adbg_tap_defines.v \
             rtl/adbg_tap_top.sv \
             rtl/adbg_top.sv \
             rtl/adv_dbg_if.sv \
             rtl/apb2per.sv \
             rtl/apb_bus.sv \
             rtl/apb_event_unit.sv \
             rtl/apb_fll_if.sv \
             rtl/apb_gpio.sv \
             rtl/apb_i2c.sv \
             rtl/apb_mock_uart.sv \
             rtl/apb_node.sv \
             rtl/apb_node_wrap.sv \
             rtl/apb_pulpino.sv \
             rtl/apb_spi_master.sv \
             rtl/apb_timer.sv \
             rtl/apb_uart_sv.sv \
             rtl/apu_core_package.sv \
             rtl/apu_defines.sv \
             rtl/apu_macros.sv \
             rtl/assert.sv \
             rtl/assert_tb.sv \
             rtl/assert_tb.v \
             rtl/axi2apb.sv \
             rtl/axi2apb_wrap.sv \
             rtl/axi_address_decoder_AR.sv \
             rtl/axi_address_decoder_AW.sv \
             rtl/axi_address_decoder_BR.sv \
             rtl/axi_address_decoder_BW.sv \
             rtl/axi_address_decoder_DW.sv \
             rtl/axi_AR_allocator.sv \
             rtl/axi_ar_buffer.sv \
             rtl/axi_ArbitrationTree.sv \
             rtl/axi_AW_allocator.sv \
             rtl/axi_aw_buffer.sv \
             rtl/axi_b_buffer.sv \
             rtl/axi_BR_allocator.sv \
             rtl/axi_bus.sv \
             rtl/axi_BW_allocator.sv \
             rtl/axi_DW_allocator.sv \
             rtl/axi_FanInPrimitive_Req.sv \
             rtl/axi_mem_if_SP.sv \
             rtl/axi_mem_if_SP_wrap.sv \
             rtl/axi_multiplexer.sv \
             rtl/axi_node.sv \
             rtl/axi_node_intf_wrap.sv \
             rtl/axi_pkg.sv \
             rtl/axi_r_buffer.sv \
             rtl/axi_read_only_ctrl.sv \
             rtl/axi_request_block.sv \
             rtl/axi_response_block.sv \
             rtl/axi_RR_Flag_Req.sv \
             rtl/axi_single_slice.sv \
             rtl/axi_slice.sv \
             rtl/axi_slice_wrap.sv \
             rtl/axi_spi_slave.sv \
             rtl/axi_spi_slave_wrap.sv \
             rtl/axi_w_buffer.sv \
             rtl/axi_write_only_ctrl.sv \
             rtl/boot_code.sv \
             rtl/boot_rom_wrap.sv \
             rtl/cf_math_pkg.sv \
             rtl/clk_rst_gen.sv \
             rtl/cluster_clock_gating.sv \
             rtl/cluster_clock_inverter.sv \
             rtl/cluster_clock_mux2.sv \
             rtl/config.sv \
             rtl/core2axi.sv \
             rtl/core2axi_wrap.sv \
             rtl/core_region.sv \
             rtl/dc_data_buffer.sv \
             rtl/dc_full_detector.v \
             rtl/dc_synchronizer.v \
             rtl/dc_token_ring.v \
             rtl/dc_token_ring_fifo_din.v \
             rtl/dc_token_ring_fifo_dout.v \
             rtl/debug_bus.sv \
             rtl/defines_event_unit.sv \
             rtl/dp_ram.sv \
             rtl/dp_ram_wrap.sv \
             rtl/fifo_v2.sv \
             rtl/fifo_v3.sv \
             rtl/fpnew_pkg.sv \
             rtl/generic_fifo.sv \
             rtl/generic_service_unit.sv \
             rtl/i2c_master_bit_ctrl.sv \
             rtl/i2c_master_byte_ctrl.sv \
             rtl/i2c_master_defines.sv \
             rtl/instr_ram_wrap.sv \
             rtl/io_generic_fifo.sv \
             rtl/onehot_to_bin.sv \
             rtl/periph_bus_wrap.sv \
             rtl/peripherals.sv \
             rtl/pulp_clock_gating.sv \
             rtl/pulp_clock_inverter.sv \
             rtl/pulp_clock_mux2.sv \
             rtl/pulpino_tb.v \
             rtl/pulpino_top.sv \
             rtl/pulpino_wrap.v \
             rtl/ram_mux.sv \
             rtl/random_stalls.sv \
             rtl/register_file_test_wrap.sv \
             rtl/risc_mult.sv \
             rtl/riscv_alu.sv \
             rtl/riscv_alu_div.sv \
             rtl/riscv_compressed_decoder.sv \
             rtl/riscv_config.sv \
             rtl/riscv_controller.sv \
             rtl/riscv_core.sv \
             rtl/riscv_cs_registers.sv \
             rtl/riscv_decoder.sv \
             rtl/riscv_defines.v \
             rtl/riscv_ex_stage.sv \
             rtl/riscv_fetch_fifo.sv \
             rtl/riscv_hwloop_controller.sv \
             rtl/riscv_hwloop_regs.sv \
             rtl/riscv_id_stage.sv \
             rtl/riscv_if_stage.sv \
             rtl/riscv_int_controller.sv \
             rtl/riscv_load_store_unit.sv \
             rtl/riscv_mult.sv \
             rtl/riscv_prefetch_buffer.sv \
             rtl/riscv_register_file.sv \
             rtl/rstgen.sv \
             rtl/sleep_unit.sv \
             rtl/sp_ram.sv \
             rtl/sp_ram_wrap.sv \
             rtl/spi_master_apb_if.sv \
             rtl/spi_master_clkgen.sv \
             rtl/spi_master_controller.sv \
             rtl/spi_master_fifo.sv \
             rtl/spi_master_rx.sv \
             rtl/spi_master_tx.sv \
             rtl/spi_slave_axi_plug.sv \
             rtl/spi_slave_cmd_parser.sv \
             rtl/spi_slave_controller.sv \
             rtl/spi_slave_dc_fifo.sv \
             rtl/spi_slave_regs.sv \
             rtl/spi_slave_rx.sv \
             rtl/spi_slave_syncro.sv \
             rtl/spi_slave_tx.sv \
             rtl/timer.sv \
             rtl/uart_interrupt.sv \
             rtl/uart_rx.sv \
             rtl/uart_tx.sv

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_functional_rtl -64bit
##spyglass_run.csh begins :
;	cd /home/nitintyagi/pulpino
;	setenv ATRENTA_LICENSE_FILE 27020@vlsi
;	setenv SPYGLASS_LD_PRELOAD /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/dw_support
;	/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_functional_rtl -64bit
##spyglass_run.csh ends
##files    : rtl/adbg_axi_biu.sv \
             rtl/adbg_axi_defines.v \
             rtl/adbg_axi_module.sv \
             rtl/adbg_crc32.sv \
             rtl/adbg_defines.v \
             rtl/adbg_or1k_biu.sv \
             rtl/adbg_or1k_defines.v \
             rtl/adbg_or1k_module.sv \
             rtl/adbg_or1k_status_reg.sv \
             rtl/adbg_tap_defines.v \
             rtl/adbg_tap_top.sv \
             rtl/adbg_top.sv \
             rtl/adv_dbg_if.sv \
             rtl/apb2per.sv \
             rtl/apb_bus.sv \
             rtl/apb_event_unit.sv \
             rtl/apb_fll_if.sv \
             rtl/apb_gpio.sv \
             rtl/apb_i2c.sv \
             rtl/apb_mock_uart.sv \
             rtl/apb_node.sv \
             rtl/apb_node_wrap.sv \
             rtl/apb_pulpino.sv \
             rtl/apb_spi_master.sv \
             rtl/apb_timer.sv \
             rtl/apb_uart_sv.sv \
             rtl/apu_core_package.sv \
             rtl/apu_defines.sv \
             rtl/apu_macros.sv \
             rtl/assert.sv \
             rtl/assert_tb.sv \
             rtl/assert_tb.v \
             rtl/axi2apb.sv \
             rtl/axi2apb_wrap.sv \
             rtl/axi_address_decoder_AR.sv \
             rtl/axi_address_decoder_AW.sv \
             rtl/axi_address_decoder_BR.sv \
             rtl/axi_address_decoder_BW.sv \
             rtl/axi_address_decoder_DW.sv \
             rtl/axi_AR_allocator.sv \
             rtl/axi_ar_buffer.sv \
             rtl/axi_ArbitrationTree.sv \
             rtl/axi_AW_allocator.sv \
             rtl/axi_aw_buffer.sv \
             rtl/axi_b_buffer.sv \
             rtl/axi_BR_allocator.sv \
             rtl/axi_bus.sv \
             rtl/axi_BW_allocator.sv \
             rtl/axi_DW_allocator.sv \
             rtl/axi_FanInPrimitive_Req.sv \
             rtl/axi_mem_if_SP.sv \
             rtl/axi_mem_if_SP_wrap.sv \
             rtl/axi_multiplexer.sv \
             rtl/axi_node.sv \
             rtl/axi_node_intf_wrap.sv \
             rtl/axi_pkg.sv \
             rtl/axi_r_buffer.sv \
             rtl/axi_read_only_ctrl.sv \
             rtl/axi_request_block.sv \
             rtl/axi_response_block.sv \
             rtl/axi_RR_Flag_Req.sv \
             rtl/axi_single_slice.sv \
             rtl/axi_slice.sv \
             rtl/axi_slice_wrap.sv \
             rtl/axi_spi_slave.sv \
             rtl/axi_spi_slave_wrap.sv \
             rtl/axi_w_buffer.sv \
             rtl/axi_write_only_ctrl.sv \
             rtl/boot_code.sv \
             rtl/boot_rom_wrap.sv \
             rtl/cf_math_pkg.sv \
             rtl/clk_rst_gen.sv \
             rtl/cluster_clock_gating.sv \
             rtl/cluster_clock_inverter.sv \
             rtl/cluster_clock_mux2.sv \
             rtl/config.sv \
             rtl/core2axi.sv \
             rtl/core2axi_wrap.sv \
             rtl/core_region.sv \
             rtl/dc_data_buffer.sv \
             rtl/dc_full_detector.v \
             rtl/dc_synchronizer.v \
             rtl/dc_token_ring.v \
             rtl/dc_token_ring_fifo_din.v \
             rtl/dc_token_ring_fifo_dout.v \
             rtl/debug_bus.sv \
             rtl/defines_event_unit.sv \
             rtl/dp_ram.sv \
             rtl/dp_ram_wrap.sv \
             rtl/fifo_v2.sv \
             rtl/fifo_v3.sv \
             rtl/fpnew_pkg.sv \
             rtl/generic_fifo.sv \
             rtl/generic_service_unit.sv \
             rtl/i2c_master_bit_ctrl.sv \
             rtl/i2c_master_byte_ctrl.sv \
             rtl/i2c_master_defines.sv \
             rtl/instr_ram_wrap.sv \
             rtl/io_generic_fifo.sv \
             rtl/onehot_to_bin.sv \
             rtl/periph_bus_wrap.sv \
             rtl/peripherals.sv \
             rtl/pulp_clock_gating.sv \
             rtl/pulp_clock_inverter.sv \
             rtl/pulp_clock_mux2.sv \
             rtl/pulpino_tb.v \
             rtl/pulpino_top.sv \
             rtl/pulpino_wrap.v \
             rtl/ram_mux.sv \
             rtl/random_stalls.sv \
             rtl/register_file_test_wrap.sv \
             rtl/risc_mult.sv \
             rtl/riscv_alu.sv \
             rtl/riscv_alu_div.sv \
             rtl/riscv_compressed_decoder.sv \
             rtl/riscv_config.sv \
             rtl/riscv_controller.sv \
             rtl/riscv_core.sv \
             rtl/riscv_cs_registers.sv \
             rtl/riscv_decoder.sv \
             rtl/riscv_defines.v \
             rtl/riscv_ex_stage.sv \
             rtl/riscv_fetch_fifo.sv \
             rtl/riscv_hwloop_controller.sv \
             rtl/riscv_hwloop_regs.sv \
             rtl/riscv_id_stage.sv \
             rtl/riscv_if_stage.sv \
             rtl/riscv_int_controller.sv \
             rtl/riscv_load_store_unit.sv \
             rtl/riscv_mult.sv \
             rtl/riscv_prefetch_buffer.sv \
             rtl/riscv_register_file.sv \
             rtl/rstgen.sv \
             rtl/sleep_unit.sv \
             rtl/sp_ram.sv \
             rtl/sp_ram_wrap.sv \
             rtl/spi_master_apb_if.sv \
             rtl/spi_master_clkgen.sv \
             rtl/spi_master_controller.sv \
             rtl/spi_master_fifo.sv \
             rtl/spi_master_rx.sv \
             rtl/spi_master_tx.sv \
             rtl/spi_slave_axi_plug.sv \
             rtl/spi_slave_cmd_parser.sv \
             rtl/spi_slave_controller.sv \
             rtl/spi_slave_dc_fifo.sv \
             rtl/spi_slave_regs.sv \
             rtl/spi_slave_rx.sv \
             rtl/spi_slave_syncro.sv \
             rtl/spi_slave_tx.sv \
             rtl/timer.sv \
             rtl/uart_interrupt.sv \
             rtl/uart_rx.sv \
             rtl/uart_tx.sv

 Reading sgdc file "/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 5 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 34 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 51 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_setup_checks01 (Rule 52 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity01 (Rule 53 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 0 sec, 0.50 sec, 711892 KB, 2938716 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 0 sec, 0.50 sec, 711892 KB, 2938716 KB
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/adbg_top.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/apb_event_unit.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 STX_VE_589          -            -            Syntax                        
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/core_region.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 STX_VE_485          -            -            Syntax                        
 SYNTH_126           -            -            ERROR                         
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_776          -            -            Syntax                        
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 STX_VE_533          -            -            Syntax                        
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/peripherals.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/pulpino_top.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_alu.sv" ....
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_core.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 STX_VE_485          -            -            Syntax                        
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_decoder.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_512          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 STX_VE_481          -            -            Syntax                        
 Analyzing source file "rtl/riscv_defines.v" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 STX_VE_485          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_479          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_479          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
 STX_VE_606          -            -            Syntax                        
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 0 sec, 0.55 sec, 714124 KB, 2938716 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.05 sec, 2232 KB, 0 KB
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 56 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 57 of total 207) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/ADV-LINT.rpt' ....

Generating auto_verify report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto_verify.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_functional_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_functional_rtl/'.
Checking Rule ViolationLimitReached (Rule 56 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 2938716 KB for entire run at 'SDC2SGDCPARSEW_1.Init' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 3139436 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 1089340 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking aborted: 0 sec, 0.61 sec, 714468 KB, 2938716 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking aborted: 0 sec, 0.06 sec, 344 KB, 0 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-abstract                                          0                    0
	-allow_clock_on_output_port                        no                   no
	-atime                                             UNDEFINED            UNDEFINED
	-audit                                             no                   no
	-av_flopcount                                      -1                   -1
	-av_seqdepth                                       -1                   -1
	-av_tclfile                                        UNDEFINED            UNDEFINED
	-check_case_type                                   all                  all
	-check_clock_group_violations                      no                   no
	-check_concat_max_width                            no                   no
	-check_counter_assignment                          no                   no
	-check_pad_concat                                  no                   no
	-check_sequential                                  no                   no
	-check_sign_extend                                 no                   no
	-check_static_value                                no                   no
	-check_unsign_overflow                             no                   no
	-chk_sign_unsign_also                              no                   no
	-control_sig_detection_nf                          no                   no
	-datapath_or_control                               no                   no
	-dccompat                                          no                   no
	-debug_proc                                        no                   no
	-disable_rtl_deadcode                              no                   no
	-force_genclk_for_txv                              no                   no
	-fv_parallelfile                                   UNDEFINED            UNDEFINED
	-handle_shift_op                                   no                   no
	-ieffort                                           0                    0
	-ignore_bus_clocks                                 1024                 1024
	-ignore_latches                                    no                   no
	-ignore_padding                                    no                   no
	-ignoreforindex                                    no                   no
	-library_gen_clock_naming                          yes                  yes
	-modulelist                                        UNDEFINED            UNDEFINED
	-netlist_clock_polarity                            yes                  yes
	-nocheckoverflow                                   yes                  no
	-passfail                                          both                 both
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-propfile                                          UNDEFINED            UNDEFINED
	-pt                                                yes                  yes
	-report_blackbox_inst                              no                   no
	-reportconstassign                                 no                   no
	-scope                                             chip                 chip
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-solvemethod                                       1                    1
	-strict                                            no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-truncate_through                                  yes                  yes
	-use_carry_bit                                     no                   no
	-use_inferred_clocks                               no                   no
	-use_inferred_resets                               no                   no
	-use_lrm_width                                     no                   no
	-vcdfile                                           UNDEFINED            UNDEFINED
	-vcdfulltrace                                      usernets             usernets
	-vcdtime                                           -1                   -1
	-verbose                                           0                    0
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Av_staticreg02                 auto-verify     No             - FLATDU2_WL     -               
 Av_ovl01                       auto-verify     No             - FLATDU2_WL     -               
 Av_syncfifo01                  auto-verify     No             - FLATDU2_WL     -               
 Av_eventually_stucknet         auto-verify     No             - FLATDU2_WL     -               
 Av_setreset01                  auto-verify     No             - FLATDU2_WL     -               
 Av_staticnet01                 auto-verify     No             - FLATDU2_WL     -               
 Av_dontcare01                  auto-verify     No             - FLATDU2_WL     -               
 Av_negative_shift              auto-verify     No             - FLATDU2_WL     -               
 Av_divide_by_zero              auto-verify     No             - FLATDU2_WL     -               
 Av_range01                     auto-verify     No             - FLATDU2_WL     -               
 Av_fsm01                       auto-verify     No             - FLATDU2_WL     -               
 Av_fsm02                       auto-verify     No             - FLATDU2_WL     -               
 Av_deadcode01                  auto-verify     No             - FLATDU2_WL     -               
 Av_case03                      auto-verify     No             - ELABDU         -               
 Av_case02                      auto-verify     No             - FLATDU2_WL     -               
 Av_case01                      auto-verify     No             - FLATDU2_WL     -               
 Av_bus02                       auto-verify     No             - FLATDU2_WL     -               
 Av_bus01                       auto-verify     No             - FLATDU2_WL     -               
 Av_complexity01                auto-verify     No             - FLATDU2_WL     -               
 Av_fsm_analysis                auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf02                    auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity04                    auto-verify     No             - FLATDU2_WL     -               
 Av_rstinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_clkinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity03                    auto-verify     No             - FLATDU2_WL     -               
 _avAddSynthNet                 auto-verify     Yes            0 ELABDU         -               
 _advLintReport01               auto-verify     Yes            0 FLATDU2_WL     -               
 Av_report01                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_IpblockTaggedNet            auto-verify     Yes            0 FLATDU2_PRD_WL   -               
 Av_PortRetention               auto-verify     Yes            0 VSTOPDU        -               
 Av_Info_Case_Analysis          auto-verify     Yes            0 FLATDU2_WL     -               
 _formallint_preReq   (Verilog) auto-verify     Yes            0 ELABDU         -               
 _case_default_missing_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_case_default_missing        auto-verify     Yes            0 FLATDU2_WL     -               
 _case_default_redundant_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_case_default_redundant      auto-verify     Yes            0 FLATDU2_WL     -               
 _dontcare_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dontcare_mismatch           auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr03_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr03       auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr02_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr02       auto-verify     Yes            0 FLATDU2_WL     -               
 _width05_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr         auto-verify     Yes            0 FLATDU2_WL     -               
 _signunsign01_prereq (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_signed_unsigned_mismatch    auto-verify     Yes            0 FLATDU2_WL     -               
 _width04_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_function     auto-verify     Yes            0 FLATDU2_WL     -               
 _width03_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_port         auto-verify     Yes            0 FLATDU2_WL     -               
 _width02_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_case         auto-verify     Yes            0 FLATDU2_WL     -               
 _width01_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_assign       auto-verify     Yes            0 FLATDU2_WL     -               
 _chk_signed_unsigned_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_staticnetnreq01             auto-verify     Yes            0 VSDU           -               
 Av_dcreq01           (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq01           (Verilog) auto-verify     Yes            0 ELABDU         -               
 veShiftOperatorPreReq(Verilog) auto-verify     Yes            0 ELABDU         -               
 veOperatorPreReq     (Verilog) auto-verify     Yes            0 ELABDU         -               
 AnalyzeABV           (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq02                     auto-verify     Yes            0 VSDU           -               
 Av_deadfilter01                auto-verify     Yes            0 VSDU           -               
 Av_deadreq01         (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_deadreq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_complexity_req02            auto-verify     Yes            0 VSDULIST       -               
 Av_complexity_req01  (VHDL   ) auto-verify     Yes            0 LEXICAL        -               
 Av_complexity_req01  (Verilog) auto-verify     Yes            0 LEXICAL        -               
 SGDC_fsm_setup01               auto-verify     Yes            0 VSTOPDU        -               
 _fsm_contr01                   auto-verify     Yes            0 FLATDU2_WL     -               
 Av_casereq03                   auto-verify     Yes            0 VSTOPDU        -               
 Av_casereq02         (Verilog) auto-verify     Yes            0 VSDU           -               
 Av_casereq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_svasetup01                  auto-verify     Yes            0 VSDU           -               
 Av_rstreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_rstreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 _fsm03_prereq                  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_fsmreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 InitState            (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 InitState            (Verilog) auto-verify     Yes            0 ELABDU         -               
 _formal_anlysis_filter_prereq  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity06                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_multitop01        (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_multitop01        (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_sanity02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity01                    auto-verify     Yes            0 SETUP          -               
 Av_setup_checks01              auto-verify     Yes            0 SETUP          -               
 Av_license01                   auto-verify     Yes            0 SETUP          -               
 Av_initstate01                 auto-verify     Yes            0 FLATDU2_WL     -               
 SGDC_av_meta_design_hier01     auto-verify     Yes            0 FLATDU2_WL     -               
 _vhAvMeta01          (VHDL   ) auto-verify     Yes            0 VSDU           -               
 Av_init01                      auto-verify     Yes            0 FLATDU2_WL     -               
 Av_initseq01                   auto-verify     Yes            0 FLATDU2_WL     -               
 INFO_1017            (Verilog) SpyGlass        Yes            1 SETUP          -               
 STX_VE_776           (Verilog) SpyGlass        Yes            1 SETUP          -               
 STX_VE_606           (Verilog) SpyGlass        Yes          110 SETUP          -               
 STX_VE_589           (Verilog) SpyGlass        Yes            1 SETUP          -               
 STX_VE_533           (Verilog) SpyGlass        Yes           27 SETUP          -               
 STX_VE_512           (Verilog) SpyGlass        Yes            9 SETUP          -               
 STX_VE_485           (Verilog) SpyGlass        Yes           40 SETUP          -               
 STX_VE_481           (Verilog) SpyGlass        Yes           10 SETUP          -               
 STX_VE_479           (Verilog) SpyGlass        Yes            2 SETUP          -               
 SYNTH_126            (Verilog) SpyGlass        Yes            1 SETUP          -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Aborted.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      1 information message 

  Total Number of Generated Messages     :       202 (200 fatals, 1 error, 0 warning, 1 Info)
  Number of Reported Messages            :       202 (200 fatals, 1 error, 0 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_functional_rtl/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.

FATAL : Rule-checking aborted - design syntax error

---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_functional_rtl/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_functional_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     auto_verify.rpt          ADV-LINT.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 6 (Rule-checking terminated due to FATAL errors - design syntax error)
SpyGlass total run-time is 00:03:42 (222 secs)
SpyGlass total goal run-time is 00:00:01 (1 secs)
SpyGlass total cpu-time is 0 secs
SpyGlass run completed at 01:04:08 PM on Jan 23 2025
