

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Fri Mar 14 18:02:26 2025

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTA	set	3968
    48  0000                     _TRISA0	set	31888
    49  0000                     _LATAbits	set	3977
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FEA                     __pcinit:
    55                           	callstack 0
    56  007FEA                     start_initialization:
    57                           	callstack 0
    58  007FEA                     __initialization:
    59                           	callstack 0
    60  007FEA                     end_of_initialization:
    61                           	callstack 0
    62  007FEA                     __end_of__initialization:
    63                           	callstack 0
    64  007FEA  0100               	movlb	0
    65  007FEC  EFF8  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000000                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000000                     
    71                           ; 1 bytes @ 0x0
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 81 in file "main.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  1    wreg      void 
    84 ;; Registers used:
    85 ;;		wreg, status,2
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    91 ;;      Params:         0       0       0       0       0       0       0       0       0
    92 ;;      Locals:         0       0       0       0       0       0       0       0       0
    93 ;;      Temps:          0       0       0       0       0       0       0       0       0
    94 ;;      Totals:         0       0       0       0       0       0       0       0       0
    95 ;;Total ram usage:        0 bytes
    96 ;; This function calls:
    97 ;;		Nothing
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104  007FF0                     __ptext0:
   105                           	callstack 0
   106  007FF0                     _main:
   107                           	callstack 31
   108  007FF0                     
   109                           ;main.c: 82:     TRISA0 = 0;
   110  007FF0  9092               	bcf	3986,0,c	;volatile
   111  007FF2                     
   112                           ;main.c: 83:     PORTA = 0;
   113  007FF2  0E00               	movlw	0
   114  007FF4  6E80               	movwf	128,c	;volatile
   115  007FF6                     
   116                           ;main.c: 85:     LATAbits.LATA0 = 1;
   117  007FF6  8089               	bsf	137,0,c	;volatile
   118  007FF8                     l11:
   119  007FF8  EFFC  F03F         	goto	l11
   120  007FFC  EF00  F000         	goto	start
   121  008000                     __end_of_main:
   122                           	callstack 0
   123  0000                     
   124                           	psect	rparam
   125  0000                     
   126                           	psect	idloc
   127                           
   128                           ;Config register IDLOC0 @ 0x200000
   129                           ;	unspecified, using default values
   130  200000                     	org	2097152
   131  200000  FF                 	db	255
   132                           
   133                           ;Config register IDLOC1 @ 0x200001
   134                           ;	unspecified, using default values
   135  200001                     	org	2097153
   136  200001  FF                 	db	255
   137                           
   138                           ;Config register IDLOC2 @ 0x200002
   139                           ;	unspecified, using default values
   140  200002                     	org	2097154
   141  200002  FF                 	db	255
   142                           
   143                           ;Config register IDLOC3 @ 0x200003
   144                           ;	unspecified, using default values
   145  200003                     	org	2097155
   146  200003  FF                 	db	255
   147                           
   148                           ;Config register IDLOC4 @ 0x200004
   149                           ;	unspecified, using default values
   150  200004                     	org	2097156
   151  200004  FF                 	db	255
   152                           
   153                           ;Config register IDLOC5 @ 0x200005
   154                           ;	unspecified, using default values
   155  200005                     	org	2097157
   156  200005  FF                 	db	255
   157                           
   158                           ;Config register IDLOC6 @ 0x200006
   159                           ;	unspecified, using default values
   160  200006                     	org	2097158
   161  200006  FF                 	db	255
   162                           
   163                           ;Config register IDLOC7 @ 0x200007
   164                           ;	unspecified, using default values
   165  200007                     	org	2097159
   166  200007  FF                 	db	255
   167                           
   168                           	psect	config
   169                           
   170                           ;Config register CONFIG1L @ 0x300000
   171                           ;	PLL Prescaler Selection bits
   172                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   173                           ;	System Clock Postscaler Selection bits
   174                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   175                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   176                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   177  300000                     	org	3145728
   178  300000  20                 	db	32
   179                           
   180                           ;Config register CONFIG1H @ 0x300001
   181                           ;	Oscillator Selection bits
   182                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   183                           ;	Fail-Safe Clock Monitor Enable bit
   184                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   185                           ;	Internal/External Oscillator Switchover bit
   186                           ;	IESO = OFF, Oscillator Switchover mode disabled
   187  300001                     	org	3145729
   188  300001  08                 	db	8
   189                           
   190                           ;Config register CONFIG2L @ 0x300002
   191                           ;	Power-up Timer Enable bit
   192                           ;	PWRT = OFF, PWRT disabled
   193                           ;	Brown-out Reset Enable bits
   194                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   195                           ;	Brown-out Reset Voltage bits
   196                           ;	BORV = 3, Minimum setting 2.05V
   197                           ;	USB Voltage Regulator Enable bit
   198                           ;	VREGEN = OFF, USB voltage regulator disabled
   199  300002                     	org	3145730
   200  300002  1F                 	db	31
   201                           
   202                           ;Config register CONFIG2H @ 0x300003
   203                           ;	Watchdog Timer Enable bit
   204                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   205                           ;	Watchdog Timer Postscale Select bits
   206                           ;	WDTPS = 32768, 1:32768
   207  300003                     	org	3145731
   208  300003  1E                 	db	30
   209                           
   210                           ; Padding undefined space
   211  300004                     	org	3145732
   212  300004  FF                 	db	255
   213                           
   214                           ;Config register CONFIG3H @ 0x300005
   215                           ;	CCP2 MUX bit
   216                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   217                           ;	PORTB A/D Enable bit
   218                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   219                           ;	Low-Power Timer 1 Oscillator Enable bit
   220                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   221                           ;	MCLR Pin Enable bit
   222                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   223  300005                     	org	3145733
   224  300005  03                 	db	3
   225                           
   226                           ;Config register CONFIG4L @ 0x300006
   227                           ;	Stack Full/Underflow Reset Enable bit
   228                           ;	STVREN = ON, Stack full/underflow will cause Reset
   229                           ;	Single-Supply ICSP Enable bit
   230                           ;	LVP = OFF, Single-Supply ICSP disabled
   231                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   232                           ;	ICPRT = OFF, ICPORT disabled
   233                           ;	Extended Instruction Set Enable bit
   234                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   235                           ;	Background Debugger Enable bit
   236                           ;	DEBUG = 0x1, unprogrammed default
   237  300006                     	org	3145734
   238  300006  81                 	db	129
   239                           
   240                           ; Padding undefined space
   241  300007                     	org	3145735
   242  300007  FF                 	db	255
   243                           
   244                           ;Config register CONFIG5L @ 0x300008
   245                           ;	Code Protection bit
   246                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   247                           ;	Code Protection bit
   248                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   249                           ;	Code Protection bit
   250                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   251                           ;	Code Protection bit
   252                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   253  300008                     	org	3145736
   254  300008  0F                 	db	15
   255                           
   256                           ;Config register CONFIG5H @ 0x300009
   257                           ;	Boot Block Code Protection bit
   258                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   259                           ;	Data EEPROM Code Protection bit
   260                           ;	CPD = OFF, Data EEPROM is not code-protected
   261  300009                     	org	3145737
   262  300009  C0                 	db	192
   263                           
   264                           ;Config register CONFIG6L @ 0x30000A
   265                           ;	Write Protection bit
   266                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   267                           ;	Write Protection bit
   268                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   269                           ;	Write Protection bit
   270                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   271                           ;	Write Protection bit
   272                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   273  30000A                     	org	3145738
   274  30000A  0F                 	db	15
   275                           
   276                           ;Config register CONFIG6H @ 0x30000B
   277                           ;	Configuration Register Write Protection bit
   278                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   279                           ;	Boot Block Write Protection bit
   280                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   281                           ;	Data EEPROM Write Protection bit
   282                           ;	WRTD = OFF, Data EEPROM is not write-protected
   283  30000B                     	org	3145739
   284  30000B  E0                 	db	224
   285                           
   286                           ;Config register CONFIG7L @ 0x30000C
   287                           ;	Table Read Protection bit
   288                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   289                           ;	Table Read Protection bit
   290                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   291                           ;	Table Read Protection bit
   292                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   293                           ;	Table Read Protection bit
   294                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   295  30000C                     	org	3145740
   296  30000C  0F                 	db	15
   297                           
   298                           ;Config register CONFIG7H @ 0x30000D
   299                           ;	Boot Block Table Read Protection bit
   300                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   301  30000D                     	org	3145741
   302  30000D  40                 	db	64
   303                           tosu	equ	0xFFF
   304                           tosh	equ	0xFFE
   305                           tosl	equ	0xFFD
   306                           stkptr	equ	0xFFC
   307                           pclatu	equ	0xFFB
   308                           pclath	equ	0xFFA
   309                           pcl	equ	0xFF9
   310                           tblptru	equ	0xFF8
   311                           tblptrh	equ	0xFF7
   312                           tblptrl	equ	0xFF6
   313                           tablat	equ	0xFF5
   314                           prodh	equ	0xFF4
   315                           prodl	equ	0xFF3
   316                           indf0	equ	0xFEF
   317                           postinc0	equ	0xFEE
   318                           postdec0	equ	0xFED
   319                           preinc0	equ	0xFEC
   320                           plusw0	equ	0xFEB
   321                           fsr0h	equ	0xFEA
   322                           fsr0l	equ	0xFE9
   323                           wreg	equ	0xFE8
   324                           indf1	equ	0xFE7
   325                           postinc1	equ	0xFE6
   326                           postdec1	equ	0xFE5
   327                           preinc1	equ	0xFE4
   328                           plusw1	equ	0xFE3
   329                           fsr1h	equ	0xFE2
   330                           fsr1l	equ	0xFE1
   331                           bsr	equ	0xFE0
   332                           indf2	equ	0xFDF
   333                           postinc2	equ	0xFDE
   334                           postdec2	equ	0xFDD
   335                           preinc2	equ	0xFDC
   336                           plusw2	equ	0xFDB
   337                           fsr2h	equ	0xFDA
   338                           fsr2l	equ	0xFD9
   339                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          6D      0       0      20        0.0%
BITBIGSFRlhh         8      0       0      21        0.0%
BITBIGSFRlhl         8      0       0      22        0.0%
BITBIGSFRll         20      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Fri Mar 14 18:02:26 2025

                     l11 7FF8                       l12 7FF8                      l690 7FF0  
                    l692 7FF2                      l694 7FF6                     _main 7FF0  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTA 000F80          __initialization 7FEA             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   _TRISA0 007C90  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FEA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FEA                  __ramtop 0800  
                __ptext0 7FF0     end_of_initialization 7FEA      start_initialization 7FEA  
               _LATAbits 000F89                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
