//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux ahyypio20@lehmus-cn9.oulu.fi:963472 4.18.0-553.46.1.el8_10.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
solution new -state initial
solution options defaults
solution options set /Cache/UserCacheHome /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/output/dsp_unit_catapult_cache
solution options set /ComponentLibs/SearchPath /research/cas/public/DT3_2025/lib/catapult -append
solution options set /OnTheFly/VthAttributeType cell_lib
solution options set /Input/CppStandard c++14
solution options set /Input/TargetPlatform x86_64
solution options set /Input/CompilerFlags -DCATAPULT_HLS
solution options set /Output/GenerateCycleNetlist false
solution options set /Flows/LowPower/SWITCHING_ACTIVITY_TYPE saif
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit.h -preserve_path true -type CHEADER
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_tb.h -preserve_path true -type CHEADER
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_top.h -preserve_path true -type CHEADER
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit.cpp -preserve_path true -type C++
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_tb.cpp -preserve_path true -type C++ -exclude true -property PRESERVED_PATH /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_tb.cpp
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_top.cpp -preserve_path true -type C++ -exclude true -property PRESERVED_PATH /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_top.cpp
solution file add /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_sc_main.cpp -preserve_path true -type C++ -exclude true -property PRESERVED_PATH /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/input/dsp_unit_sc_main.cpp
directive set -DESIGN_GOAL area
directive set -SPECULATE true
directive set -MERGEABLE true
directive set -REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
directive set -LOGIC_OPT false
directive set -FSM_ENCODING none
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
directive set -REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -REGISTER_SHARING_LIMIT 0
directive set -ASSIGN_OVERHEAD 0
directive set -TIMING_CHECKS true
directive set -MUXPATH true
directive set -REALLOC true
directive set -UNROLL no
directive set -IO_MODE super
directive set -CHAN_IO_PROTOCOL use_library
directive set -ARRAY_SIZE 1024
directive set -IDLE_SIGNAL {}
directive set -STALL_FLAG_SV off
directive set -STALL_FLAG false
directive set -TRANSACTION_DONE_SIGNAL true
directive set -DONE_FLAG {}
directive set -READY_FLAG {}
directive set -START_FLAG {}
directive set -TRANSACTION_SYNC ready
directive set -RESET_CLEARS_ALL_REGS use_library
directive set -CLOCK_OVERHEAD 20.000000
directive set -ON_THE_FLY_PROTOTYPING false
directive set -OPT_CONST_MULTS use_library
directive set -CHARACTERIZE_ROM false
directive set -PROTOTYPE_ROM true
directive set -ROM_THRESHOLD 64
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_RTL_SYN false
directive set -CLUSTER_FAST_MODE false
directive set -CLUSTER_TYPE combinational
directive set -PIPELINE_RAMP_UP true
go new
go analyze
solution design set dsp_unit -top
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME rst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
go compile
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0}}
solution library add NangateOpenCellLibrary_dc -- -rtlsyntool DesignCompiler -vendor NANGate -technology 45
go libraries
directive set /dsp_unit/dsp_proc -MAX_LATENCY 131
directive set /dsp_unit/dsp_proc -AREA_GOAL 66250.000000
directive set /dsp_unit/dsp_proc/SHIFT_LOOP -CLUSTER_FAST_MODE true
directive set /dsp_unit/dsp_proc/SHIFT_LOOP -ITERATIONS 60
directive set /dsp_unit/dsp_proc/FILTER_LOOP -ITERATIONS 60
directive set /dsp_unit/dsp_proc/SHIFT_LOOP -UNROLL no
directive set /dsp_unit/dsp_proc/FILTER_LOOP -UNROLL no
directive set /dsp_unit/dsp_proc -EFFORT_LEVEL medium
go architect
go extract

