$date
	Sat Feb  7 08:31:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DFF $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! q_bar $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0%
#25000
1#
#30000
0#
1$
#35000
0!
1"
1#
#38000
0$
#40000
0#
#45000
1!
0"
1#
#48000
1$
#50000
0#
#55000
0!
1"
1#
#58000
1!
0"
1%
#60000
0#
#65000
1#
#68000
0%
#70000
0#
#75000
0!
1"
1#
