TimeQuest Timing Analyzer report for LVDS_echo_FPGA1
Fri Jun 22 17:15:53 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 25. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 26. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; LVDS_echo_FPGA1                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.sdc ; OK     ; Fri Jun 22 17:15:50 2018 ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.sdc               ; OK     ; Fri Jun 22 17:15:50 2018 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 145.99 MHz ; 145.99 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.575 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.728 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.920 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.624 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 3.550      ;
; 46.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.368      ;
; 46.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.162      ;
; 47.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.106      ;
; 47.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.983      ;
; 47.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.870      ;
; 47.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.645      ;
; 47.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.643      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.605      ;
; 47.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.585      ;
; 47.545 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.553      ;
; 47.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.405      ;
; 48.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.049      ;
; 48.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                             ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.928      ;
; 48.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 1.745      ;
; 48.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.681      ;
; 48.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 1.600      ;
; 48.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.425      ;
; 49.267 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                              ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 0.858      ;
; 94.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.895      ;
; 94.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.609      ;
; 94.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.606      ;
; 94.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.606      ;
; 94.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.605      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.405      ;
; 94.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.404      ;
; 94.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.232      ;
; 94.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.231      ;
; 94.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.231      ;
; 95.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.918      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.849      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.849      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.849      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.849      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.849      ;
; 95.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.839      ;
; 95.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.839      ;
; 95.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.784      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.697      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.697      ;
; 95.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.606      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.602      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.602      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.602      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.602      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.602      ;
; 95.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.547      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.494      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.494      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.490      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.493      ;
; 95.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.491      ;
; 95.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.364      ;
; 95.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.364      ;
; 95.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.361      ;
; 95.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.361      ;
; 95.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.361      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.332      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.332      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.332      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.332      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.332      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.320      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.316      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.316      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.315      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.308      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.311      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.292      ;
; 95.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.291      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.263      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.153      ;
; 95.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.122      ;
; 95.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.122      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.119      ;
; 95.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.114      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.113      ;
; 95.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                             ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.063      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.381 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.396 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.397 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.621      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.621      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.630      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.637      ;
; 0.486 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.486 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.489 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.713      ;
; 0.500 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.719      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.719      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.725      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.725      ;
; 0.517 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.738      ;
; 0.521 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.739      ;
; 0.521 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.739      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.740      ;
; 0.522 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.739      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.741      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.741      ;
; 0.524 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.742      ;
; 0.526 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.744      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.754      ;
; 0.539 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.757      ;
; 0.542 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.760      ;
; 0.543 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.761      ;
; 0.543 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.761      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.768      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.771      ;
; 0.555 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.772      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.402      ;
; 47.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.402      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.402      ;
; 97.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.402      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.211      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.180      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.087      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.087      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.087      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.087      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.922      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.922      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.922      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.905      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.864      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.833      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.634      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.634      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.601      ;
; 98.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.293      ;
; 98.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.293      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.920  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.138      ;
; 0.920  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.138      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.459      ;
; 1.263  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.484      ;
; 1.263  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.484      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.467  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.713      ;
; 1.496  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.717      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.759      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.759      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.758      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.018      ;
; 1.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.040      ;
; 2.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.238      ;
; 2.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.238      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 2.098  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.320      ;
; 51.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.236      ; 2.238      ;
; 51.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.236      ; 2.238      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 197.508 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 164.04 MHz ; 164.04 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.952 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.312 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.025 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.829 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.598 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.205      ;
; 47.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.019      ;
; 47.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.816      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.748      ;
; 47.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.653      ;
; 47.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.593      ;
; 47.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.359      ;
; 47.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.343      ;
; 47.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.325      ;
; 47.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.303      ;
; 47.870 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.265      ;
; 48.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.154      ;
; 48.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.822      ;
; 48.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                             ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 1.717      ;
; 48.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 1.566      ;
; 48.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.501      ;
; 48.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.431      ;
; 48.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.271      ;
; 49.401 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                              ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 0.756      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.315      ;
; 94.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.059      ;
; 94.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.056      ;
; 94.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.056      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.055      ;
; 95.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.864      ;
; 95.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.863      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.706      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.706      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.706      ;
; 95.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.424      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.383      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.383      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.383      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.383      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.383      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.364      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.364      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.267      ;
; 95.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.239      ;
; 95.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.239      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.166      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.166      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.166      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.166      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.166      ;
; 95.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.142      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.085      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.040      ;
; 95.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.042      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.011      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.009      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.009      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.007      ;
; 96.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.929      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.928      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.926      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.925      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.925      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.911      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.907      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.907      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.907      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.907      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.907      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.886      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.883      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.883      ;
; 96.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.882      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.833      ;
; 96.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.824      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.823      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.735      ;
; 96.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.691      ;
; 96.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.677      ;
; 96.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.676      ;
; 96.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.672      ;
; 96.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                             ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.630      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.564      ;
; 0.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.568      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.572      ;
; 0.436 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.635      ;
; 0.437 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.437 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.638      ;
; 0.449 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.650      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.650      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.654      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.655      ;
; 0.464 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.666      ;
; 0.470 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.670      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.673      ;
; 0.475 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.673      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.679      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.681      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.681      ;
; 0.485 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.684      ;
; 0.495 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.701      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.137      ;
; 48.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.137      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.237      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.137      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.137      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.979      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.942      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.848      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.848      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.848      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.848      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.716      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.702      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.702      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.702      ;
; 98.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.660      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.655      ;
; 98.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.454      ;
; 98.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.454      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.427      ;
; 98.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.151      ;
; 98.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.151      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.829  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.028      ;
; 0.829  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.028      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.145  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.347      ;
; 1.145  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.347      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.561      ;
; 1.361  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.563      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.607      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.607      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.607      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.596      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.767      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.767      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.767      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.767      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.839      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.857      ;
; 1.839  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.042      ;
; 1.839  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.042      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 1.919  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.122      ;
; 51.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.259      ; 2.042      ;
; 51.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.259      ; 2.042      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 197.769 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.263 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.188 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.873 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.504 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.484 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.011      ;
; 48.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.922      ;
; 48.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.780      ;
; 48.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.746      ;
; 48.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.670      ;
; 48.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.590      ;
; 48.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.529      ;
; 48.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.495      ;
; 48.794 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.461      ;
; 48.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.443      ;
; 48.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.441      ;
; 48.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.346      ;
; 49.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.159      ;
; 49.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                             ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.117      ;
; 49.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 0.991      ;
; 49.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.940      ;
; 49.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.914      ;
; 49.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.778      ;
; 49.796 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                              ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.477      ;
; 96.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.405      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.235      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.232      ;
; 96.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.230      ;
; 96.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.226      ;
; 96.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.099      ;
; 96.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.097      ;
; 96.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.000      ;
; 96.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.000      ;
; 96.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.997      ;
; 97.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.860      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.824      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.793      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.793      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.793      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.793      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.793      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.780      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.780      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.730      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.730      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.730      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.730      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.730      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.718      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.718      ;
; 97.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.690      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.687      ;
; 97.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.685      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.681      ;
; 97.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.639      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.615      ;
; 97.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.603      ;
; 97.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.594      ;
; 97.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.591      ;
; 97.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.589      ;
; 97.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.585      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.561      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.554      ;
; 97.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.552      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.544      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.537      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.537      ;
; 97.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.536      ;
; 97.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.536      ;
; 97.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.535      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.505      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.458      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.456      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.451      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.450      ;
; 97.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.446      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.431      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.388      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.195 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.327      ;
; 0.210 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.331      ;
; 0.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.337      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.340      ;
; 0.258 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.260 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.267 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.268 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.388      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.399      ;
; 0.283 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.401      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.402      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.405      ;
; 0.297 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.415      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.416      ;
; 0.298 ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.416      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.405      ;
; 48.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.405      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.405      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.405      ;
; 98.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.306      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.273      ;
; 98.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.219      ;
; 98.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.219      ;
; 98.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.219      ;
; 98.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.219      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.117      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.117      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.117      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.114      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.073      ;
; 98.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.075      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.935      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.935      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.920      ;
; 99.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.728      ;
; 99.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.728      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.792      ;
; 0.704  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.826      ;
; 0.704  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.826      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.956      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.950      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.978      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.978      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.978      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.975      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.072      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.072      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.072      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.072      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.112      ;
; 0.993  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.114      ;
; 1.104  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.228      ;
; 1.104  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.228      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 1.166  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.290      ;
; 50.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.348      ; 1.228      ;
; 50.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.348      ; 1.228      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 198.641 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 46.575 ; 0.188 ; 47.728   ; 0.504   ; 49.484              ;
;  altera_reserved_tck ; 46.575 ; 0.188 ; 47.728   ; 0.504   ; 49.484              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_led[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+-------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                         ;
+-------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------------------------------------------+--------------+-----------------+-----------------+
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clk_clk                                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_reset_n                                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~                                              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------------------------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1531     ; 0        ; 37       ; 2        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1531     ; 0        ; 37       ; 2        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 2        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 2        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+----------------------------------------------------------+---------------------+------+---------------+
; Target                                                   ; Clock               ; Type ; Status        ;
+----------------------------------------------------------+---------------------+------+---------------+
; altera_reserved_tck                                      ; altera_reserved_tck ; Base ; Constrained   ;
; clk_clk                                                  ;                     ; Base ; Unconstrained ;
; lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 ;                     ; Base ; Unconstrained ;
+----------------------------------------------------------+---------------------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                          ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                  ; Comment                                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_clk                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                          ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                 ; Comment                                                                               ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                          ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                  ; Comment                                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_clk                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                          ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                 ; Comment                                                                               ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rst_n_out           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Jun 22 17:15:48 2018
Info: Command: quartus_sta LVDS_echo_FPGA1 -c LVDS_echo_FPGA1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.sdc'
Warning (332060): Node: lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|led_rx_state[0] is being clocked by lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altera_reset_controller:rst_controller|r_sync_rst is being clocked by clk_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 46.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.575               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.728               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.920               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.624               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 197.508 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|led_rx_state[0] is being clocked by lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altera_reset_controller:rst_controller|r_sync_rst is being clocked by clk_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.952               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.025               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.598
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.598               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 197.769 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|led_rx_state[0] is being clocked by lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altera_reset_controller:rst_controller|r_sync_rst is being clocked by clk_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lvds_echo_fpga1_component_0|fpga1|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.263               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.873               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.504               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.484               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 198.641 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1183 megabytes
    Info: Processing ended: Fri Jun 22 17:15:53 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


