{"Source Block": ["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@77:87@HdlIdDef", "reg [ADDR_WIDTH:0] wr_addr = 'h00;\nreg [ADDR_WIDTH:0] rd_addr = 'h00;\n(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n\ngenerate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n  ad_pack #(\n    .I_W(IWIDTH/8),\n    .O_W(OWIDTH/8),\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@72:82", "  SIZE > 4 ? 2 :\n  SIZE > 2 ? 1 : 0;\n\nlocalparam WIDTH = OWIDTH >= IWIDTH ? OWIDTH : IWIDTH;\n\nreg [ADDR_WIDTH:0] wr_addr = 'h00;\nreg [ADDR_WIDTH:0] rd_addr = 'h00;\n(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n"], ["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@74:84", "\nlocalparam WIDTH = OWIDTH >= IWIDTH ? OWIDTH : IWIDTH;\n\nreg [ADDR_WIDTH:0] wr_addr = 'h00;\nreg [ADDR_WIDTH:0] rd_addr = 'h00;\n(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n\ngenerate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n"], ["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@73:83", "  SIZE > 2 ? 1 : 0;\n\nlocalparam WIDTH = OWIDTH >= IWIDTH ? OWIDTH : IWIDTH;\n\nreg [ADDR_WIDTH:0] wr_addr = 'h00;\nreg [ADDR_WIDTH:0] rd_addr = 'h00;\n(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n\n"], ["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@76:86", "\nreg [ADDR_WIDTH:0] wr_addr = 'h00;\nreg [ADDR_WIDTH:0] rd_addr = 'h00;\n(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n\ngenerate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n  ad_pack #(\n    .I_W(IWIDTH/8),\n"]], "Diff Content": {"Delete": [[82, "wire [WIDTH-1:0] mem_wr_data;\n"]], "Add": [[82, "  wire mem_wr;\n"], [82, "  wire [WIDTH-1:0] mem_wr_data;\n"]]}}