@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF104 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":10:0:10:60|Found compile point of type hard on View view:COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog) 
@N: MF104 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v":9:7:9:21|Found compile point of type hard on View view:work.CoreDMA_IO_CTRL(verilog) 
@N: MF105 |Performing bottom-up mapping of Compile point view:work.CoreDMA_IO_CTRL(verilog) 
@N: MF106 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v":9:7:9:21|Mapping Compile point view:work.CoreDMA_IO_CTRL(verilog) because 
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2207:2:2207:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2199:2:2199:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2191:2:2191:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2183:2:2183:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2175:2:2175:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2167:2:2167:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2159:2:2159:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2151:2:2151:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2143:2:2143:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO111 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":2135:2:2135:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI4DMA_INIT.v":456:0:456:5|There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":459:0:459:5|Found counter in view:work.axi_io_ctrl(verilog) instance clk_count2[31:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":417:0:417:5|Found counter in view:work.axi_io_ctrl(verilog) instance clk_count1[31:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":401:0:401:5|Found counter in view:work.axi_io_ctrl(verilog) instance dma0_data_cnt[23:0] 
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":161:29:161:55|Found 24 by 24 bit equality operator ('==') pcie_dma0_end (in view: work.axi_io_ctrl(verilog))
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":418:1:418:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance currentAddrW[15:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":357:0:357:5|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numTrans[7:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":770:0:770:5|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance countResp[7:0] 
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":337:1:337:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance newAddrRd[15:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":231:1:231:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numTransRd[7:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":508:1:508:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numCombRd[7:0] 
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/CMD_CTRLR.v":125:0:125:5|Removing sequential instance uart_state[14] (in view: work.cmd_ctrlr(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/CMD_CTRLR.v":125:0:125:5|Found counter in view:work.cmd_ctrlr(verilog) instance ram_addr_reg[12:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v":283:6:283:11|Found counter in view:work.Core_UART_Core_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":339:0:339:5|Removing sequential instance tx_parity (in view: work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":143:0:143:5|There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Found counter in view:work.pattern_gen_checker(verilog) instance waddr_ram[8:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Found counter in view:work.pattern_gen_checker(verilog) instance rdburst_cnt[16:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|Found counter in view:work.pattern_gen_checker(verilog) instance wdburst_cnt[16:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":368:0:368:5|Found counter in view:work.pattern_gen_checker(verilog) instance rburst_cnt[16:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":143:0:143:5|Found counter in view:work.pattern_gen_checker(verilog) instance wburst_cnt[16:0] 
@N: MO231 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|Found counter in view:work.pattern_gen_checker(verilog) instance wdata_cnt[7:0] 
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_1 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_2 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_3 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_0 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":193:9:193:33|Found 17 by 17 bit equality operator ('==') waddr_state21 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":274:12:274:37|Found 17 by 17 bit equality operator ('==') mem_init_done_o11 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":406:9:406:33|Found 17 by 17 bit equality operator ('==') raddr_state18 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":498:9:498:34|Found 17 by 17 bit equality operator ('==') mem_test_done_o16 (in view: work.pattern_gen_checker(verilog))
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Removing sequential instance UART_SD_0.pattern_gen_checker_0.rdata_int_u[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Removing sequential instance UART_SD_0.pattern_gen_checker_0.rdata_int_l[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[15] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[14] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[13] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[12] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":258:1:258:6|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[11] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[15] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[14] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[13] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[12] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":300:0:300:5|Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[11] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":310:0:310:5|Removing sequential instance UART_SD_0.pattern_gen_checker_0.wdata_int_l[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":310:0:310:5|Removing sequential instance UART_SD_0.pattern_gen_checker_0.wdata_int_u[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.
@N: FX271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|Replicating instance UART_SD_0.pattern_gen_checker_0.un1_wdata_state_5_i (in view: work.CoreDMA_IO_CTRL(verilog)) with 62 loads 3 times to improve timing.
@N: FX271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":252:12:522:34|Replicating instance UART_SD_0.pattern_gen_checker_0.un1_wdata_o25 (in view: work.CoreDMA_IO_CTRL(verilog)) with 126 loads 3 times to improve timing.
@N: FX271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Replicating instance UART_SD_0.pattern_gen_checker_0.un11_i (in view: work.CoreDMA_IO_CTRL(verilog)) with 62 loads 3 times to improve timing.
@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.25ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 with period 5.00ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.25ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.25ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
