{
  "@type": "NewsArticle",
  "identifier": "2022--07--18--en--myfeed--HackerNews--NewsArticle--32141914",
  "url": "https://news.ycombinator.com/item?id=32141914",
  "headline": "Bit Width Casting in SystemVerilog",
  "publisher": {
    "@type": "Organization",
    "name": "HackerNews",
    "url": "https://news.ycombinator.com",
    "logo": "https://hn.buzzing.cc/avatar.png"
  },
  "description": "",
  "keywords": [],
  "author": {
    "@type": "Person",
    "name": "bjourne",
    "url": "https://news.ycombinator.com/user?id=bjourne"
  },
  "discussionUrl": "https://news.ycombinator.com/item?id=32141914",
  "sameAs": "http://edaplaygroundblog.blogspot.com/2018/12/i-must-have-taught-systemverilog-more.html",
  "dateCreated": "2022-07-18T18:53:27.971Z",
  "datePublished": "2022-07-18T18:48:42.000Z",
  "dateModified": "2022-07-18T18:53:27.971Z",
  "interactionStatistic": [
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "LikeAction"
      },
      "userInteractionCount": 2
    },
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "CommentAction"
      },
      "userInteractionCount": 0
    }
  ]
}