<profile>

<section name = "Vitis HLS Report for 'sobel_Pipeline_VITIS_LOOP_88_1'" level="0">
<item name = "Date">Sat Oct 11 17:25:54 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sobel_opt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.728 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 1282, 30.000 ns, 12.820 us, 2, 1281, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_88_1">1, 1280, 2, 1, 1, 1 ~ 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_2_fu_142_p2">+, 0, 0, 14, 13, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln88_fu_136_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_1">9, 2, 13, 26</column>
<column name="col_fu_68">9, 2, 13, 26</column>
<column name="src_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_1_reg_189">13, 0, 13, 0</column>
<column name="col_fu_68">13, 0, 13, 0</column>
<column name="data_p_strb_fu_64">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_88_1, return value</column>
<column name="src_TVALID">in, 1, axis, src_V_data_V, pointer</column>
<column name="src_TDATA">in, 8, axis, src_V_data_V, pointer</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="LineBuffer_1_address0">out, 11, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_ce0">out, 1, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_we0">out, 1, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_d0">out, 8, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_address0">out, 11, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_ce0">out, 1, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_we0">out, 1, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_d0">out, 8, ap_memory, LineBuffer, array</column>
<column name="src_TREADY">out, 1, axis, src_V_last_V, pointer</column>
<column name="src_TLAST">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TKEEP">in, 1, axis, src_V_keep_V, pointer</column>
<column name="src_TSTRB">in, 1, axis, src_V_strb_V, pointer</column>
<column name="data_p_strb_1_out">out, 1, ap_vld, data_p_strb_1_out, pointer</column>
<column name="data_p_strb_1_out_ap_vld">out, 1, ap_vld, data_p_strb_1_out, pointer</column>
</table>
</item>
</section>
</profile>
