-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  9 23:11:27 2024
-- Host        : fengwuyu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0_sim_netlist.vhdl
-- Design      : finn_design_MVAU_hls_7_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_2_fu_1170_p2 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \nf_1_fu_634_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_4130_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_2126_p2 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \sf_fu_386_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_1_fu_634_reg[3]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \icmp_ln249_reg_4053_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sf_fu_386_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_386_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \i_fu_390_reg[6]\ : out STD_LOGIC;
    tmp_fu_1354_p58 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln272_reg_4130_reg[0]_0\ : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter7_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \i_fu_390_reg[0]\ : in STD_LOGIC;
    \i_fu_390_reg[4]\ : in STD_LOGIC;
    \i_fu_390_reg[4]_0\ : in STD_LOGIC;
    \i_fu_390_reg[4]_1\ : in STD_LOGIC;
    \i_fu_390_reg[8]\ : in STD_LOGIC;
    \i_fu_390_reg[8]_0\ : in STD_LOGIC;
    \i_fu_390_reg[8]_1\ : in STD_LOGIC;
    \i_fu_390_reg[8]_2\ : in STD_LOGIC;
    \i_fu_390_reg[12]\ : in STD_LOGIC;
    \i_fu_390_reg[12]_0\ : in STD_LOGIC;
    \i_fu_390_reg[12]_1\ : in STD_LOGIC;
    \i_fu_390_reg[12]_2\ : in STD_LOGIC;
    \i_fu_390_reg[16]\ : in STD_LOGIC;
    \i_fu_390_reg[16]_0\ : in STD_LOGIC;
    \i_fu_390_reg[16]_1\ : in STD_LOGIC;
    \i_fu_390_reg[17]\ : in STD_LOGIC;
    \icmp_ln290_reg_4318_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_4318_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_4318_reg[0]_2\ : in STD_LOGIC;
    \nf_1_fu_634_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_634_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_634_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_634_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_634[31]_i_3_0\ : in STD_LOGIC;
    \i_fu_390_reg[16]_2\ : in STD_LOGIC;
    \i_fu_390_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_0\ : in STD_LOGIC;
    \i_fu_390_reg[4]_2\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_4053 : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    \p_reg_reg_i_30__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_30__0_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_15__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_29__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_32__0_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_31__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_34__0_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_33__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init : entity is "MVAU_hls_7_flow_control_loop_pipe_sequential_init";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[0]_1\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_sig_allocacmp_sf_1__0\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \i_fu_390_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_390_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_390_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_390_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_390_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_390_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_390_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_390_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_390_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_390_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_390_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_390_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_390_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_390_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_390_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_390_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal icmp_ln249_fu_1164_p2 : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_4130[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_2126_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_23_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_24_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_5_n_3\ : STD_LOGIC;
  signal \inputBuf_V_12_fu_458[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_16_fu_474[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_16_fu_474[26]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_20_fu_490[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_24_fu_506[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_28_fu_522[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_32_fu_538[26]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_36_fu_554[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_40_fu_570[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_44_fu_586[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_48_fu_602[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_48_fu_602[26]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_4_fu_426[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_52_fu_618[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_55_fu_630[26]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_8_fu_442[26]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_fu_410[26]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_fu_410[26]_i_4_n_3\ : STD_LOGIC;
  signal \mux_566_27_1_1_U1/mux_2_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_1\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_10\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_11\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_12\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_13\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_2\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_3\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_4\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_5\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_6\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_7\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_8\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_2_9\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_1\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_2\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_3\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_4\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_3_5\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_4_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_4_1\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_4_2\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mux_566_27_1_1_U1/mux_4_3\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \nf_1_fu_634[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_634_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_1_fu_634_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_634_reg[3]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_634_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_386[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_386[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_386[4]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_386[8]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_386_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_386_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_386_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_386_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_i_fu_390_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_390_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_1_fu_634_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_634_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_386_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_386_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i_fu_390[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_fu_390[17]_i_1\ : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_390_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_390_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_390_reg[17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_390_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_390_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln249_reg_4053[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \icmp_ln272_reg_4130[0]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_4318[0]_i_22\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \inputBuf_V_10_fu_450[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \inputBuf_V_11_fu_454[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \inputBuf_V_12_fu_458[26]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_V_13_fu_462[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_V_14_fu_466[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_470[26]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_V_16_fu_474[26]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_V_18_fu_482[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \inputBuf_V_19_fu_486[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \inputBuf_V_1_fu_414[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \inputBuf_V_20_fu_490[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_V_21_fu_494[26]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_V_22_fu_498[26]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_V_23_fu_502[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_V_24_fu_506[26]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_V_25_fu_510[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_V_26_fu_514[26]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \inputBuf_V_27_fu_518[26]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \inputBuf_V_28_fu_522[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \inputBuf_V_29_fu_526[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_V_2_fu_418[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \inputBuf_V_30_fu_530[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_V_31_fu_534[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \inputBuf_V_32_fu_538[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \inputBuf_V_33_fu_542[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_V_34_fu_546[26]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \inputBuf_V_35_fu_550[26]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \inputBuf_V_36_fu_554[26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_V_37_fu_558[26]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_V_38_fu_562[26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_V_39_fu_566[26]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_422[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \inputBuf_V_40_fu_570[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \inputBuf_V_41_fu_574[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_V_42_fu_578[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \inputBuf_V_43_fu_582[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \inputBuf_V_44_fu_586[26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_V_45_fu_590[26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_46_fu_594[26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_47_fu_598[26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_V_48_fu_602[26]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \inputBuf_V_49_fu_606[26]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \inputBuf_V_4_fu_426[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_V_50_fu_610[26]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \inputBuf_V_51_fu_614[26]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \inputBuf_V_52_fu_618[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_V_53_fu_622[26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \inputBuf_V_54_fu_626[26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \inputBuf_V_55_fu_630[26]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \inputBuf_V_5_fu_430[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_V_6_fu_434[26]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_438[26]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_V_8_fu_442[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_V_9_fu_446[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \nf_1_fu_634[0]_i_1\ : label is "soft_lutpair34";
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_634_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_386[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sf_fu_386[31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sf_fu_386[31]_i_2\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_386_reg[8]_i_1\ : label is 35;
begin
  \B_V_data_1_state_reg[0]_1\ <= \^b_v_data_1_state_reg[0]_1\;
  D(31 downto 0) <= \^d\(31 downto 0);
  E(0) <= \^e\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  icmp_ln290_fu_2126_p2 <= \^icmp_ln290_fu_2126_p2\;
  \nf_1_fu_634_reg[31]\(31 downto 0) <= \^nf_1_fu_634_reg[31]\(31 downto 0);
  \nf_1_fu_634_reg[3]\ <= \^nf_1_fu_634_reg[3]\;
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \^nf_1_fu_634_reg[3]\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I4 => \ap_CS_iter1_fsm_reg[1]\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[2]\(2),
      I4 => \ap_CS_fsm_reg[2]\(1),
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => \ap_CS_fsm_reg[2]\(1),
      I2 => \ap_CS_fsm_reg[2]\(2),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_NS_fsm10_out,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[2]\(2),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm_reg[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF55FFFF"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \^nf_1_fu_634_reg[3]\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => \ap_CS_iter1_fsm_reg[1]\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => weights_V_TVALID_int_regslice,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA00000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => \ap_CS_fsm_reg[2]\(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_done_reg1
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(10),
      I1 => \p_reg_reg_i_29__1_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_8\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(10),
      I1 => \p_reg_reg_i_29__1_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_9\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(10),
      I1 => \p_reg_reg_i_30__0_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_10\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(10),
      I1 => \p_reg_reg_i_30__0_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_11\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(10),
      I1 => \p_reg_reg_i_31__1_5\(10),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_4\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(10),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(10),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(10),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(10),
      O => tmp_fu_1354_p58(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(10),
      I1 => \p_reg_reg_i_31__1_1\(10),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_5\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(10),
      I1 => \p_reg_reg_i_32__0_5\(10),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_6\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(10),
      I1 => \p_reg_reg_i_32__0_1\(10),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_7\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(10),
      I1 => \p_reg_reg_i_33__1_5\(10),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_0\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(10),
      I1 => \p_reg_reg_i_33__1_1\(10),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_1\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(10),
      I1 => \p_reg_reg_i_34__0_5\(10),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_2\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(10),
      I1 => \p_reg_reg_i_34__0_1\(10),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_3\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(10),
      I1 => \p_reg_reg_i_15__1_5\(10),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(10),
      O => \mux_566_27_1_1_U1/mux_2_12\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(10),
      I1 => \p_reg_reg_i_15__1_1\(10),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(10),
      O => \mux_566_27_1_1_U1/mux_2_13\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(11),
      I1 => \p_reg_reg_i_29__1_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_8\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(11),
      I1 => \p_reg_reg_i_29__1_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_9\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(11),
      I1 => \p_reg_reg_i_30__0_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_10\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(11),
      I1 => \p_reg_reg_i_30__0_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_11\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(11),
      I1 => \p_reg_reg_i_31__1_5\(11),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_4\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(11),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(11),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(11),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(11),
      O => tmp_fu_1354_p58(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(11),
      I1 => \p_reg_reg_i_31__1_1\(11),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_5\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(11),
      I1 => \p_reg_reg_i_32__0_5\(11),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_6\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(11),
      I1 => \p_reg_reg_i_32__0_1\(11),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_7\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(11),
      I1 => \p_reg_reg_i_33__1_5\(11),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_0\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(11),
      I1 => \p_reg_reg_i_33__1_1\(11),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_1\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(11),
      I1 => \p_reg_reg_i_34__0_5\(11),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_2\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(11),
      I1 => \p_reg_reg_i_34__0_1\(11),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_3\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(11),
      I1 => \p_reg_reg_i_15__1_5\(11),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(11),
      O => \mux_566_27_1_1_U1/mux_2_12\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(11),
      I1 => \p_reg_reg_i_15__1_1\(11),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(11),
      O => \mux_566_27_1_1_U1/mux_2_13\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(15),
      I1 => \p_reg_reg_i_29__1_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_8\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(15),
      I1 => \p_reg_reg_i_29__1_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_9\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(15),
      I1 => \p_reg_reg_i_30__0_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_10\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(15),
      I1 => \p_reg_reg_i_30__0_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_11\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(15),
      I1 => \p_reg_reg_i_31__1_5\(15),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_4\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(15),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(15),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(15),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(15),
      O => tmp_fu_1354_p58(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(15),
      I1 => \p_reg_reg_i_31__1_1\(15),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_5\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(15),
      I1 => \p_reg_reg_i_32__0_5\(15),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_6\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(15),
      I1 => \p_reg_reg_i_32__0_1\(15),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_7\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(15),
      I1 => \p_reg_reg_i_33__1_5\(15),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_0\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(15),
      I1 => \p_reg_reg_i_33__1_1\(15),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_1\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(15),
      I1 => \p_reg_reg_i_34__0_5\(15),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_2\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(15),
      I1 => \p_reg_reg_i_34__0_1\(15),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_3\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(15),
      I1 => \p_reg_reg_i_15__1_5\(15),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(15),
      O => \mux_566_27_1_1_U1/mux_2_12\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(15),
      I1 => \p_reg_reg_i_15__1_1\(15),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(15),
      O => \mux_566_27_1_1_U1/mux_2_13\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(16),
      I1 => \p_reg_reg_i_29__1_5\(16),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_8\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(16),
      I1 => \p_reg_reg_i_29__1_1\(16),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_9\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(16),
      I1 => \p_reg_reg_i_30__0_1\(16),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_10\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(16),
      I1 => \p_reg_reg_i_30__0_5\(16),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_11\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(16),
      I1 => \p_reg_reg_i_31__1_5\(16),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_4\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(16),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(16),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(16),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(16),
      O => tmp_fu_1354_p58(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(16),
      I1 => \p_reg_reg_i_31__1_1\(16),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_5\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(16),
      I1 => \p_reg_reg_i_32__0_5\(16),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_6\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(16),
      I1 => \p_reg_reg_i_32__0_1\(16),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_7\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(16),
      I1 => \p_reg_reg_i_33__1_5\(16),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_0\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(16),
      I1 => \p_reg_reg_i_33__1_1\(16),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_1\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(16),
      I1 => \p_reg_reg_i_34__0_5\(16),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_2\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(16),
      I1 => \p_reg_reg_i_34__0_1\(16),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_3\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(16),
      I1 => \p_reg_reg_i_15__1_5\(16),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(16),
      O => \mux_566_27_1_1_U1/mux_2_12\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(16),
      I1 => \p_reg_reg_i_15__1_1\(16),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(16),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(16),
      O => \mux_566_27_1_1_U1/mux_2_13\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(17),
      I1 => \p_reg_reg_i_29__1_5\(17),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_8\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(17),
      I1 => \p_reg_reg_i_29__1_1\(17),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_9\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(17),
      I1 => \p_reg_reg_i_30__0_1\(17),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_10\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(17),
      I1 => \p_reg_reg_i_30__0_5\(17),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_11\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(17),
      I1 => \p_reg_reg_i_31__1_5\(17),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_4\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(17),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(17),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(17),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(17),
      O => tmp_fu_1354_p58(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(17),
      I1 => \p_reg_reg_i_31__1_1\(17),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_5\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(17),
      I1 => \p_reg_reg_i_32__0_5\(17),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_6\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(17),
      I1 => \p_reg_reg_i_32__0_1\(17),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_7\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(17),
      I1 => \p_reg_reg_i_33__1_5\(17),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_0\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(17),
      I1 => \p_reg_reg_i_33__1_1\(17),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_1\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(17),
      I1 => \p_reg_reg_i_34__0_5\(17),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_2\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(17),
      I1 => \p_reg_reg_i_34__0_1\(17),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_3\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(17),
      I1 => \p_reg_reg_i_15__1_5\(17),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(17),
      O => \mux_566_27_1_1_U1/mux_2_12\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(17),
      I1 => \p_reg_reg_i_15__1_1\(17),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(17),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(17),
      O => \mux_566_27_1_1_U1/mux_2_13\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(18),
      I1 => \p_reg_reg_i_29__1_5\(18),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_8\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(18),
      I1 => \p_reg_reg_i_29__1_1\(18),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_9\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(18),
      I1 => \p_reg_reg_i_30__0_1\(18),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_10\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(18),
      I1 => \p_reg_reg_i_30__0_5\(18),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_11\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(18),
      I1 => \p_reg_reg_i_31__1_5\(18),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_4\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(18),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(18),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(18),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(18),
      O => tmp_fu_1354_p58(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(18),
      I1 => \p_reg_reg_i_31__1_1\(18),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_5\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(18),
      I1 => \p_reg_reg_i_32__0_5\(18),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_6\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(18),
      I1 => \p_reg_reg_i_32__0_1\(18),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_7\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(18),
      I1 => \p_reg_reg_i_33__1_5\(18),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_0\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(18),
      I1 => \p_reg_reg_i_33__1_1\(18),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_1\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(18),
      I1 => \p_reg_reg_i_34__0_5\(18),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_2\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(18),
      I1 => \p_reg_reg_i_34__0_1\(18),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_3\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(18),
      I1 => \p_reg_reg_i_15__1_5\(18),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(18),
      O => \mux_566_27_1_1_U1/mux_2_12\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(18),
      I1 => \p_reg_reg_i_15__1_1\(18),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(18),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(18),
      O => \mux_566_27_1_1_U1/mux_2_13\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(19),
      I1 => \p_reg_reg_i_29__1_5\(19),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_8\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(19),
      I1 => \p_reg_reg_i_29__1_1\(19),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_9\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(19),
      I1 => \p_reg_reg_i_30__0_1\(19),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_10\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(19),
      I1 => \p_reg_reg_i_30__0_5\(19),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_11\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(19),
      I1 => \p_reg_reg_i_31__1_5\(19),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_4\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(19),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(19),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(19),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(19),
      O => tmp_fu_1354_p58(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(19),
      I1 => \p_reg_reg_i_31__1_1\(19),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_5\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(19),
      I1 => \p_reg_reg_i_32__0_5\(19),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_6\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(19),
      I1 => \p_reg_reg_i_32__0_1\(19),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_7\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(19),
      I1 => \p_reg_reg_i_33__1_5\(19),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_0\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(19),
      I1 => \p_reg_reg_i_33__1_1\(19),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_1\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(19),
      I1 => \p_reg_reg_i_34__0_5\(19),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_2\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(19),
      I1 => \p_reg_reg_i_34__0_1\(19),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_3\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(19),
      I1 => \p_reg_reg_i_15__1_5\(19),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(19),
      O => \mux_566_27_1_1_U1/mux_2_12\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(19),
      I1 => \p_reg_reg_i_15__1_1\(19),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(19),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(19),
      O => \mux_566_27_1_1_U1/mux_2_13\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(20),
      I1 => \p_reg_reg_i_29__1_5\(20),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_8\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(20),
      I1 => \p_reg_reg_i_29__1_1\(20),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_9\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(20),
      I1 => \p_reg_reg_i_30__0_1\(20),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_10\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(20),
      I1 => \p_reg_reg_i_30__0_5\(20),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_11\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(20),
      I1 => \p_reg_reg_i_31__1_5\(20),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_4\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(20),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(20),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(20),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(20),
      O => tmp_fu_1354_p58(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(20),
      I1 => \p_reg_reg_i_31__1_1\(20),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_5\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(20),
      I1 => \p_reg_reg_i_32__0_5\(20),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_6\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(20),
      I1 => \p_reg_reg_i_32__0_1\(20),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_7\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(20),
      I1 => \p_reg_reg_i_33__1_5\(20),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_0\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(20),
      I1 => \p_reg_reg_i_33__1_1\(20),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_1\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(20),
      I1 => \p_reg_reg_i_34__0_5\(20),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_2\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(20),
      I1 => \p_reg_reg_i_34__0_1\(20),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_3\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(20),
      I1 => \p_reg_reg_i_15__1_5\(20),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(20),
      O => \mux_566_27_1_1_U1/mux_2_12\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(20),
      I1 => \p_reg_reg_i_15__1_1\(20),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(20),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(20),
      O => \mux_566_27_1_1_U1/mux_2_13\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(21),
      I1 => \p_reg_reg_i_29__1_5\(21),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_8\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(21),
      I1 => \p_reg_reg_i_29__1_1\(21),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_9\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(21),
      I1 => \p_reg_reg_i_30__0_1\(21),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_10\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(21),
      I1 => \p_reg_reg_i_30__0_5\(21),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_11\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(21),
      I1 => \p_reg_reg_i_31__1_5\(21),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_4\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(21),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(21),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(21),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(21),
      O => tmp_fu_1354_p58(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(21),
      I1 => \p_reg_reg_i_31__1_1\(21),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_5\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(21),
      I1 => \p_reg_reg_i_32__0_5\(21),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_6\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(21),
      I1 => \p_reg_reg_i_32__0_1\(21),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_7\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(21),
      I1 => \p_reg_reg_i_33__1_5\(21),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_0\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(21),
      I1 => \p_reg_reg_i_33__1_1\(21),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_1\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(21),
      I1 => \p_reg_reg_i_34__0_5\(21),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_2\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(21),
      I1 => \p_reg_reg_i_34__0_1\(21),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_3\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(21),
      I1 => \p_reg_reg_i_15__1_5\(21),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(21),
      O => \mux_566_27_1_1_U1/mux_2_12\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(21),
      I1 => \p_reg_reg_i_15__1_1\(21),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(21),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(21),
      O => \mux_566_27_1_1_U1/mux_2_13\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(22),
      I1 => \p_reg_reg_i_29__1_5\(22),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_8\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(22),
      I1 => \p_reg_reg_i_29__1_1\(22),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_9\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(22),
      I1 => \p_reg_reg_i_30__0_1\(22),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_10\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(22),
      I1 => \p_reg_reg_i_30__0_5\(22),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_11\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(22),
      I1 => \p_reg_reg_i_31__1_5\(22),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_4\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(22),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(22),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(22),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(22),
      O => tmp_fu_1354_p58(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(22),
      I1 => \p_reg_reg_i_31__1_1\(22),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_5\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(22),
      I1 => \p_reg_reg_i_32__0_5\(22),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_6\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(22),
      I1 => \p_reg_reg_i_32__0_1\(22),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_7\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(22),
      I1 => \p_reg_reg_i_33__1_5\(22),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_0\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(22),
      I1 => \p_reg_reg_i_33__1_1\(22),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_1\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(22),
      I1 => \p_reg_reg_i_34__0_5\(22),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_2\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(22),
      I1 => \p_reg_reg_i_34__0_1\(22),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_3\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(22),
      I1 => \p_reg_reg_i_15__1_5\(22),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(22),
      O => \mux_566_27_1_1_U1/mux_2_12\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(22),
      I1 => \p_reg_reg_i_15__1_1\(22),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(22),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(22),
      O => \mux_566_27_1_1_U1/mux_2_13\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(23),
      I1 => \p_reg_reg_i_15__1_5\(23),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_12\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(23),
      I1 => \p_reg_reg_i_15__1_1\(23),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_13\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(23),
      I1 => \p_reg_reg_i_29__1_5\(23),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_8\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(23),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(23),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(23),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(23),
      O => tmp_fu_1354_p58(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(23),
      I1 => \p_reg_reg_i_29__1_1\(23),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_9\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(23),
      I1 => \p_reg_reg_i_30__0_1\(23),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_10\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(23),
      I1 => \p_reg_reg_i_30__0_5\(23),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_11\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(23),
      I1 => \p_reg_reg_i_31__1_5\(23),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_4\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(23),
      I1 => \p_reg_reg_i_31__1_1\(23),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_5\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(23),
      I1 => \p_reg_reg_i_32__0_5\(23),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_6\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(23),
      I1 => \p_reg_reg_i_32__0_1\(23),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_7\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(23),
      I1 => \p_reg_reg_i_33__1_5\(23),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_0\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(23),
      I1 => \p_reg_reg_i_33__1_1\(23),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_1\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(23),
      I1 => \p_reg_reg_i_34__0_5\(23),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(23),
      O => \mux_566_27_1_1_U1/mux_2_2\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(23),
      I1 => \p_reg_reg_i_34__0_1\(23),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(23),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(23),
      O => \mux_566_27_1_1_U1/mux_2_3\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(3),
      I1 => \p_reg_reg_i_29__1_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_8\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(3),
      I1 => \p_reg_reg_i_29__1_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_9\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(3),
      I1 => \p_reg_reg_i_30__0_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_10\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(3),
      I1 => \p_reg_reg_i_30__0_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_11\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(3),
      I1 => \p_reg_reg_i_31__1_5\(3),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_4\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(3),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(3),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(3),
      O => tmp_fu_1354_p58(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(3),
      I1 => \p_reg_reg_i_31__1_1\(3),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_5\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(3),
      I1 => \p_reg_reg_i_32__0_5\(3),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_6\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(3),
      I1 => \p_reg_reg_i_32__0_1\(3),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_7\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(3),
      I1 => \p_reg_reg_i_33__1_5\(3),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_0\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(3),
      I1 => \p_reg_reg_i_33__1_1\(3),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_1\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(3),
      I1 => \p_reg_reg_i_34__0_5\(3),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_2\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(3),
      I1 => \p_reg_reg_i_34__0_1\(3),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_3\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(3),
      I1 => \p_reg_reg_i_15__1_5\(3),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(3),
      O => \mux_566_27_1_1_U1/mux_2_12\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(3),
      I1 => \p_reg_reg_i_15__1_1\(3),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(3),
      O => \mux_566_27_1_1_U1/mux_2_13\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(4),
      I1 => \p_reg_reg_i_29__1_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_8\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(4),
      I1 => \p_reg_reg_i_29__1_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_9\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(4),
      I1 => \p_reg_reg_i_30__0_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_10\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(4),
      I1 => \p_reg_reg_i_30__0_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_11\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(4),
      I1 => \p_reg_reg_i_31__1_5\(4),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_4\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(4),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(4),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(4),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(4),
      O => tmp_fu_1354_p58(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(4),
      I1 => \p_reg_reg_i_31__1_1\(4),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_5\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(4),
      I1 => \p_reg_reg_i_32__0_5\(4),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_6\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(4),
      I1 => \p_reg_reg_i_32__0_1\(4),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_7\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(4),
      I1 => \p_reg_reg_i_33__1_5\(4),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_0\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(4),
      I1 => \p_reg_reg_i_33__1_1\(4),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_1\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(4),
      I1 => \p_reg_reg_i_34__0_5\(4),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_2\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(4),
      I1 => \p_reg_reg_i_34__0_1\(4),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_3\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(4),
      I1 => \p_reg_reg_i_15__1_5\(4),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(4),
      O => \mux_566_27_1_1_U1/mux_2_12\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(4),
      I1 => \p_reg_reg_i_15__1_1\(4),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(4),
      O => \mux_566_27_1_1_U1/mux_2_13\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(5),
      I1 => \p_reg_reg_i_29__1_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_8\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(5),
      I1 => \p_reg_reg_i_29__1_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_9\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(5),
      I1 => \p_reg_reg_i_30__0_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_10\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(5),
      I1 => \p_reg_reg_i_30__0_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_11\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(5),
      I1 => \p_reg_reg_i_31__1_5\(5),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_4\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(5),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(5),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(5),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(5),
      O => tmp_fu_1354_p58(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(5),
      I1 => \p_reg_reg_i_31__1_1\(5),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_5\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(5),
      I1 => \p_reg_reg_i_32__0_5\(5),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_6\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(5),
      I1 => \p_reg_reg_i_32__0_1\(5),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_7\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(5),
      I1 => \p_reg_reg_i_33__1_5\(5),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_0\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(5),
      I1 => \p_reg_reg_i_33__1_1\(5),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_1\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(5),
      I1 => \p_reg_reg_i_34__0_5\(5),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_2\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(5),
      I1 => \p_reg_reg_i_34__0_1\(5),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_3\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(5),
      I1 => \p_reg_reg_i_15__1_5\(5),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(5),
      O => \mux_566_27_1_1_U1/mux_2_12\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(5),
      I1 => \p_reg_reg_i_15__1_1\(5),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(5),
      O => \mux_566_27_1_1_U1/mux_2_13\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(6),
      I1 => \p_reg_reg_i_29__1_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_8\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(6),
      I1 => \p_reg_reg_i_29__1_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_9\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(6),
      I1 => \p_reg_reg_i_30__0_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_10\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(6),
      I1 => \p_reg_reg_i_30__0_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_11\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(6),
      I1 => \p_reg_reg_i_31__1_5\(6),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_4\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(6),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(6),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(6),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(6),
      O => tmp_fu_1354_p58(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(6),
      I1 => \p_reg_reg_i_31__1_1\(6),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_5\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(6),
      I1 => \p_reg_reg_i_32__0_5\(6),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_6\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(6),
      I1 => \p_reg_reg_i_32__0_1\(6),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_7\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(6),
      I1 => \p_reg_reg_i_33__1_5\(6),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_0\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(6),
      I1 => \p_reg_reg_i_33__1_1\(6),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_1\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(6),
      I1 => \p_reg_reg_i_34__0_5\(6),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_2\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(6),
      I1 => \p_reg_reg_i_34__0_1\(6),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_3\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(6),
      I1 => \p_reg_reg_i_15__1_5\(6),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(6),
      O => \mux_566_27_1_1_U1/mux_2_12\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(6),
      I1 => \p_reg_reg_i_15__1_1\(6),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(6),
      O => \mux_566_27_1_1_U1/mux_2_13\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(7),
      I1 => \p_reg_reg_i_29__1_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_8\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(7),
      I1 => \p_reg_reg_i_29__1_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_9\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(7),
      I1 => \p_reg_reg_i_30__0_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_10\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(7),
      I1 => \p_reg_reg_i_30__0_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_11\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(7),
      I1 => \p_reg_reg_i_31__1_5\(7),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_4\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(7),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(7),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(7),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(7),
      O => tmp_fu_1354_p58(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(7),
      I1 => \p_reg_reg_i_31__1_1\(7),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_5\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(7),
      I1 => \p_reg_reg_i_32__0_5\(7),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_6\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(7),
      I1 => \p_reg_reg_i_32__0_1\(7),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_7\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(7),
      I1 => \p_reg_reg_i_33__1_5\(7),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_0\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(7),
      I1 => \p_reg_reg_i_33__1_1\(7),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_1\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(7),
      I1 => \p_reg_reg_i_34__0_5\(7),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_2\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(7),
      I1 => \p_reg_reg_i_34__0_1\(7),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_3\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(7),
      I1 => \p_reg_reg_i_15__1_5\(7),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(7),
      O => \mux_566_27_1_1_U1/mux_2_12\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(7),
      I1 => \p_reg_reg_i_15__1_1\(7),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(7),
      O => \mux_566_27_1_1_U1/mux_2_13\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(8),
      I1 => \p_reg_reg_i_29__1_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_8\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(8),
      I1 => \p_reg_reg_i_29__1_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_9\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(8),
      I1 => \p_reg_reg_i_30__0_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_10\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(8),
      I1 => \p_reg_reg_i_30__0_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_11\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(8),
      I1 => \p_reg_reg_i_31__1_5\(8),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_4\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(8),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(8),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(8),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(8),
      O => tmp_fu_1354_p58(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(8),
      I1 => \p_reg_reg_i_31__1_1\(8),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_5\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(8),
      I1 => \p_reg_reg_i_32__0_5\(8),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_6\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(8),
      I1 => \p_reg_reg_i_32__0_1\(8),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_7\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(8),
      I1 => \p_reg_reg_i_33__1_5\(8),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_0\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(8),
      I1 => \p_reg_reg_i_33__1_1\(8),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_1\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(8),
      I1 => \p_reg_reg_i_34__0_5\(8),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_2\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(8),
      I1 => \p_reg_reg_i_34__0_1\(8),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_3\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(8),
      I1 => \p_reg_reg_i_15__1_5\(8),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(8),
      O => \mux_566_27_1_1_U1/mux_2_12\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(8),
      I1 => \p_reg_reg_i_15__1_1\(8),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(8),
      O => \mux_566_27_1_1_U1/mux_2_13\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(9),
      I1 => \p_reg_reg_i_29__1_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_8\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(9),
      I1 => \p_reg_reg_i_29__1_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_9\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(9),
      I1 => \p_reg_reg_i_30__0_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_10\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(9),
      I1 => \p_reg_reg_i_30__0_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_11\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(9),
      I1 => \p_reg_reg_i_31__1_5\(9),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_4\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(9),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(9),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(9),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(9),
      O => tmp_fu_1354_p58(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(9),
      I1 => \p_reg_reg_i_31__1_1\(9),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_5\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(9),
      I1 => \p_reg_reg_i_32__0_5\(9),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_6\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(9),
      I1 => \p_reg_reg_i_32__0_1\(9),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_7\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(9),
      I1 => \p_reg_reg_i_33__1_5\(9),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_0\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(9),
      I1 => \p_reg_reg_i_33__1_1\(9),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_1\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(9),
      I1 => \p_reg_reg_i_34__0_5\(9),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_2\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(9),
      I1 => \p_reg_reg_i_34__0_1\(9),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_3\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(9),
      I1 => \p_reg_reg_i_15__1_5\(9),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(9),
      O => \mux_566_27_1_1_U1/mux_2_12\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(9),
      I1 => \p_reg_reg_i_15__1_1\(9),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(9),
      O => \mux_566_27_1_1_U1/mux_2_13\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(10),
      O => \mux_566_27_1_1_U1/mux_3_5\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(10),
      O => \mux_566_27_1_1_U1/mux_3_2\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(10),
      O => \mux_566_27_1_1_U1/mux_3_3\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(10),
      O => \mux_566_27_1_1_U1/mux_3_0\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(10),
      O => \mux_566_27_1_1_U1/mux_3_1\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(10),
      O => \mux_566_27_1_1_U1/mux_4_3\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(10),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(10),
      O => \mux_566_27_1_1_U1/mux_4_2\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(10),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(10),
      O => \mux_566_27_1_1_U1/mux_4_1\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(10),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(10),
      O => \mux_566_27_1_1_U1/mux_4_0\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(10),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(10),
      O => \mux_566_27_1_1_U1/mux_3_4\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(11),
      O => \mux_566_27_1_1_U1/mux_3_5\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(11),
      O => \mux_566_27_1_1_U1/mux_3_2\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(11),
      O => \mux_566_27_1_1_U1/mux_3_3\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(11),
      O => \mux_566_27_1_1_U1/mux_3_0\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(11),
      O => \mux_566_27_1_1_U1/mux_3_1\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(11),
      O => \mux_566_27_1_1_U1/mux_4_3\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(11),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(11),
      O => \mux_566_27_1_1_U1/mux_4_2\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(11),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(11),
      O => \mux_566_27_1_1_U1/mux_4_1\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(11),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(11),
      O => \mux_566_27_1_1_U1/mux_4_0\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(11),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(11),
      O => \mux_566_27_1_1_U1/mux_3_4\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(15),
      O => \mux_566_27_1_1_U1/mux_3_5\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(15),
      O => \mux_566_27_1_1_U1/mux_3_2\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(15),
      O => \mux_566_27_1_1_U1/mux_3_3\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(15),
      O => \mux_566_27_1_1_U1/mux_3_0\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(15),
      O => \mux_566_27_1_1_U1/mux_3_1\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(15),
      O => \mux_566_27_1_1_U1/mux_4_3\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(15),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(15),
      O => \mux_566_27_1_1_U1/mux_4_2\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(15),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(15),
      O => \mux_566_27_1_1_U1/mux_4_1\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(15),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(15),
      O => \mux_566_27_1_1_U1/mux_4_0\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(15),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(15),
      O => \mux_566_27_1_1_U1/mux_3_4\(15),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(16),
      O => \mux_566_27_1_1_U1/mux_3_5\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(16),
      O => \mux_566_27_1_1_U1/mux_3_2\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(16),
      O => \mux_566_27_1_1_U1/mux_3_3\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(16),
      O => \mux_566_27_1_1_U1/mux_3_0\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(16),
      O => \mux_566_27_1_1_U1/mux_3_1\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(16),
      O => \mux_566_27_1_1_U1/mux_4_3\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(16),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(16),
      O => \mux_566_27_1_1_U1/mux_4_2\(16),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(16),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(16),
      O => \mux_566_27_1_1_U1/mux_4_1\(16),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(16),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(16),
      O => \mux_566_27_1_1_U1/mux_4_0\(16),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(16),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(16),
      O => \mux_566_27_1_1_U1/mux_3_4\(16),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(17),
      O => \mux_566_27_1_1_U1/mux_3_5\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(17),
      O => \mux_566_27_1_1_U1/mux_3_2\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(17),
      O => \mux_566_27_1_1_U1/mux_3_3\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(17),
      O => \mux_566_27_1_1_U1/mux_3_0\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(17),
      O => \mux_566_27_1_1_U1/mux_3_1\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(17),
      O => \mux_566_27_1_1_U1/mux_4_3\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(17),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(17),
      O => \mux_566_27_1_1_U1/mux_4_2\(17),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(17),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(17),
      O => \mux_566_27_1_1_U1/mux_4_1\(17),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(17),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(17),
      O => \mux_566_27_1_1_U1/mux_4_0\(17),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(17),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(17),
      O => \mux_566_27_1_1_U1/mux_3_4\(17),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(18),
      O => \mux_566_27_1_1_U1/mux_3_5\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(18),
      O => \mux_566_27_1_1_U1/mux_3_2\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(18),
      O => \mux_566_27_1_1_U1/mux_3_3\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(18),
      O => \mux_566_27_1_1_U1/mux_3_0\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(18),
      O => \mux_566_27_1_1_U1/mux_3_1\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(18),
      O => \mux_566_27_1_1_U1/mux_4_3\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(18),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(18),
      O => \mux_566_27_1_1_U1/mux_4_2\(18),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(18),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(18),
      O => \mux_566_27_1_1_U1/mux_4_1\(18),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(18),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(18),
      O => \mux_566_27_1_1_U1/mux_4_0\(18),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(18),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(18),
      O => \mux_566_27_1_1_U1/mux_3_4\(18),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(19),
      O => \mux_566_27_1_1_U1/mux_3_5\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(19),
      O => \mux_566_27_1_1_U1/mux_3_2\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(19),
      O => \mux_566_27_1_1_U1/mux_3_3\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(19),
      O => \mux_566_27_1_1_U1/mux_3_0\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(19),
      O => \mux_566_27_1_1_U1/mux_3_1\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(19),
      O => \mux_566_27_1_1_U1/mux_4_3\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(19),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(19),
      O => \mux_566_27_1_1_U1/mux_4_2\(19),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(19),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(19),
      O => \mux_566_27_1_1_U1/mux_4_1\(19),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(19),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(19),
      O => \mux_566_27_1_1_U1/mux_4_0\(19),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(19),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(19),
      O => \mux_566_27_1_1_U1/mux_3_4\(19),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(20),
      O => \mux_566_27_1_1_U1/mux_3_5\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(20),
      O => \mux_566_27_1_1_U1/mux_3_2\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(20),
      O => \mux_566_27_1_1_U1/mux_3_3\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(20),
      O => \mux_566_27_1_1_U1/mux_3_0\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(20),
      O => \mux_566_27_1_1_U1/mux_3_1\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(20),
      O => \mux_566_27_1_1_U1/mux_4_3\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(20),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(20),
      O => \mux_566_27_1_1_U1/mux_4_2\(20),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(20),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(20),
      O => \mux_566_27_1_1_U1/mux_4_1\(20),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(20),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(20),
      O => \mux_566_27_1_1_U1/mux_4_0\(20),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(20),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(20),
      O => \mux_566_27_1_1_U1/mux_3_4\(20),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(21),
      O => \mux_566_27_1_1_U1/mux_3_5\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(21),
      O => \mux_566_27_1_1_U1/mux_3_2\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(21),
      O => \mux_566_27_1_1_U1/mux_3_3\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(21),
      O => \mux_566_27_1_1_U1/mux_3_0\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(21),
      O => \mux_566_27_1_1_U1/mux_3_1\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(21),
      O => \mux_566_27_1_1_U1/mux_4_3\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(21),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(21),
      O => \mux_566_27_1_1_U1/mux_4_2\(21),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(21),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(21),
      O => \mux_566_27_1_1_U1/mux_4_1\(21),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(21),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(21),
      O => \mux_566_27_1_1_U1/mux_4_0\(21),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(21),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(21),
      O => \mux_566_27_1_1_U1/mux_3_4\(21),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(22),
      O => \mux_566_27_1_1_U1/mux_3_5\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(22),
      O => \mux_566_27_1_1_U1/mux_3_2\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(22),
      O => \mux_566_27_1_1_U1/mux_3_3\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(22),
      O => \mux_566_27_1_1_U1/mux_3_0\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(22),
      O => \mux_566_27_1_1_U1/mux_3_1\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(22),
      O => \mux_566_27_1_1_U1/mux_4_3\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(22),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(22),
      O => \mux_566_27_1_1_U1/mux_4_2\(22),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(22),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(22),
      O => \mux_566_27_1_1_U1/mux_4_1\(22),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(22),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(22),
      O => \mux_566_27_1_1_U1/mux_4_0\(22),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(22),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(22),
      O => \mux_566_27_1_1_U1/mux_3_4\(22),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(23),
      O => \mux_566_27_1_1_U1/mux_3_4\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(23),
      O => \mux_566_27_1_1_U1/mux_3_5\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(23),
      O => \mux_566_27_1_1_U1/mux_3_2\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(23),
      O => \mux_566_27_1_1_U1/mux_3_3\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(23),
      O => \mux_566_27_1_1_U1/mux_3_0\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(23),
      O => \mux_566_27_1_1_U1/mux_3_1\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(23),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(23),
      O => \mux_566_27_1_1_U1/mux_4_3\(23),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(23),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(23),
      O => \mux_566_27_1_1_U1/mux_4_2\(23),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(23),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(23),
      O => \mux_566_27_1_1_U1/mux_4_1\(23),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(23),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(23),
      O => \mux_566_27_1_1_U1/mux_4_0\(23),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(3),
      O => \mux_566_27_1_1_U1/mux_3_5\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(3),
      O => \mux_566_27_1_1_U1/mux_3_2\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(3),
      O => \mux_566_27_1_1_U1/mux_3_3\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(3),
      O => \mux_566_27_1_1_U1/mux_3_0\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(3),
      O => \mux_566_27_1_1_U1/mux_3_1\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(3),
      O => \mux_566_27_1_1_U1/mux_4_3\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(3),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(3),
      O => \mux_566_27_1_1_U1/mux_4_2\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(3),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(3),
      O => \mux_566_27_1_1_U1/mux_4_1\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(3),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(3),
      O => \mux_566_27_1_1_U1/mux_4_0\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(3),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(3),
      O => \mux_566_27_1_1_U1/mux_3_4\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(4),
      O => \mux_566_27_1_1_U1/mux_3_5\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(4),
      O => \mux_566_27_1_1_U1/mux_3_2\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(4),
      O => \mux_566_27_1_1_U1/mux_3_3\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(4),
      O => \mux_566_27_1_1_U1/mux_3_0\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(4),
      O => \mux_566_27_1_1_U1/mux_3_1\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(4),
      O => \mux_566_27_1_1_U1/mux_4_3\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(4),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(4),
      O => \mux_566_27_1_1_U1/mux_4_2\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(4),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(4),
      O => \mux_566_27_1_1_U1/mux_4_1\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(4),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(4),
      O => \mux_566_27_1_1_U1/mux_4_0\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(4),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(4),
      O => \mux_566_27_1_1_U1/mux_3_4\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(5),
      O => \mux_566_27_1_1_U1/mux_3_5\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(5),
      O => \mux_566_27_1_1_U1/mux_3_2\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(5),
      O => \mux_566_27_1_1_U1/mux_3_3\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(5),
      O => \mux_566_27_1_1_U1/mux_3_0\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(5),
      O => \mux_566_27_1_1_U1/mux_3_1\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(5),
      O => \mux_566_27_1_1_U1/mux_4_3\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(5),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(5),
      O => \mux_566_27_1_1_U1/mux_4_2\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(5),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(5),
      O => \mux_566_27_1_1_U1/mux_4_1\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(5),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(5),
      O => \mux_566_27_1_1_U1/mux_4_0\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(5),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(5),
      O => \mux_566_27_1_1_U1/mux_3_4\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(6),
      O => \mux_566_27_1_1_U1/mux_3_5\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(6),
      O => \mux_566_27_1_1_U1/mux_3_2\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(6),
      O => \mux_566_27_1_1_U1/mux_3_3\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(6),
      O => \mux_566_27_1_1_U1/mux_3_0\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(6),
      O => \mux_566_27_1_1_U1/mux_3_1\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(6),
      O => \mux_566_27_1_1_U1/mux_4_3\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(6),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(6),
      O => \mux_566_27_1_1_U1/mux_4_2\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(6),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(6),
      O => \mux_566_27_1_1_U1/mux_4_1\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(6),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(6),
      O => \mux_566_27_1_1_U1/mux_4_0\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(6),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(6),
      O => \mux_566_27_1_1_U1/mux_3_4\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(7),
      O => \mux_566_27_1_1_U1/mux_3_5\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(7),
      O => \mux_566_27_1_1_U1/mux_3_2\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(7),
      O => \mux_566_27_1_1_U1/mux_3_3\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(7),
      O => \mux_566_27_1_1_U1/mux_3_0\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(7),
      O => \mux_566_27_1_1_U1/mux_3_1\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(7),
      O => \mux_566_27_1_1_U1/mux_4_3\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(7),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(7),
      O => \mux_566_27_1_1_U1/mux_4_2\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(7),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(7),
      O => \mux_566_27_1_1_U1/mux_4_1\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(7),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(7),
      O => \mux_566_27_1_1_U1/mux_4_0\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(7),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(7),
      O => \mux_566_27_1_1_U1/mux_3_4\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(8),
      O => \mux_566_27_1_1_U1/mux_3_5\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(8),
      O => \mux_566_27_1_1_U1/mux_3_2\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(8),
      O => \mux_566_27_1_1_U1/mux_3_3\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(8),
      O => \mux_566_27_1_1_U1/mux_3_0\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(8),
      O => \mux_566_27_1_1_U1/mux_3_1\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(8),
      O => \mux_566_27_1_1_U1/mux_4_3\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(8),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(8),
      O => \mux_566_27_1_1_U1/mux_4_2\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(8),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(8),
      O => \mux_566_27_1_1_U1/mux_4_1\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(8),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(8),
      O => \mux_566_27_1_1_U1/mux_4_0\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(8),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(8),
      O => \mux_566_27_1_1_U1/mux_3_4\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(9),
      O => \mux_566_27_1_1_U1/mux_3_5\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(9),
      O => \mux_566_27_1_1_U1/mux_3_2\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(9),
      O => \mux_566_27_1_1_U1/mux_3_3\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(9),
      O => \mux_566_27_1_1_U1/mux_3_0\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(9),
      O => \mux_566_27_1_1_U1/mux_3_1\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(9),
      O => \mux_566_27_1_1_U1/mux_4_3\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(9),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(9),
      O => \mux_566_27_1_1_U1/mux_4_2\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(9),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(9),
      O => \mux_566_27_1_1_U1/mux_4_1\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(9),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(9),
      O => \mux_566_27_1_1_U1/mux_4_0\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(9),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(9),
      O => \mux_566_27_1_1_U1/mux_3_4\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_fu_1164_p2,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_390[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => ap_loop_init_int,
      I2 => \i_fu_390_reg[0]\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_390[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[12]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(12)
    );
\i_fu_390[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[12]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(11)
    );
\i_fu_390[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[12]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(10)
    );
\i_fu_390[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[12]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(9)
    );
\i_fu_390[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[16]_2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(16)
    );
\i_fu_390[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[16]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(15)
    );
\i_fu_390[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[16]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(14)
    );
\i_fu_390[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[16]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(13)
    );
\i_fu_390[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \^e\(0),
      O => \i_fu_390_reg[6]\
    );
\i_fu_390[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[17]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(17)
    );
\i_fu_390[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(0)
    );
\i_fu_390[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[4]_2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(4)
    );
\i_fu_390[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(3)
    );
\i_fu_390[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(2)
    );
\i_fu_390[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(1)
    );
\i_fu_390[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(8)
    );
\i_fu_390[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(7)
    );
\i_fu_390[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(6)
    );
\i_fu_390[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_390_reg[8]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(5)
    );
\i_fu_390_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_390_reg[8]_i_1_n_3\,
      CO(3) => \i_fu_390_reg[12]_i_1_n_3\,
      CO(2) => \i_fu_390_reg[12]_i_1_n_4\,
      CO(1) => \i_fu_390_reg[12]_i_1_n_5\,
      CO(0) => \i_fu_390_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1170_p2(11 downto 8),
      S(3 downto 0) => ap_sig_allocacmp_i_1(12 downto 9)
    );
\i_fu_390_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_390_reg[12]_i_1_n_3\,
      CO(3) => \i_fu_390_reg[16]_i_1_n_3\,
      CO(2) => \i_fu_390_reg[16]_i_1_n_4\,
      CO(1) => \i_fu_390_reg[16]_i_1_n_5\,
      CO(0) => \i_fu_390_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1170_p2(15 downto 12),
      S(3 downto 0) => ap_sig_allocacmp_i_1(16 downto 13)
    );
\i_fu_390_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_390_reg[16]_i_1_n_3\,
      CO(3 downto 0) => \NLW_i_fu_390_reg[17]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_fu_390_reg[17]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => i_2_fu_1170_p2(16),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_i_1(17)
    );
\i_fu_390_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_390_reg[4]_i_1_n_3\,
      CO(2) => \i_fu_390_reg[4]_i_1_n_4\,
      CO(1) => \i_fu_390_reg[4]_i_1_n_5\,
      CO(0) => \i_fu_390_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_i_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1170_p2(3 downto 0),
      S(3 downto 0) => ap_sig_allocacmp_i_1(4 downto 1)
    );
\i_fu_390_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_390_reg[4]_i_1_n_3\,
      CO(3) => \i_fu_390_reg[8]_i_1_n_3\,
      CO(2) => \i_fu_390_reg[8]_i_1_n_4\,
      CO(1) => \i_fu_390_reg[8]_i_1_n_5\,
      CO(0) => \i_fu_390_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1170_p2(7 downto 4),
      S(3 downto 0) => ap_sig_allocacmp_i_1(8 downto 5)
    );
\icmp_ln249_reg_4053[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_reg_4053,
      O => \icmp_ln249_reg_4053_reg[0]\
    );
\icmp_ln272_reg_4130[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_4130_reg[0]_0\,
      I1 => \icmp_ln272_reg_4130[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_4130[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_4130[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_4130[0]_i_5_n_3\,
      I5 => \^e\(0),
      O => \icmp_ln272_reg_4130_reg[0]\
    );
\icmp_ln272_reg_4130[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(30),
      I2 => Q(8),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => Q(15),
      O => \icmp_ln272_reg_4130[0]_i_10_n_3\
    );
\icmp_ln272_reg_4130[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3332"
    )
        port map (
      I0 => Q(31),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => Q(23),
      I3 => Q(28),
      I4 => \icmp_ln272_reg_4130[0]_i_7_n_3\,
      I5 => \icmp_ln272_reg_4130[0]_i_8_n_3\,
      O => \icmp_ln272_reg_4130[0]_i_2_n_3\
    );
\icmp_ln272_reg_4130[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBBBBA"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => Q(13),
      I3 => Q(14),
      I4 => Q(16),
      I5 => \icmp_ln272_reg_4130[0]_i_9_n_3\,
      O => \icmp_ln272_reg_4130[0]_i_3_n_3\
    );
\icmp_ln272_reg_4130[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(22),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => Q(9),
      I3 => Q(10),
      I4 => Q(7),
      I5 => \icmp_ln272_reg_4130[0]_i_10_n_3\,
      O => \icmp_ln272_reg_4130[0]_i_4_n_3\
    );
\icmp_ln272_reg_4130[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3332"
    )
        port map (
      I0 => Q(5),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      O => \icmp_ln272_reg_4130[0]_i_5_n_3\
    );
\icmp_ln272_reg_4130[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln272_reg_4130[0]_i_6_n_3\
    );
\icmp_ln272_reg_4130[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(11),
      I2 => Q(27),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => Q(20),
      O => \icmp_ln272_reg_4130[0]_i_7_n_3\
    );
\icmp_ln272_reg_4130[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(29),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => Q(12),
      O => \icmp_ln272_reg_4130[0]_i_8_n_3\
    );
\icmp_ln272_reg_4130[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(18),
      I2 => Q(19),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => Q(17),
      O => \icmp_ln272_reg_4130[0]_i_9_n_3\
    );
\icmp_ln290_reg_4318[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500000004000"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \^nf_1_fu_634_reg[3]\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I4 => \ap_CS_iter1_fsm_reg[1]\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^e\(0)
    );
\icmp_ln290_reg_4318[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \icmp_ln290_reg_4318[0]_i_3_0\,
      I1 => \i_fu_390_reg[12]_2\,
      I2 => \i_fu_390_reg[4]_1\,
      I3 => \i_fu_390_reg[16]_1\,
      I4 => \i_fu_390_reg[8]_2\,
      I5 => \icmp_ln290_reg_4318[0]_i_22_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_10_n_3\
    );
\icmp_ln290_reg_4318[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(3),
      I1 => \nf_1_fu_634_reg[31]_0\(2),
      I2 => \nf_1_fu_634_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(26),
      O => \icmp_ln290_reg_4318[0]_i_11_n_3\
    );
\icmp_ln290_reg_4318[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(11),
      I1 => \nf_1_fu_634_reg[31]_0\(9),
      I2 => \nf_1_fu_634_reg[31]_0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(19),
      O => \icmp_ln290_reg_4318[0]_i_12_n_3\
    );
\icmp_ln290_reg_4318[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(10),
      I1 => \nf_1_fu_634_reg[31]_0\(8),
      I2 => \nf_1_fu_634_reg[31]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(15),
      O => \icmp_ln290_reg_4318[0]_i_13_n_3\
    );
\icmp_ln290_reg_4318[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(1),
      I1 => \nf_1_fu_634_reg[31]_0\(0),
      I2 => \nf_1_fu_634_reg[31]_0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(25),
      O => \icmp_ln290_reg_4318[0]_i_14_n_3\
    );
\icmp_ln290_reg_4318[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(21),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => \nf_1_fu_634_reg[31]_0\(23),
      I3 => \nf_1_fu_634_reg[31]_0\(14),
      I4 => \nf_1_fu_634_reg[31]_0\(16),
      I5 => \icmp_ln290_reg_4318[0]_i_23_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_15_n_3\
    );
\icmp_ln290_reg_4318[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(27),
      I1 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I2 => \nf_1_fu_634_reg[31]_0\(29),
      I3 => \nf_1_fu_634_reg[31]_0\(4),
      I4 => \nf_1_fu_634_reg[31]_0\(5),
      I5 => \icmp_ln290_reg_4318[0]_i_24_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_16_n_3\
    );
\icmp_ln290_reg_4318[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_4318[0]_i_5_n_3\,
      I1 => \icmp_ln290_reg_4318_reg[0]\,
      I2 => \icmp_ln290_reg_4318_reg[0]_0\,
      I3 => \icmp_ln290_reg_4318_reg[0]_1\,
      O => \^icmp_ln290_fu_2126_p2\
    );
\icmp_ln290_reg_4318[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \i_fu_390_reg[16]_2\,
      I1 => \i_fu_390_reg[4]_2\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \icmp_ln290_reg_4318[0]_i_22_n_3\
    );
\icmp_ln290_reg_4318[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(6),
      I1 => \nf_1_fu_634_reg[31]_0\(7),
      I2 => \nf_1_fu_634_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(30),
      O => \icmp_ln290_reg_4318[0]_i_23_n_3\
    );
\icmp_ln290_reg_4318[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(12),
      I1 => \nf_1_fu_634_reg[31]_0\(13),
      I2 => \nf_1_fu_634_reg[31]_0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_634_reg[31]_0\(20),
      O => \icmp_ln290_reg_4318[0]_i_24_n_3\
    );
\icmp_ln290_reg_4318[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_fu_390_reg[0]_0\,
      I1 => \i_fu_390_reg[8]_0\,
      I2 => \i_fu_390_reg[16]_0\,
      I3 => \i_fu_390_reg[12]_1\,
      I4 => \i_fu_390_reg[8]_1\,
      I5 => \icmp_ln290_reg_4318[0]_i_10_n_3\,
      O => icmp_ln249_fu_1164_p2
    );
\icmp_ln290_reg_4318[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln290_reg_4318[0]_i_11_n_3\,
      I1 => \icmp_ln290_reg_4318[0]_i_12_n_3\,
      I2 => \icmp_ln290_reg_4318[0]_i_13_n_3\,
      I3 => \icmp_ln290_reg_4318[0]_i_14_n_3\,
      I4 => \icmp_ln290_reg_4318[0]_i_15_n_3\,
      I5 => \icmp_ln290_reg_4318[0]_i_16_n_3\,
      O => \^nf_1_fu_634_reg[3]\
    );
\icmp_ln290_reg_4318[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \icmp_ln290_reg_4318_reg[0]_2\,
      I2 => \^d\(2),
      I3 => \^d\(3),
      I4 => \^d\(11),
      O => \icmp_ln290_reg_4318[0]_i_5_n_3\
    );
\inputBuf_V_10_fu_450[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \inputBuf_V_8_fu_442[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_14\(0)
    );
\inputBuf_V_11_fu_454[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \inputBuf_V_8_fu_442[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_4\(0)
    );
\inputBuf_V_12_fu_458[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \^b_v_data_1_state_reg[0]_1\,
      I2 => Q(1),
      I3 => \inputBuf_V_12_fu_458[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_0\(0)
    );
\inputBuf_V_12_fu_458[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8FFFFFFFFF"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \inputBuf_V_12_fu_458[26]_i_2_n_3\
    );
\inputBuf_V_13_fu_462[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_12_fu_458[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_18\(0)
    );
\inputBuf_V_14_fu_466[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_12_fu_458[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_26\(0)
    );
\inputBuf_V_15_fu_470[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_12_fu_458[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_11\(0)
    );
\inputBuf_V_16_fu_474[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_16_fu_474[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_7\(0)
    );
\inputBuf_V_16_fu_474[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \inputBuf_V_16_fu_474[26]_i_2_n_3\
    );
\inputBuf_V_16_fu_474[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFFFF"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => Q(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(4),
      I5 => Q(3),
      O => \inputBuf_V_16_fu_474[26]_i_3_n_3\
    );
\inputBuf_V_17_fu_478[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_3_n_3\,
      I3 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      O => \B_V_data_1_state_reg[0]_2\(0)
    );
\inputBuf_V_18_fu_482[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \inputBuf_V_16_fu_474[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_13\(0)
    );
\inputBuf_V_19_fu_486[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \inputBuf_V_16_fu_474[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_3\(0)
    );
\inputBuf_V_1_fu_414[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_fu_410[26]_i_4_n_3\,
      I3 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      O => \B_V_data_1_state_reg[0]_4\(0)
    );
\inputBuf_V_20_fu_490[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_20_fu_490[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_25\(0)
    );
\inputBuf_V_20_fu_490[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      I4 => Q(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \inputBuf_V_20_fu_490[26]_i_2_n_3\
    );
\inputBuf_V_21_fu_494[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_20_fu_490[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_10\(0)
    );
\inputBuf_V_22_fu_498[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_20_fu_490[26]_i_2_n_3\,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => ap_sig_allocacmp_sf_1(0),
      O => \sf_fu_386_reg[1]_2\(0)
    );
\inputBuf_V_23_fu_502[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_20_fu_490[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_14\(0)
    );
\inputBuf_V_24_fu_506[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_V_24_fu_506[26]_i_2_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \^b_v_data_1_state_reg[0]_1\,
      O => \sf_fu_386_reg[3]\(0)
    );
\inputBuf_V_24_fu_506[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040400000000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(4),
      O => \inputBuf_V_24_fu_506[26]_i_2_n_3\
    );
\inputBuf_V_25_fu_510[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_V_24_fu_506[26]_i_2_n_3\,
      I1 => Q(1),
      I2 => ap_sig_allocacmp_sf_1(0),
      I3 => \^b_v_data_1_state_reg[0]_1\,
      O => \sf_fu_386_reg[1]_19\(0)
    );
\inputBuf_V_26_fu_514[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I1 => \inputBuf_V_24_fu_506[26]_i_2_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => Q(0),
      O => \sf_fu_386_reg[0]_15\(0)
    );
\inputBuf_V_27_fu_518[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => \inputBuf_V_24_fu_506[26]_i_2_n_3\,
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => Q(0),
      O => \sf_fu_386_reg[0]\(0)
    );
\inputBuf_V_28_fu_522[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_28_fu_522[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_24\(0)
    );
\inputBuf_V_28_fu_522[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(4),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \inputBuf_V_28_fu_522[26]_i_2_n_3\
    );
\inputBuf_V_29_fu_526[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_28_fu_522[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_9\(0)
    );
\inputBuf_V_2_fu_418[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_fu_410[26]_i_4_n_3\,
      I3 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_18\(0)
    );
\inputBuf_V_30_fu_530[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_28_fu_522[26]_i_2_n_3\,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => ap_sig_allocacmp_sf_1(0),
      O => \sf_fu_386_reg[1]_3\(0)
    );
\inputBuf_V_31_fu_534[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_28_fu_522[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_13\(0)
    );
\inputBuf_V_32_fu_538[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => ap_sig_allocacmp_sf_1(1),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_32_fu_538[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_17\(0)
    );
\inputBuf_V_32_fu_538[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\inputBuf_V_32_fu_538[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \inputBuf_V_32_fu_538[26]_i_3_n_3\
    );
\inputBuf_V_33_fu_542[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_32_fu_538[26]_i_3_n_3\,
      O => \sf_fu_386_reg[1]_30\(0)
    );
\inputBuf_V_34_fu_546[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_32_fu_538[26]_i_3_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_386_reg[0]_12\(0)
    );
\inputBuf_V_35_fu_550[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_32_fu_538[26]_i_3_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_386_reg[0]_1\(0)
    );
\inputBuf_V_36_fu_554[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_36_fu_554[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_23\(0)
    );
\inputBuf_V_36_fu_554[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => Q(2),
      O => \inputBuf_V_36_fu_554[26]_i_2_n_3\
    );
\inputBuf_V_37_fu_558[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_36_fu_554[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_8\(0)
    );
\inputBuf_V_38_fu_562[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_36_fu_554[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_22\(0)
    );
\inputBuf_V_39_fu_566[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_36_fu_554[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_7\(0)
    );
\inputBuf_V_3_fu_422[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_fu_410[26]_i_4_n_3\,
      I3 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_16\(0)
    );
\inputBuf_V_40_fu_570[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => ap_sig_allocacmp_sf_1(1),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_40_fu_570[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_6\(0)
    );
\inputBuf_V_40_fu_570[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFFFFF"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \inputBuf_V_40_fu_570[26]_i_2_n_3\
    );
\inputBuf_V_41_fu_574[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_40_fu_570[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_17\(0)
    );
\inputBuf_V_42_fu_578[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_40_fu_570[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_11\(0)
    );
\inputBuf_V_43_fu_582[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_40_fu_570[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_2\(0)
    );
\inputBuf_V_44_fu_586[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \^b_v_data_1_state_reg[0]_1\,
      I2 => Q(1),
      I3 => \inputBuf_V_44_fu_586[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_1\(0)
    );
\inputBuf_V_44_fu_586[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFFFFFFFFFFFF"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \inputBuf_V_44_fu_586[26]_i_2_n_3\
    );
\inputBuf_V_45_fu_590[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_44_fu_586[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_16\(0)
    );
\inputBuf_V_46_fu_594[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_44_fu_586[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_20\(0)
    );
\inputBuf_V_47_fu_598[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => Q(1),
      I3 => \inputBuf_V_44_fu_586[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_6\(0)
    );
\inputBuf_V_48_fu_602[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_48_fu_602[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_5\(0)
    );
\inputBuf_V_48_fu_602[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \inputBuf_V_48_fu_602[26]_i_2_n_3\
    );
\inputBuf_V_48_fu_602[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBFFFF"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => Q(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(4),
      I5 => Q(3),
      O => \inputBuf_V_48_fu_602[26]_i_3_n_3\
    );
\inputBuf_V_49_fu_606[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_48_fu_602[26]_i_3_n_3\,
      O => \sf_fu_386_reg[1]_15\(0)
    );
\inputBuf_V_4_fu_426[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \^b_v_data_1_state_reg[0]_1\,
      I2 => Q(1),
      I3 => \inputBuf_V_4_fu_426[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_28\(0)
    );
\inputBuf_V_4_fu_426[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000A000A222"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => Q(4),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(5),
      I5 => Q(3),
      O => \inputBuf_V_4_fu_426[26]_i_2_n_3\
    );
\inputBuf_V_50_fu_610[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \inputBuf_V_48_fu_602[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_10\(0)
    );
\inputBuf_V_51_fu_614[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \inputBuf_V_48_fu_602[26]_i_3_n_3\,
      O => \sf_fu_386_reg[0]_0\(0)
    );
\inputBuf_V_52_fu_618[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_52_fu_618[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_21\(0)
    );
\inputBuf_V_52_fu_618[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      I4 => Q(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \inputBuf_V_52_fu_618[26]_i_2_n_3\
    );
\inputBuf_V_53_fu_622[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_52_fu_618[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_5\(0)
    );
\inputBuf_V_54_fu_626[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_52_fu_618[26]_i_2_n_3\,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => ap_sig_allocacmp_sf_1(0),
      O => \sf_fu_386_reg[1]_4\(0)
    );
\inputBuf_V_55_fu_630[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(2),
      I2 => ap_sig_allocacmp_sf_1(0),
      I3 => \inputBuf_V_55_fu_630[26]_i_3_n_3\,
      I4 => Q(3),
      I5 => \^b_v_data_1_state_reg[0]_1\,
      O => \sf_fu_386_reg[1]\(0)
    );
\inputBuf_V_55_fu_630[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\inputBuf_V_55_fu_630[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => Q(5),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      O => \inputBuf_V_55_fu_630[26]_i_3_n_3\
    );
\inputBuf_V_5_fu_430[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(1),
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_4_fu_426[26]_i_2_n_3\,
      O => \sf_fu_386_reg[1]_29\(0)
    );
\inputBuf_V_6_fu_434[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_4_fu_426[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_27\(0)
    );
\inputBuf_V_7_fu_438[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_4_fu_426[26]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_386_reg[1]_12\(0)
    );
\inputBuf_V_8_fu_442[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_8_fu_442[26]_i_2_n_3\,
      O => \sf_fu_386_reg[0]_8\(0)
    );
\inputBuf_V_8_fu_442[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAFF"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \inputBuf_V_8_fu_442[26]_i_2_n_3\
    );
\inputBuf_V_9_fu_446[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_8_fu_442[26]_i_2_n_3\,
      I3 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      O => \B_V_data_1_state_reg[0]_3\(0)
    );
\inputBuf_V_fu_410[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_1\,
      I3 => \inputBuf_V_fu_410[26]_i_4_n_3\,
      O => \sf_fu_386_reg[0]_9\(0)
    );
\inputBuf_V_fu_410[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \inputBuf_V_fu_410[26]_i_3_n_3\
    );
\inputBuf_V_fu_410[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFFFAFFFAEEE"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(2),
      I1 => Q(4),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(5),
      I5 => Q(3),
      O => \inputBuf_V_fu_410[26]_i_4_n_3\
    );
\nf_1_fu_634[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_634_reg[31]_0\(0),
      O => \^nf_1_fu_634_reg[31]\(0)
    );
\nf_1_fu_634[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(12)
    );
\nf_1_fu_634[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(11)
    );
\nf_1_fu_634[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(10)
    );
\nf_1_fu_634[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(9)
    );
\nf_1_fu_634[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(16)
    );
\nf_1_fu_634[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(15)
    );
\nf_1_fu_634[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(14)
    );
\nf_1_fu_634[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(13)
    );
\nf_1_fu_634[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(20)
    );
\nf_1_fu_634[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(19)
    );
\nf_1_fu_634[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(18)
    );
\nf_1_fu_634[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(17)
    );
\nf_1_fu_634[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(24)
    );
\nf_1_fu_634[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(23)
    );
\nf_1_fu_634[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(22)
    );
\nf_1_fu_634[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(21)
    );
\nf_1_fu_634[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(28)
    );
\nf_1_fu_634[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(27)
    );
\nf_1_fu_634[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(26)
    );
\nf_1_fu_634[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(25)
    );
\nf_1_fu_634[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08000008080808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => \^e\(0),
      I4 => \nf_1_fu_634[31]_i_3_n_3\,
      I5 => \^icmp_ln290_fu_2126_p2\,
      O => SR(0)
    );
\nf_1_fu_634[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \icmp_ln272_reg_4130[0]_i_6_n_3\,
      I1 => \nf_1_fu_634_reg[31]_0\(0),
      I2 => \nf_1_fu_634[31]_i_3_0\,
      I3 => \^nf_1_fu_634_reg[31]\(15),
      I4 => \^nf_1_fu_634_reg[31]\(4),
      I5 => \^nf_1_fu_634_reg[31]\(27),
      O => \nf_1_fu_634[31]_i_10_n_3\
    );
\nf_1_fu_634[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => icmp_ln249_fu_1164_p2,
      I1 => \nf_1_fu_634_reg[0]\,
      I2 => \nf_1_fu_634_reg[0]_0\,
      I3 => \nf_1_fu_634_reg[0]_1\,
      I4 => \nf_1_fu_634[31]_i_10_n_3\,
      O => \nf_1_fu_634[31]_i_3_n_3\
    );
\nf_1_fu_634[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(31)
    );
\nf_1_fu_634[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(30)
    );
\nf_1_fu_634[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(29)
    );
\nf_1_fu_634[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(0)
    );
\nf_1_fu_634[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(4)
    );
\nf_1_fu_634[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(3)
    );
\nf_1_fu_634[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(2)
    );
\nf_1_fu_634[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(1)
    );
\nf_1_fu_634[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(8)
    );
\nf_1_fu_634[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(7)
    );
\nf_1_fu_634[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(6)
    );
\nf_1_fu_634[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_634_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(5)
    );
\nf_1_fu_634_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(12 downto 9)
    );
\nf_1_fu_634_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(16 downto 13)
    );
\nf_1_fu_634_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(20 downto 17)
    );
\nf_1_fu_634_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(24 downto 21)
    );
\nf_1_fu_634_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(28 downto 25)
    );
\nf_1_fu_634_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_634_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_634_reg[31]_i_2_n_5\,
      CO(0) => \nf_1_fu_634_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_634_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_1_fu_634_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_nf_2(31 downto 29)
    );
\nf_1_fu_634_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_634_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(4 downto 1)
    );
\nf_1_fu_634_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_634_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_634_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_634_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_634_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_634_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_634_reg[31]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(8 downto 5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(2),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(2),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(2),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(2),
      O => tmp_fu_1354_p58(2)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(26),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(26),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(26),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(26),
      O => tmp_fu_1354_p58(26)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(1),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(1),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(1),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(1),
      O => tmp_fu_1354_p58(1)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(14),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(14),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(14),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(14),
      O => tmp_fu_1354_p58(14)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(25),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(25),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(25),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(25),
      O => tmp_fu_1354_p58(25)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(0),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(0),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(0),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(0),
      O => tmp_fu_1354_p58(0)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(13),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(13),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(13),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(13),
      O => tmp_fu_1354_p58(13)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(24),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(24),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(24),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(24),
      O => tmp_fu_1354_p58(24)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_566_27_1_1_U1/mux_4_3\(12),
      I1 => \mux_566_27_1_1_U1/mux_4_2\(12),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_566_27_1_1_U1/mux_4_1\(12),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_566_27_1_1_U1/mux_4_0\(12),
      O => tmp_fu_1354_p58(12)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(2),
      O => \mux_566_27_1_1_U1/mux_4_3\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(26),
      O => \mux_566_27_1_1_U1/mux_4_3\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(2),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(2),
      O => \mux_566_27_1_1_U1/mux_4_2\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(26),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(26),
      O => \mux_566_27_1_1_U1/mux_4_2\(26),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(14),
      O => \mux_566_27_1_1_U1/mux_4_3\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(14),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(14),
      O => \mux_566_27_1_1_U1/mux_4_2\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(2),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(2),
      O => \mux_566_27_1_1_U1/mux_4_1\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(26),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(26),
      O => \mux_566_27_1_1_U1/mux_4_1\(26),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(14),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(14),
      O => \mux_566_27_1_1_U1/mux_4_1\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(2),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(2),
      O => \mux_566_27_1_1_U1/mux_4_0\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(26),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(26),
      O => \mux_566_27_1_1_U1/mux_4_0\(26),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(1),
      O => \mux_566_27_1_1_U1/mux_4_3\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(25),
      O => \mux_566_27_1_1_U1/mux_4_3\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(14),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(14),
      O => \mux_566_27_1_1_U1/mux_4_0\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_20: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(1),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(1),
      O => \mux_566_27_1_1_U1/mux_4_2\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(25),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(25),
      O => \mux_566_27_1_1_U1/mux_4_2\(25),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(13),
      O => \mux_566_27_1_1_U1/mux_4_3\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_21: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(13),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(13),
      O => \mux_566_27_1_1_U1/mux_4_2\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(1),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(1),
      O => \mux_566_27_1_1_U1/mux_4_1\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(25),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(25),
      O => \mux_566_27_1_1_U1/mux_4_1\(25),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_22: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(13),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(13),
      O => \mux_566_27_1_1_U1/mux_4_1\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(1),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(1),
      O => \mux_566_27_1_1_U1/mux_4_0\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(25),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(25),
      O => \mux_566_27_1_1_U1/mux_4_0\(25),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(0),
      O => \mux_566_27_1_1_U1/mux_4_3\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(24),
      O => \mux_566_27_1_1_U1/mux_4_3\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(13),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(13),
      O => \mux_566_27_1_1_U1/mux_4_0\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_24: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(0),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(0),
      O => \mux_566_27_1_1_U1/mux_4_2\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(24),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(24),
      O => \mux_566_27_1_1_U1/mux_4_2\(24),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_12\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_13\(12),
      O => \mux_566_27_1_1_U1/mux_4_3\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
p_reg_reg_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_4\(12),
      I1 => \mux_566_27_1_1_U1/mux_3_5\(12),
      O => \mux_566_27_1_1_U1/mux_4_2\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(0),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(0),
      O => \mux_566_27_1_1_U1/mux_4_1\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(24),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(24),
      O => \mux_566_27_1_1_U1/mux_4_1\(24),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_2\(12),
      I1 => \mux_566_27_1_1_U1/mux_3_3\(12),
      O => \mux_566_27_1_1_U1/mux_4_1\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(0),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(0),
      O => \mux_566_27_1_1_U1/mux_4_0\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(24),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(24),
      O => \mux_566_27_1_1_U1/mux_4_0\(24),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(2),
      I1 => \p_reg_reg_i_15__1_5\(2),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_12\(2)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(26),
      I1 => \p_reg_reg_i_15__1_5\(26),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_12\(26)
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_566_27_1_1_U1/mux_3_0\(12),
      I1 => \mux_566_27_1_1_U1/mux_3_1\(12),
      O => \mux_566_27_1_1_U1/mux_4_0\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(2),
      I1 => \p_reg_reg_i_15__1_1\(2),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_13\(2)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(26),
      I1 => \p_reg_reg_i_15__1_1\(26),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_13\(26)
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(14),
      I1 => \p_reg_reg_i_15__1_5\(14),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_12\(14)
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(14),
      I1 => \p_reg_reg_i_15__1_1\(14),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_13\(14)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(2),
      O => \mux_566_27_1_1_U1/mux_3_4\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(26),
      O => \mux_566_27_1_1_U1/mux_3_4\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(2),
      O => \mux_566_27_1_1_U1/mux_3_5\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(26),
      O => \mux_566_27_1_1_U1/mux_3_5\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(14),
      O => \mux_566_27_1_1_U1/mux_3_4\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(14),
      O => \mux_566_27_1_1_U1/mux_3_5\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(2),
      O => \mux_566_27_1_1_U1/mux_3_2\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(26),
      O => \mux_566_27_1_1_U1/mux_3_2\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(2),
      O => \mux_566_27_1_1_U1/mux_3_3\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(26),
      O => \mux_566_27_1_1_U1/mux_3_3\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(14),
      O => \mux_566_27_1_1_U1/mux_3_2\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(14),
      O => \mux_566_27_1_1_U1/mux_3_3\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(2),
      O => \mux_566_27_1_1_U1/mux_3_0\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(26),
      O => \mux_566_27_1_1_U1/mux_3_0\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(2),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(2),
      O => \mux_566_27_1_1_U1/mux_3_1\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(26),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(26),
      O => \mux_566_27_1_1_U1/mux_3_1\(26),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(14),
      O => \mux_566_27_1_1_U1/mux_3_0\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(1),
      I1 => \p_reg_reg_i_15__1_5\(1),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_12\(1)
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(25),
      I1 => \p_reg_reg_i_15__1_5\(25),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_12\(25)
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(14),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(14),
      O => \mux_566_27_1_1_U1/mux_3_1\(14),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(1),
      I1 => \p_reg_reg_i_15__1_1\(1),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_13\(1)
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(25),
      I1 => \p_reg_reg_i_15__1_1\(25),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_13\(25)
    );
\p_reg_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(13),
      I1 => \p_reg_reg_i_15__1_5\(13),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_12\(13)
    );
p_reg_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(13),
      I1 => \p_reg_reg_i_15__1_1\(13),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_13\(13)
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(1),
      O => \mux_566_27_1_1_U1/mux_3_4\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_37__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(25),
      O => \mux_566_27_1_1_U1/mux_3_4\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(1),
      O => \mux_566_27_1_1_U1/mux_3_5\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(25),
      O => \mux_566_27_1_1_U1/mux_3_5\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_38__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(13),
      O => \mux_566_27_1_1_U1/mux_3_4\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(13),
      O => \mux_566_27_1_1_U1/mux_3_5\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(1),
      O => \mux_566_27_1_1_U1/mux_3_2\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_39__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(25),
      O => \mux_566_27_1_1_U1/mux_3_2\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(1),
      O => \mux_566_27_1_1_U1/mux_3_3\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(25),
      O => \mux_566_27_1_1_U1/mux_3_3\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_40__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(13),
      O => \mux_566_27_1_1_U1/mux_3_2\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(13),
      O => \mux_566_27_1_1_U1/mux_3_3\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(1),
      O => \mux_566_27_1_1_U1/mux_3_0\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_41__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(25),
      O => \mux_566_27_1_1_U1/mux_3_0\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(1),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(1),
      O => \mux_566_27_1_1_U1/mux_3_1\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(25),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(25),
      O => \mux_566_27_1_1_U1/mux_3_1\(25),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_42__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(13),
      O => \mux_566_27_1_1_U1/mux_3_0\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(0),
      I1 => \p_reg_reg_i_15__1_5\(0),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_12\(0)
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(24),
      I1 => \p_reg_reg_i_15__1_5\(24),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_12\(24)
    );
\p_reg_reg_i_43__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(13),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(13),
      O => \mux_566_27_1_1_U1/mux_3_1\(13),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(0),
      I1 => \p_reg_reg_i_15__1_1\(0),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_13\(0)
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(24),
      I1 => \p_reg_reg_i_15__1_1\(24),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_13\(24)
    );
\p_reg_reg_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_4\(12),
      I1 => \p_reg_reg_i_15__1_5\(12),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_12\(12)
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_15__1_0\(12),
      I1 => \p_reg_reg_i_15__1_1\(12),
      I2 => \inputBuf_V_48_fu_602[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_15__1_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_15__1_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_13\(12)
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(0),
      O => \mux_566_27_1_1_U1/mux_3_4\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_45__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(24),
      O => \mux_566_27_1_1_U1/mux_3_4\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(0),
      O => \mux_566_27_1_1_U1/mux_3_5\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(24),
      O => \mux_566_27_1_1_U1/mux_3_5\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_46__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_8\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_9\(12),
      O => \mux_566_27_1_1_U1/mux_3_4\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
p_reg_reg_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_10\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_11\(12),
      O => \mux_566_27_1_1_U1/mux_3_5\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(0),
      O => \mux_566_27_1_1_U1/mux_3_2\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_47__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(24),
      O => \mux_566_27_1_1_U1/mux_3_2\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(0),
      O => \mux_566_27_1_1_U1/mux_3_3\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(24),
      O => \mux_566_27_1_1_U1/mux_3_3\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_48__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_4\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_5\(12),
      O => \mux_566_27_1_1_U1/mux_3_2\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
p_reg_reg_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_6\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_7\(12),
      O => \mux_566_27_1_1_U1/mux_3_3\(12),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(0),
      O => \mux_566_27_1_1_U1/mux_3_0\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_49__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(24),
      O => \mux_566_27_1_1_U1/mux_3_0\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(0),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(0),
      O => \mux_566_27_1_1_U1/mux_3_1\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(24),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(24),
      O => \mux_566_27_1_1_U1/mux_3_1\(24),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
\p_reg_reg_i_50__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_0\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_1\(12),
      O => \mux_566_27_1_1_U1/mux_3_0\(12),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(2),
      I1 => \p_reg_reg_i_29__1_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_8\(2)
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(26),
      I1 => \p_reg_reg_i_29__1_5\(26),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_8\(26)
    );
\p_reg_reg_i_51__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_566_27_1_1_U1/mux_2_2\(12),
      I1 => \mux_566_27_1_1_U1/mux_2_3\(12),
      O => \mux_566_27_1_1_U1/mux_3_1\(12),
      S => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3\
    );
p_reg_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(2),
      I1 => \p_reg_reg_i_29__1_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_9\(2)
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(26),
      I1 => \p_reg_reg_i_29__1_1\(26),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_9\(26)
    );
\p_reg_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(14),
      I1 => \p_reg_reg_i_29__1_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_8\(14)
    );
p_reg_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(2),
      I1 => \p_reg_reg_i_30__0_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_10\(2)
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(26),
      I1 => \p_reg_reg_i_30__0_1\(26),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_10\(26)
    );
\p_reg_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(14),
      I1 => \p_reg_reg_i_29__1_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_9\(14)
    );
p_reg_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(14),
      I1 => \p_reg_reg_i_30__0_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_10\(14)
    );
\p_reg_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(2),
      I1 => \p_reg_reg_i_30__0_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_11\(2)
    );
\p_reg_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(26),
      I1 => \p_reg_reg_i_30__0_5\(26),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_11\(26)
    );
p_reg_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(14),
      I1 => \p_reg_reg_i_30__0_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_11\(14)
    );
\p_reg_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(2),
      I1 => \p_reg_reg_i_31__1_5\(2),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_4\(2)
    );
\p_reg_reg_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(26),
      I1 => \p_reg_reg_i_31__1_5\(26),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_4\(26)
    );
p_reg_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(2),
      I1 => \p_reg_reg_i_31__1_1\(2),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_5\(2)
    );
\p_reg_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(26),
      I1 => \p_reg_reg_i_31__1_1\(26),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_5\(26)
    );
\p_reg_reg_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(14),
      I1 => \p_reg_reg_i_31__1_5\(14),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_4\(14)
    );
p_reg_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(2),
      I1 => \p_reg_reg_i_32__0_5\(2),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_6\(2)
    );
\p_reg_reg_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(26),
      I1 => \p_reg_reg_i_32__0_5\(26),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_6\(26)
    );
\p_reg_reg_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(14),
      I1 => \p_reg_reg_i_31__1_1\(14),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_5\(14)
    );
p_reg_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(2),
      I1 => \p_reg_reg_i_32__0_1\(2),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_7\(2)
    );
\p_reg_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(26),
      I1 => \p_reg_reg_i_32__0_1\(26),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_7\(26)
    );
\p_reg_reg_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(14),
      I1 => \p_reg_reg_i_32__0_5\(14),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_6\(14)
    );
p_reg_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(14),
      I1 => \p_reg_reg_i_32__0_1\(14),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_7\(14)
    );
\p_reg_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(2),
      I1 => \p_reg_reg_i_33__1_5\(2),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_0\(2)
    );
\p_reg_reg_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(26),
      I1 => \p_reg_reg_i_33__1_5\(26),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_0\(26)
    );
p_reg_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(2),
      I1 => \p_reg_reg_i_33__1_1\(2),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_1\(2)
    );
\p_reg_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(26),
      I1 => \p_reg_reg_i_33__1_1\(26),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_1\(26)
    );
\p_reg_reg_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(14),
      I1 => \p_reg_reg_i_33__1_5\(14),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_0\(14)
    );
p_reg_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(2),
      I1 => \p_reg_reg_i_34__0_5\(2),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(2),
      O => \mux_566_27_1_1_U1/mux_2_2\(2)
    );
\p_reg_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(26),
      I1 => \p_reg_reg_i_34__0_5\(26),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(26),
      O => \mux_566_27_1_1_U1/mux_2_2\(26)
    );
\p_reg_reg_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(14),
      I1 => \p_reg_reg_i_33__1_1\(14),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_1\(14)
    );
p_reg_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(2),
      I1 => \p_reg_reg_i_34__0_1\(2),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(2),
      O => \mux_566_27_1_1_U1/mux_2_3\(2)
    );
\p_reg_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(26),
      I1 => \p_reg_reg_i_34__0_1\(26),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(26),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(26),
      O => \mux_566_27_1_1_U1/mux_2_3\(26)
    );
\p_reg_reg_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(14),
      I1 => \p_reg_reg_i_34__0_5\(14),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(14),
      O => \mux_566_27_1_1_U1/mux_2_2\(14)
    );
p_reg_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(1),
      I1 => \p_reg_reg_i_29__1_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_8\(1)
    );
\p_reg_reg_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(25),
      I1 => \p_reg_reg_i_29__1_5\(25),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_8\(25)
    );
\p_reg_reg_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(14),
      I1 => \p_reg_reg_i_34__0_1\(14),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(14),
      O => \mux_566_27_1_1_U1/mux_2_3\(14)
    );
p_reg_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(1),
      I1 => \p_reg_reg_i_29__1_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_9\(1)
    );
\p_reg_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(25),
      I1 => \p_reg_reg_i_29__1_1\(25),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_9\(25)
    );
\p_reg_reg_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(13),
      I1 => \p_reg_reg_i_29__1_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_8\(13)
    );
p_reg_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(1),
      I1 => \p_reg_reg_i_30__0_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_10\(1)
    );
\p_reg_reg_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(25),
      I1 => \p_reg_reg_i_30__0_1\(25),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_10\(25)
    );
\p_reg_reg_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(13),
      I1 => \p_reg_reg_i_29__1_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_9\(13)
    );
p_reg_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(13),
      I1 => \p_reg_reg_i_30__0_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_10\(13)
    );
\p_reg_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(1),
      I1 => \p_reg_reg_i_30__0_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_11\(1)
    );
\p_reg_reg_i_66__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(25),
      I1 => \p_reg_reg_i_30__0_5\(25),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_11\(25)
    );
p_reg_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(13),
      I1 => \p_reg_reg_i_30__0_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_11\(13)
    );
\p_reg_reg_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(1),
      I1 => \p_reg_reg_i_31__1_5\(1),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_4\(1)
    );
\p_reg_reg_i_67__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(25),
      I1 => \p_reg_reg_i_31__1_5\(25),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_4\(25)
    );
p_reg_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(1),
      I1 => \p_reg_reg_i_31__1_1\(1),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_5\(1)
    );
\p_reg_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(25),
      I1 => \p_reg_reg_i_31__1_1\(25),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_5\(25)
    );
\p_reg_reg_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(13),
      I1 => \p_reg_reg_i_31__1_5\(13),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_4\(13)
    );
p_reg_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(1),
      I1 => \p_reg_reg_i_32__0_5\(1),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_6\(1)
    );
\p_reg_reg_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(25),
      I1 => \p_reg_reg_i_32__0_5\(25),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_6\(25)
    );
\p_reg_reg_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(13),
      I1 => \p_reg_reg_i_31__1_1\(13),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_5\(13)
    );
p_reg_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(1),
      I1 => \p_reg_reg_i_32__0_1\(1),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_7\(1)
    );
\p_reg_reg_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(25),
      I1 => \p_reg_reg_i_32__0_1\(25),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_7\(25)
    );
\p_reg_reg_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(13),
      I1 => \p_reg_reg_i_32__0_5\(13),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_6\(13)
    );
p_reg_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(13),
      I1 => \p_reg_reg_i_32__0_1\(13),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_7\(13)
    );
\p_reg_reg_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(1),
      I1 => \p_reg_reg_i_33__1_5\(1),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_0\(1)
    );
\p_reg_reg_i_71__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(25),
      I1 => \p_reg_reg_i_33__1_5\(25),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_0\(25)
    );
p_reg_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(1),
      I1 => \p_reg_reg_i_33__1_1\(1),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_1\(1)
    );
\p_reg_reg_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(25),
      I1 => \p_reg_reg_i_33__1_1\(25),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_1\(25)
    );
\p_reg_reg_i_72__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(13),
      I1 => \p_reg_reg_i_33__1_5\(13),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_0\(13)
    );
p_reg_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(1),
      I1 => \p_reg_reg_i_34__0_5\(1),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(1),
      O => \mux_566_27_1_1_U1/mux_2_2\(1)
    );
\p_reg_reg_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(25),
      I1 => \p_reg_reg_i_34__0_5\(25),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(25),
      O => \mux_566_27_1_1_U1/mux_2_2\(25)
    );
\p_reg_reg_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(13),
      I1 => \p_reg_reg_i_33__1_1\(13),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_1\(13)
    );
p_reg_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(1),
      I1 => \p_reg_reg_i_34__0_1\(1),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(1),
      O => \mux_566_27_1_1_U1/mux_2_3\(1)
    );
\p_reg_reg_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(25),
      I1 => \p_reg_reg_i_34__0_1\(25),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(25),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(25),
      O => \mux_566_27_1_1_U1/mux_2_3\(25)
    );
\p_reg_reg_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(13),
      I1 => \p_reg_reg_i_34__0_5\(13),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(13),
      O => \mux_566_27_1_1_U1/mux_2_2\(13)
    );
p_reg_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(0),
      I1 => \p_reg_reg_i_29__1_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_8\(0)
    );
\p_reg_reg_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(24),
      I1 => \p_reg_reg_i_29__1_5\(24),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_8\(24)
    );
\p_reg_reg_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(13),
      I1 => \p_reg_reg_i_34__0_1\(13),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(13),
      O => \mux_566_27_1_1_U1/mux_2_3\(13)
    );
p_reg_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(0),
      I1 => \p_reg_reg_i_29__1_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_9\(0)
    );
\p_reg_reg_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(24),
      I1 => \p_reg_reg_i_29__1_1\(24),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_9\(24)
    );
\p_reg_reg_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_4\(12),
      I1 => \p_reg_reg_i_29__1_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_8\(12)
    );
p_reg_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(0),
      I1 => \p_reg_reg_i_30__0_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_10\(0)
    );
\p_reg_reg_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(24),
      I1 => \p_reg_reg_i_30__0_1\(24),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_10\(24)
    );
\p_reg_reg_i_77__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_29__1_0\(12),
      I1 => \p_reg_reg_i_29__1_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_29__1_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_29__1_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_9\(12)
    );
p_reg_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_0\(12),
      I1 => \p_reg_reg_i_30__0_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_10\(12)
    );
\p_reg_reg_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(0),
      I1 => \p_reg_reg_i_30__0_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_11\(0)
    );
\p_reg_reg_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(24),
      I1 => \p_reg_reg_i_30__0_5\(24),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_11\(24)
    );
p_reg_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_30__0_4\(12),
      I1 => \p_reg_reg_i_30__0_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \p_reg_reg_i_30__0_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_30__0_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_11\(12)
    );
\p_reg_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(0),
      I1 => \p_reg_reg_i_31__1_5\(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_4\(0)
    );
\p_reg_reg_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(24),
      I1 => \p_reg_reg_i_31__1_5\(24),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_4\(24)
    );
p_reg_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(0),
      I1 => \p_reg_reg_i_31__1_1\(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_5\(0)
    );
\p_reg_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(24),
      I1 => \p_reg_reg_i_31__1_1\(24),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_5\(24)
    );
\p_reg_reg_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_4\(12),
      I1 => \p_reg_reg_i_31__1_5\(12),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_4\(12)
    );
p_reg_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(0),
      I1 => \p_reg_reg_i_32__0_5\(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_6\(0)
    );
\p_reg_reg_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(24),
      I1 => \p_reg_reg_i_32__0_5\(24),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_6\(24)
    );
\p_reg_reg_i_81__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_31__1_0\(12),
      I1 => \p_reg_reg_i_31__1_1\(12),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_31__1_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_31__1_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_5\(12)
    );
p_reg_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(0),
      I1 => \p_reg_reg_i_32__0_1\(0),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_7\(0)
    );
\p_reg_reg_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(24),
      I1 => \p_reg_reg_i_32__0_1\(24),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_7\(24)
    );
\p_reg_reg_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_4\(12),
      I1 => \p_reg_reg_i_32__0_5\(12),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_6\(12)
    );
p_reg_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_32__0_0\(12),
      I1 => \p_reg_reg_i_32__0_1\(12),
      I2 => \inputBuf_V_16_fu_474[26]_i_2_n_3\,
      I3 => \p_reg_reg_i_32__0_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_32__0_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_7\(12)
    );
\p_reg_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(0),
      I1 => \p_reg_reg_i_33__1_5\(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_0\(0)
    );
\p_reg_reg_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(24),
      I1 => \p_reg_reg_i_33__1_5\(24),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_0\(24)
    );
p_reg_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(0),
      I1 => \p_reg_reg_i_33__1_1\(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_1\(0)
    );
\p_reg_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(24),
      I1 => \p_reg_reg_i_33__1_1\(24),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_1\(24)
    );
\p_reg_reg_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_4\(12),
      I1 => \p_reg_reg_i_33__1_5\(12),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_0\(12)
    );
p_reg_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(0),
      I1 => \p_reg_reg_i_34__0_5\(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(0),
      O => \mux_566_27_1_1_U1/mux_2_2\(0)
    );
\p_reg_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(24),
      I1 => \p_reg_reg_i_34__0_5\(24),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(24),
      O => \mux_566_27_1_1_U1/mux_2_2\(24)
    );
\p_reg_reg_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_33__1_0\(12),
      I1 => \p_reg_reg_i_33__1_1\(12),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_33__1_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_33__1_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_1\(12)
    );
p_reg_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(0),
      I1 => \p_reg_reg_i_34__0_1\(0),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(0),
      O => \mux_566_27_1_1_U1/mux_2_3\(0)
    );
\p_reg_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(24),
      I1 => \p_reg_reg_i_34__0_1\(24),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(24),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(24),
      O => \mux_566_27_1_1_U1/mux_2_3\(24)
    );
\p_reg_reg_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_4\(12),
      I1 => \p_reg_reg_i_34__0_5\(12),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_7\(12),
      O => \mux_566_27_1_1_U1/mux_2_2\(12)
    );
p_reg_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_34__0_0\(12),
      I1 => \p_reg_reg_i_34__0_1\(12),
      I2 => \inputBuf_V_fu_410[26]_i_3_n_3\,
      I3 => \p_reg_reg_i_34__0_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \p_reg_reg_i_34__0_3\(12),
      O => \mux_566_27_1_1_U1/mux_2_3\(12)
    );
\sf_fu_386[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \^d\(0)
    );
\sf_fu_386[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(12)
    );
\sf_fu_386[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(11)
    );
\sf_fu_386[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(10)
    );
\sf_fu_386[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(9)
    );
\sf_fu_386[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(16)
    );
\sf_fu_386[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(15)
    );
\sf_fu_386[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(14)
    );
\sf_fu_386[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(13)
    );
\sf_fu_386[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(20)
    );
\sf_fu_386[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(19)
    );
\sf_fu_386[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(18)
    );
\sf_fu_386[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(17)
    );
\sf_fu_386[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(24)
    );
\sf_fu_386[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(23)
    );
\sf_fu_386[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(22)
    );
\sf_fu_386[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(21)
    );
\sf_fu_386[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(28)
    );
\sf_fu_386[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(27)
    );
\sf_fu_386[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(26)
    );
\sf_fu_386[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(25)
    );
\sf_fu_386[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^icmp_ln290_fu_2126_p2\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\sf_fu_386[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^icmp_ln290_fu_2126_p2\,
      O => \B_V_data_1_state_reg[0]_0\(0)
    );
\sf_fu_386[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(31)
    );
\sf_fu_386[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(30)
    );
\sf_fu_386[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(29)
    );
\sf_fu_386[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(0)
    );
\sf_fu_386[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_386[4]_i_3_n_3\
    );
\sf_fu_386[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_386[4]_i_4_n_3\
    );
\sf_fu_386[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_386[4]_i_5_n_3\
    );
\sf_fu_386[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_386[4]_i_6_n_3\
    );
\sf_fu_386[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(8)
    );
\sf_fu_386[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(7)
    );
\sf_fu_386[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(6)
    );
\sf_fu_386[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_386[8]_i_5_n_3\
    );
\sf_fu_386_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(12 downto 9)
    );
\sf_fu_386_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(16 downto 13)
    );
\sf_fu_386_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(20 downto 17)
    );
\sf_fu_386_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(24 downto 21)
    );
\sf_fu_386_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(28 downto 25)
    );
\sf_fu_386_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_386_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_386_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_386_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_386_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_sf_1__0\(31 downto 29)
    );
\sf_fu_386_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_386_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(4 downto 1),
      S(3) => \sf_fu_386[4]_i_3_n_3\,
      S(2) => \sf_fu_386[4]_i_4_n_3\,
      S(1) => \sf_fu_386[4]_i_5_n_3\,
      S(0) => \sf_fu_386[4]_i_6_n_3\
    );
\sf_fu_386_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_386_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_386_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_386_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_386_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_386_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(8 downto 5),
      S(3 downto 1) => \ap_sig_allocacmp_sf_1__0\(8 downto 6),
      S(0) => \sf_fu_386[8]_i_5_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_390_reg[5]\ : out STD_LOGIC;
    \i_fu_390_reg[17]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_4318[0]_i_10\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_1\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_2\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_1\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_iter7_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
  \ap_CS_iter7_fsm_reg[1]\ <= \^ap_cs_iter7_fsm_reg[1]\;
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(0),
      O => \^ap_cs_iter7_fsm_reg[1]\
    );
\icmp_ln290_reg_4318[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \icmp_ln290_reg_4318[0]_i_10\,
      I1 => \icmp_ln290_reg_4318[0]_i_10_0\,
      I2 => \icmp_ln290_reg_4318[0]_i_10_1\,
      I3 => \icmp_ln290_reg_4318[0]_i_10_2\,
      O => \i_fu_390_reg[5]\
    );
\icmp_ln290_reg_4318[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \icmp_ln290_reg_4318[0]_i_3\,
      I1 => \icmp_ln290_reg_4318[0]_i_3_0\,
      I2 => \icmp_ln290_reg_4318[0]_i_3_1\,
      I3 => \icmp_ln290_reg_4318[0]_i_3_2\,
      O => \i_fu_390_reg[17]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter1_fsm_reg[1]\,
      CEP => \^ap_cs_iter1_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => \^ap_cs_iter7_fsm_reg[1]\,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA_int_regslice(7),
      A(28) => weights_V_TDATA_int_regslice(7),
      A(27) => weights_V_TDATA_int_regslice(7),
      A(26) => weights_V_TDATA_int_regslice(7),
      A(25) => weights_V_TDATA_int_regslice(7),
      A(24) => weights_V_TDATA_int_regslice(7),
      A(23) => weights_V_TDATA_int_regslice(7),
      A(22) => weights_V_TDATA_int_regslice(7),
      A(21) => weights_V_TDATA_int_regslice(7),
      A(20) => weights_V_TDATA_int_regslice(7),
      A(19) => weights_V_TDATA_int_regslice(7),
      A(18) => weights_V_TDATA_int_regslice(7),
      A(17) => weights_V_TDATA_int_regslice(7),
      A(16) => weights_V_TDATA_int_regslice(7),
      A(15) => weights_V_TDATA_int_regslice(7),
      A(14) => weights_V_TDATA_int_regslice(7),
      A(13) => weights_V_TDATA_int_regslice(7),
      A(12) => weights_V_TDATA_int_regslice(7),
      A(11) => weights_V_TDATA_int_regslice(7),
      A(10) => weights_V_TDATA_int_regslice(7),
      A(9) => weights_V_TDATA_int_regslice(7),
      A(8) => weights_V_TDATA_int_regslice(7),
      A(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA_int_regslice(7),
      A(28) => weights_V_TDATA_int_regslice(7),
      A(27) => weights_V_TDATA_int_regslice(7),
      A(26) => weights_V_TDATA_int_regslice(7),
      A(25) => weights_V_TDATA_int_regslice(7),
      A(24) => weights_V_TDATA_int_regslice(7),
      A(23) => weights_V_TDATA_int_regslice(7),
      A(22) => weights_V_TDATA_int_regslice(7),
      A(21) => weights_V_TDATA_int_regslice(7),
      A(20) => weights_V_TDATA_int_regslice(7),
      A(19) => weights_V_TDATA_int_regslice(7),
      A(18) => weights_V_TDATA_int_regslice(7),
      A(17) => weights_V_TDATA_int_regslice(7),
      A(16) => weights_V_TDATA_int_regslice(7),
      A(15) => weights_V_TDATA_int_regslice(7),
      A(14) => weights_V_TDATA_int_regslice(7),
      A(13) => weights_V_TDATA_int_regslice(7),
      A(12) => weights_V_TDATA_int_regslice(7),
      A(11) => weights_V_TDATA_int_regslice(7),
      A(10) => weights_V_TDATA_int_regslice(7),
      A(9) => weights_V_TDATA_int_regslice(7),
      A(8) => weights_V_TDATA_int_regslice(7),
      A(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA_int_regslice(7),
      A(28) => weights_V_TDATA_int_regslice(7),
      A(27) => weights_V_TDATA_int_regslice(7),
      A(26) => weights_V_TDATA_int_regslice(7),
      A(25) => weights_V_TDATA_int_regslice(7),
      A(24) => weights_V_TDATA_int_regslice(7),
      A(23) => weights_V_TDATA_int_regslice(7),
      A(22) => weights_V_TDATA_int_regslice(7),
      A(21) => weights_V_TDATA_int_regslice(7),
      A(20) => weights_V_TDATA_int_regslice(7),
      A(19) => weights_V_TDATA_int_regslice(7),
      A(18) => weights_V_TDATA_int_regslice(7),
      A(17) => weights_V_TDATA_int_regslice(7),
      A(16) => weights_V_TDATA_int_regslice(7),
      A(15) => weights_V_TDATA_int_regslice(7),
      A(14) => weights_V_TDATA_int_regslice(7),
      A(13) => weights_V_TDATA_int_regslice(7),
      A(12) => weights_V_TDATA_int_regslice(7),
      A(11) => weights_V_TDATA_int_regslice(7),
      A(10) => weights_V_TDATA_int_regslice(7),
      A(9) => weights_V_TDATA_int_regslice(7),
      A(8) => weights_V_TDATA_int_regslice(7),
      A(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA_int_regslice(7),
      A(28) => weights_V_TDATA_int_regslice(7),
      A(27) => weights_V_TDATA_int_regslice(7),
      A(26) => weights_V_TDATA_int_regslice(7),
      A(25) => weights_V_TDATA_int_regslice(7),
      A(24) => weights_V_TDATA_int_regslice(7),
      A(23) => weights_V_TDATA_int_regslice(7),
      A(22) => weights_V_TDATA_int_regslice(7),
      A(21) => weights_V_TDATA_int_regslice(7),
      A(20) => weights_V_TDATA_int_regslice(7),
      A(19) => weights_V_TDATA_int_regslice(7),
      A(18) => weights_V_TDATA_int_regslice(7),
      A(17) => weights_V_TDATA_int_regslice(7),
      A(16) => weights_V_TDATA_int_regslice(7),
      A(15) => weights_V_TDATA_int_regslice(7),
      A(14) => weights_V_TDATA_int_regslice(7),
      A(13) => weights_V_TDATA_int_regslice(7),
      A(12) => weights_V_TDATA_int_regslice(7),
      A(11) => weights_V_TDATA_int_regslice(7),
      A(10) => weights_V_TDATA_int_regslice(7),
      A(9) => weights_V_TDATA_int_regslice(7),
      A(8) => weights_V_TDATA_int_regslice(7),
      A(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3458_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3458_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3458_ce,
      CEP => grp_fu_3458_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_43350 : out STD_LOGIC;
    \ap_CS_iter5_fsm_reg[1]\ : out STD_LOGIC;
    ap_NS_iter2_fsm1153_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_4053 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \add_ln840_34_reg_4695_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 is
  signal \^ap_cs_iter5_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_ns_iter2_fsm1153_out\ : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal \^r_v_1_reg_43350\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter5_fsm_reg[1]\ <= \^ap_cs_iter5_fsm_reg[1]\;
  ap_NS_iter2_fsm1153_out <= \^ap_ns_iter2_fsm1153_out\;
  r_V_1_reg_43350 <= \^r_v_1_reg_43350\;
\add_ln840_34_reg_4695[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_34_reg_4695_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
dout_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_ns_iter2_fsm1153_out\,
      I1 => icmp_ln249_reg_4053,
      O => \^r_v_1_reg_43350\
    );
\icmp_ln249_reg_4053_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => p_reg_reg_3(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter2_fsm1153_out\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^r_v_1_reg_43350\,
      CEA2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_ns_iter2_fsm1153_out\,
      CEB2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter5_fsm_reg[1]\,
      CEP => \^ap_cs_iter5_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter5_fsm_state6,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => p_reg_reg_2,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter5_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4685_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_25_reg_4685[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_25_reg_4685_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4675_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_16_reg_4675[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_16_reg_4675_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4665_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_7_reg_4665[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_7_reg_4665_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_43350,
      CEA2 => grp_fu_3562_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm1153_out,
      CEB2 => grp_fu_3562_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3562_ce,
      CEP => grp_fu_3562_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 is
  port (
    \ap_CS_iter4_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_2 : in STD_LOGIC;
    \accu_V_11_reg_4873_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_11_reg_4873_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \accu_V_11_reg_4873[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[17]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[17]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4873_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \^ap_cs_iter4_fsm_reg[1]\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_3_load : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_11_reg_4873_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_V_11_reg_4873_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_2\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_4\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_5\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_7\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_8\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_11_reg_4873[11]_i_9\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_2\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_3\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_4\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_11_reg_4873[3]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_6\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_7\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_8\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_11_reg_4873[7]_i_9\ : label is "lutpair37";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4873_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4873_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4873_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4873_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4873_reg[7]_i_1\ : label is 35;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  \ap_CS_iter4_fsm_reg[1]\ <= \^ap_cs_iter4_fsm_reg[1]\;
\accu_V_11_reg_4873[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_11_reg_4873_reg[15]\(10),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(10),
      O => \accu_V_11_reg_4873[11]_i_2_n_3\
    );
\accu_V_11_reg_4873[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_11_reg_4873_reg[15]\(9),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(9),
      O => \accu_V_11_reg_4873[11]_i_3_n_3\
    );
\accu_V_11_reg_4873[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_11_reg_4873_reg[15]\(8),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(8),
      O => \accu_V_11_reg_4873[11]_i_4_n_3\
    );
\accu_V_11_reg_4873[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_11_reg_4873_reg[15]\(7),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(7),
      O => \accu_V_11_reg_4873[11]_i_5_n_3\
    );
\accu_V_11_reg_4873[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_11_reg_4873[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_11_reg_4873_reg[15]\(11),
      I3 => \accu_V_11_reg_4873_reg[15]_0\(11),
      O => \accu_V_11_reg_4873[11]_i_6_n_3\
    );
\accu_V_11_reg_4873[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_11_reg_4873_reg[15]\(10),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(10),
      I3 => \accu_V_11_reg_4873[11]_i_3_n_3\,
      O => \accu_V_11_reg_4873[11]_i_7_n_3\
    );
\accu_V_11_reg_4873[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_11_reg_4873_reg[15]\(9),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(9),
      I3 => \accu_V_11_reg_4873[11]_i_4_n_3\,
      O => \accu_V_11_reg_4873[11]_i_8_n_3\
    );
\accu_V_11_reg_4873[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_11_reg_4873_reg[15]\(8),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(8),
      I3 => \accu_V_11_reg_4873[11]_i_5_n_3\,
      O => \accu_V_11_reg_4873[11]_i_9_n_3\
    );
\accu_V_11_reg_4873[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_11_reg_4873_reg[15]\(13),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4873[15]_i_2_n_3\
    );
\accu_V_11_reg_4873[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_11_reg_4873_reg[15]\(12),
      I1 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4873[15]_i_3_n_3\
    );
\accu_V_11_reg_4873[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_11_reg_4873_reg[15]\(12),
      O => \accu_V_11_reg_4873[15]_i_4_n_3\
    );
\accu_V_11_reg_4873[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_11_reg_4873[15]_i_5_n_3\
    );
\accu_V_11_reg_4873[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I2 => \accu_V_11_reg_4873_reg[15]\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_11_reg_4873[15]_i_6_n_3\
    );
\accu_V_11_reg_4873[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_11_reg_4873[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_11_reg_4873_reg[15]\(13),
      I3 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4873[15]_i_7_n_3\
    );
\accu_V_11_reg_4873[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_11_reg_4873_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_11_reg_4873_reg[15]_0\(12),
      I3 => \accu_V_11_reg_4873_reg[15]_0\(11),
      I4 => \accu_V_11_reg_4873_reg[15]\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_11_reg_4873[15]_i_8_n_3\
    );
\accu_V_11_reg_4873[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => p_reg_reg_n_91,
      O => \accu_V_11_reg_4873[17]_i_2_n_3\
    );
\accu_V_11_reg_4873[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_11_reg_4873[17]_i_3_n_3\
    );
\accu_V_11_reg_4873[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_11_reg_4873_reg[15]\(2),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(2),
      O => \accu_V_11_reg_4873[3]_i_2_n_3\
    );
\accu_V_11_reg_4873[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_11_reg_4873_reg[15]\(1),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(1),
      O => \accu_V_11_reg_4873[3]_i_3_n_3\
    );
\accu_V_11_reg_4873[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_11_reg_4873_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_11_reg_4873_reg[15]_0\(0),
      O => \accu_V_11_reg_4873[3]_i_4_n_3\
    );
\accu_V_11_reg_4873[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_11_reg_4873_reg[15]\(3),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(3),
      I3 => \accu_V_11_reg_4873[3]_i_2_n_3\,
      O => \accu_V_11_reg_4873[3]_i_5_n_3\
    );
\accu_V_11_reg_4873[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_11_reg_4873_reg[15]\(2),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(2),
      I3 => \accu_V_11_reg_4873[3]_i_3_n_3\,
      O => \accu_V_11_reg_4873[3]_i_6_n_3\
    );
\accu_V_11_reg_4873[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_11_reg_4873_reg[15]\(1),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(1),
      I3 => \accu_V_11_reg_4873[3]_i_4_n_3\,
      O => \accu_V_11_reg_4873[3]_i_7_n_3\
    );
\accu_V_11_reg_4873[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_11_reg_4873_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_11_reg_4873_reg[15]_0\(0),
      O => \accu_V_11_reg_4873[3]_i_8_n_3\
    );
\accu_V_11_reg_4873[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_11_reg_4873_reg[15]\(6),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(6),
      O => \accu_V_11_reg_4873[7]_i_2_n_3\
    );
\accu_V_11_reg_4873[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_11_reg_4873_reg[15]\(5),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(5),
      O => \accu_V_11_reg_4873[7]_i_3_n_3\
    );
\accu_V_11_reg_4873[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_11_reg_4873_reg[15]\(4),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(4),
      O => \accu_V_11_reg_4873[7]_i_4_n_3\
    );
\accu_V_11_reg_4873[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_11_reg_4873_reg[15]\(3),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(3),
      O => \accu_V_11_reg_4873[7]_i_5_n_3\
    );
\accu_V_11_reg_4873[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_11_reg_4873_reg[15]\(7),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(7),
      I3 => \accu_V_11_reg_4873[7]_i_2_n_3\,
      O => \accu_V_11_reg_4873[7]_i_6_n_3\
    );
\accu_V_11_reg_4873[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_11_reg_4873_reg[15]\(6),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(6),
      I3 => \accu_V_11_reg_4873[7]_i_3_n_3\,
      O => \accu_V_11_reg_4873[7]_i_7_n_3\
    );
\accu_V_11_reg_4873[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_11_reg_4873_reg[15]\(5),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(5),
      I3 => \accu_V_11_reg_4873[7]_i_4_n_3\,
      O => \accu_V_11_reg_4873[7]_i_8_n_3\
    );
\accu_V_11_reg_4873[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_11_reg_4873_reg[15]\(4),
      I2 => \accu_V_11_reg_4873_reg[15]_0\(4),
      I3 => \accu_V_11_reg_4873[7]_i_5_n_3\,
      O => \accu_V_11_reg_4873[7]_i_9_n_3\
    );
\accu_V_11_reg_4873_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4873_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4873_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4873_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4873_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4873_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4873[11]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4873[11]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4873[11]_i_4_n_3\,
      DI(0) => \accu_V_11_reg_4873[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_11_reg_4873[11]_i_6_n_3\,
      S(2) => \accu_V_11_reg_4873[11]_i_7_n_3\,
      S(1) => \accu_V_11_reg_4873[11]_i_8_n_3\,
      S(0) => \accu_V_11_reg_4873[11]_i_9_n_3\
    );
\accu_V_11_reg_4873_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4873_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4873_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4873_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4873_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4873_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_11_reg_4873[15]_i_2_n_3\,
      DI(1) => \accu_V_11_reg_4873[15]_i_3_n_3\,
      DI(0) => \accu_V_11_reg_4873[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_11_reg_4873[15]_i_5_n_3\,
      S(2) => \accu_V_11_reg_4873[15]_i_6_n_3\,
      S(1) => \accu_V_11_reg_4873[15]_i_7_n_3\,
      S(0) => \accu_V_11_reg_4873[15]_i_8_n_3\
    );
\accu_V_11_reg_4873_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4873_reg[15]_i_1_n_3\,
      CO(3 downto 1) => \NLW_accu_V_11_reg_4873_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_V_11_reg_4873_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_reg_reg_n_93,
      O(3 downto 2) => \NLW_accu_V_11_reg_4873_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \accu_V_11_reg_4873[17]_i_2_n_3\,
      S(0) => \accu_V_11_reg_4873[17]_i_3_n_3\
    );
\accu_V_11_reg_4873_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_11_reg_4873_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4873_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4873_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4873_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4873[3]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4873[3]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4873[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_11_reg_4873[3]_i_5_n_3\,
      S(2) => \accu_V_11_reg_4873[3]_i_6_n_3\,
      S(1) => \accu_V_11_reg_4873[3]_i_7_n_3\,
      S(0) => \accu_V_11_reg_4873[3]_i_8_n_3\
    );
\accu_V_11_reg_4873_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4873_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4873_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4873_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4873_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4873_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4873[7]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4873[7]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4873[7]_i_4_n_3\,
      DI(0) => \accu_V_11_reg_4873[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_11_reg_4873[7]_i_6_n_3\,
      S(2) => \accu_V_11_reg_4873[7]_i_7_n_3\,
      S(1) => \accu_V_11_reg_4873[7]_i_8_n_3\,
      S(0) => \accu_V_11_reg_4873[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_3_load(17),
      C(46) => ap_sig_allocacmp_accu_V_3_load(17),
      C(45) => ap_sig_allocacmp_accu_V_3_load(17),
      C(44) => ap_sig_allocacmp_accu_V_3_load(17),
      C(43) => ap_sig_allocacmp_accu_V_3_load(17),
      C(42) => ap_sig_allocacmp_accu_V_3_load(17),
      C(41) => ap_sig_allocacmp_accu_V_3_load(17),
      C(40) => ap_sig_allocacmp_accu_V_3_load(17),
      C(39) => ap_sig_allocacmp_accu_V_3_load(17),
      C(38) => ap_sig_allocacmp_accu_V_3_load(17),
      C(37) => ap_sig_allocacmp_accu_V_3_load(17),
      C(36) => ap_sig_allocacmp_accu_V_3_load(17),
      C(35) => ap_sig_allocacmp_accu_V_3_load(17),
      C(34) => ap_sig_allocacmp_accu_V_3_load(17),
      C(33) => ap_sig_allocacmp_accu_V_3_load(17),
      C(32) => ap_sig_allocacmp_accu_V_3_load(17),
      C(31) => ap_sig_allocacmp_accu_V_3_load(17),
      C(30) => ap_sig_allocacmp_accu_V_3_load(17),
      C(29) => ap_sig_allocacmp_accu_V_3_load(17),
      C(28) => ap_sig_allocacmp_accu_V_3_load(17),
      C(27) => ap_sig_allocacmp_accu_V_3_load(17),
      C(26) => ap_sig_allocacmp_accu_V_3_load(17),
      C(25) => ap_sig_allocacmp_accu_V_3_load(17),
      C(24) => ap_sig_allocacmp_accu_V_3_load(17),
      C(23) => ap_sig_allocacmp_accu_V_3_load(17),
      C(22) => ap_sig_allocacmp_accu_V_3_load(17),
      C(21) => ap_sig_allocacmp_accu_V_3_load(17),
      C(20) => ap_sig_allocacmp_accu_V_3_load(17),
      C(19) => ap_sig_allocacmp_accu_V_3_load(17),
      C(18) => ap_sig_allocacmp_accu_V_3_load(17),
      C(17 downto 0) => ap_sig_allocacmp_accu_V_3_load(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm1152_out,
      CEA2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm1152_out,
      CEB2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter4_fsm_reg[1]\,
      CEP => \^ap_cs_iter4_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(8),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_3_load(8)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_3_load(7)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_3_load(6)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_3_load(5)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_3_load(4)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_3_load(3)
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(2),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_3_load(2)
    );
\p_reg_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(1),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_3_load(1)
    );
\p_reg_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(0),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_3_load(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => p_reg_reg_0,
      I4 => ap_CS_iter5_fsm_state6,
      O => \^ap_cs_iter4_fsm_reg[1]\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(17),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(17),
      O => ap_sig_allocacmp_accu_V_3_load(17)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(16),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_3_load(16)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(15),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_3_load(15)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(14),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_3_load(14)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(13),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_3_load(13)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(12),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_3_load(12)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(11),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_3_load(11)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(10),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_3_load(10)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(9),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_3_load(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_10_reg_4862_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_10_reg_4862_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \accu_V_10_reg_4862[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[17]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[17]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4862_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_2_load : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_10_reg_4862_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_V_10_reg_4862_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_10_reg_4862[11]_i_9\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_6\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_7\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_10_reg_4862[3]_i_8\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_3\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_4\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_6\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_7\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_8\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_10_reg_4862[7]_i_9\ : label is "lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4862_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4862_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4862_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4862_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4862_reg[7]_i_1\ : label is 35;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
\accu_V_10_reg_4862[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_10_reg_4862_reg[15]\(10),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(10),
      O => \accu_V_10_reg_4862[11]_i_2_n_3\
    );
\accu_V_10_reg_4862[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_10_reg_4862_reg[15]\(9),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(9),
      O => \accu_V_10_reg_4862[11]_i_3_n_3\
    );
\accu_V_10_reg_4862[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_10_reg_4862_reg[15]\(8),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(8),
      O => \accu_V_10_reg_4862[11]_i_4_n_3\
    );
\accu_V_10_reg_4862[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_10_reg_4862_reg[15]\(7),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(7),
      O => \accu_V_10_reg_4862[11]_i_5_n_3\
    );
\accu_V_10_reg_4862[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_10_reg_4862[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_10_reg_4862_reg[15]\(11),
      I3 => \accu_V_10_reg_4862_reg[15]_0\(11),
      O => \accu_V_10_reg_4862[11]_i_6_n_3\
    );
\accu_V_10_reg_4862[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_10_reg_4862_reg[15]\(10),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(10),
      I3 => \accu_V_10_reg_4862[11]_i_3_n_3\,
      O => \accu_V_10_reg_4862[11]_i_7_n_3\
    );
\accu_V_10_reg_4862[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_10_reg_4862_reg[15]\(9),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(9),
      I3 => \accu_V_10_reg_4862[11]_i_4_n_3\,
      O => \accu_V_10_reg_4862[11]_i_8_n_3\
    );
\accu_V_10_reg_4862[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_10_reg_4862_reg[15]\(8),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(8),
      I3 => \accu_V_10_reg_4862[11]_i_5_n_3\,
      O => \accu_V_10_reg_4862[11]_i_9_n_3\
    );
\accu_V_10_reg_4862[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_10_reg_4862_reg[15]\(13),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4862[15]_i_2_n_3\
    );
\accu_V_10_reg_4862[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_10_reg_4862_reg[15]\(12),
      I1 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4862[15]_i_3_n_3\
    );
\accu_V_10_reg_4862[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_10_reg_4862_reg[15]\(12),
      O => \accu_V_10_reg_4862[15]_i_4_n_3\
    );
\accu_V_10_reg_4862[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_10_reg_4862[15]_i_5_n_3\
    );
\accu_V_10_reg_4862[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I2 => \accu_V_10_reg_4862_reg[15]\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_10_reg_4862[15]_i_6_n_3\
    );
\accu_V_10_reg_4862[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_10_reg_4862[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_10_reg_4862_reg[15]\(13),
      I3 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4862[15]_i_7_n_3\
    );
\accu_V_10_reg_4862[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_10_reg_4862_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_10_reg_4862_reg[15]_0\(12),
      I3 => \accu_V_10_reg_4862_reg[15]_0\(11),
      I4 => \accu_V_10_reg_4862_reg[15]\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_10_reg_4862[15]_i_8_n_3\
    );
\accu_V_10_reg_4862[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => p_reg_reg_n_91,
      O => \accu_V_10_reg_4862[17]_i_2_n_3\
    );
\accu_V_10_reg_4862[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_10_reg_4862[17]_i_3_n_3\
    );
\accu_V_10_reg_4862[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_10_reg_4862_reg[15]\(2),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(2),
      O => \accu_V_10_reg_4862[3]_i_2_n_3\
    );
\accu_V_10_reg_4862[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_10_reg_4862_reg[15]\(1),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(1),
      O => \accu_V_10_reg_4862[3]_i_3_n_3\
    );
\accu_V_10_reg_4862[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_10_reg_4862_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_10_reg_4862_reg[15]_0\(0),
      O => \accu_V_10_reg_4862[3]_i_4_n_3\
    );
\accu_V_10_reg_4862[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_10_reg_4862_reg[15]\(3),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(3),
      I3 => \accu_V_10_reg_4862[3]_i_2_n_3\,
      O => \accu_V_10_reg_4862[3]_i_5_n_3\
    );
\accu_V_10_reg_4862[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_10_reg_4862_reg[15]\(2),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(2),
      I3 => \accu_V_10_reg_4862[3]_i_3_n_3\,
      O => \accu_V_10_reg_4862[3]_i_6_n_3\
    );
\accu_V_10_reg_4862[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_10_reg_4862_reg[15]\(1),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(1),
      I3 => \accu_V_10_reg_4862[3]_i_4_n_3\,
      O => \accu_V_10_reg_4862[3]_i_7_n_3\
    );
\accu_V_10_reg_4862[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_10_reg_4862_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_10_reg_4862_reg[15]_0\(0),
      O => \accu_V_10_reg_4862[3]_i_8_n_3\
    );
\accu_V_10_reg_4862[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_10_reg_4862_reg[15]\(6),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(6),
      O => \accu_V_10_reg_4862[7]_i_2_n_3\
    );
\accu_V_10_reg_4862[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_10_reg_4862_reg[15]\(5),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(5),
      O => \accu_V_10_reg_4862[7]_i_3_n_3\
    );
\accu_V_10_reg_4862[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_10_reg_4862_reg[15]\(4),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(4),
      O => \accu_V_10_reg_4862[7]_i_4_n_3\
    );
\accu_V_10_reg_4862[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_10_reg_4862_reg[15]\(3),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(3),
      O => \accu_V_10_reg_4862[7]_i_5_n_3\
    );
\accu_V_10_reg_4862[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_10_reg_4862_reg[15]\(7),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(7),
      I3 => \accu_V_10_reg_4862[7]_i_2_n_3\,
      O => \accu_V_10_reg_4862[7]_i_6_n_3\
    );
\accu_V_10_reg_4862[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_10_reg_4862_reg[15]\(6),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(6),
      I3 => \accu_V_10_reg_4862[7]_i_3_n_3\,
      O => \accu_V_10_reg_4862[7]_i_7_n_3\
    );
\accu_V_10_reg_4862[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_10_reg_4862_reg[15]\(5),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(5),
      I3 => \accu_V_10_reg_4862[7]_i_4_n_3\,
      O => \accu_V_10_reg_4862[7]_i_8_n_3\
    );
\accu_V_10_reg_4862[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_10_reg_4862_reg[15]\(4),
      I2 => \accu_V_10_reg_4862_reg[15]_0\(4),
      I3 => \accu_V_10_reg_4862[7]_i_5_n_3\,
      O => \accu_V_10_reg_4862[7]_i_9_n_3\
    );
\accu_V_10_reg_4862_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4862_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4862_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4862_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4862_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4862_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4862[11]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4862[11]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4862[11]_i_4_n_3\,
      DI(0) => \accu_V_10_reg_4862[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_10_reg_4862[11]_i_6_n_3\,
      S(2) => \accu_V_10_reg_4862[11]_i_7_n_3\,
      S(1) => \accu_V_10_reg_4862[11]_i_8_n_3\,
      S(0) => \accu_V_10_reg_4862[11]_i_9_n_3\
    );
\accu_V_10_reg_4862_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4862_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4862_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4862_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4862_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4862_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_10_reg_4862[15]_i_2_n_3\,
      DI(1) => \accu_V_10_reg_4862[15]_i_3_n_3\,
      DI(0) => \accu_V_10_reg_4862[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_10_reg_4862[15]_i_5_n_3\,
      S(2) => \accu_V_10_reg_4862[15]_i_6_n_3\,
      S(1) => \accu_V_10_reg_4862[15]_i_7_n_3\,
      S(0) => \accu_V_10_reg_4862[15]_i_8_n_3\
    );
\accu_V_10_reg_4862_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4862_reg[15]_i_1_n_3\,
      CO(3 downto 1) => \NLW_accu_V_10_reg_4862_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_V_10_reg_4862_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_reg_reg_n_93,
      O(3 downto 2) => \NLW_accu_V_10_reg_4862_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \accu_V_10_reg_4862[17]_i_2_n_3\,
      S(0) => \accu_V_10_reg_4862[17]_i_3_n_3\
    );
\accu_V_10_reg_4862_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_10_reg_4862_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4862_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4862_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4862_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4862[3]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4862[3]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4862[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_10_reg_4862[3]_i_5_n_3\,
      S(2) => \accu_V_10_reg_4862[3]_i_6_n_3\,
      S(1) => \accu_V_10_reg_4862[3]_i_7_n_3\,
      S(0) => \accu_V_10_reg_4862[3]_i_8_n_3\
    );
\accu_V_10_reg_4862_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4862_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4862_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4862_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4862_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4862_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4862[7]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4862[7]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4862[7]_i_4_n_3\,
      DI(0) => \accu_V_10_reg_4862[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_10_reg_4862[7]_i_6_n_3\,
      S(2) => \accu_V_10_reg_4862[7]_i_7_n_3\,
      S(1) => \accu_V_10_reg_4862[7]_i_8_n_3\,
      S(0) => \accu_V_10_reg_4862[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_2_load(17),
      C(46) => ap_sig_allocacmp_accu_V_2_load(17),
      C(45) => ap_sig_allocacmp_accu_V_2_load(17),
      C(44) => ap_sig_allocacmp_accu_V_2_load(17),
      C(43) => ap_sig_allocacmp_accu_V_2_load(17),
      C(42) => ap_sig_allocacmp_accu_V_2_load(17),
      C(41) => ap_sig_allocacmp_accu_V_2_load(17),
      C(40) => ap_sig_allocacmp_accu_V_2_load(17),
      C(39) => ap_sig_allocacmp_accu_V_2_load(17),
      C(38) => ap_sig_allocacmp_accu_V_2_load(17),
      C(37) => ap_sig_allocacmp_accu_V_2_load(17),
      C(36) => ap_sig_allocacmp_accu_V_2_load(17),
      C(35) => ap_sig_allocacmp_accu_V_2_load(17),
      C(34) => ap_sig_allocacmp_accu_V_2_load(17),
      C(33) => ap_sig_allocacmp_accu_V_2_load(17),
      C(32) => ap_sig_allocacmp_accu_V_2_load(17),
      C(31) => ap_sig_allocacmp_accu_V_2_load(17),
      C(30) => ap_sig_allocacmp_accu_V_2_load(17),
      C(29) => ap_sig_allocacmp_accu_V_2_load(17),
      C(28) => ap_sig_allocacmp_accu_V_2_load(17),
      C(27) => ap_sig_allocacmp_accu_V_2_load(17),
      C(26) => ap_sig_allocacmp_accu_V_2_load(17),
      C(25) => ap_sig_allocacmp_accu_V_2_load(17),
      C(24) => ap_sig_allocacmp_accu_V_2_load(17),
      C(23) => ap_sig_allocacmp_accu_V_2_load(17),
      C(22) => ap_sig_allocacmp_accu_V_2_load(17),
      C(21) => ap_sig_allocacmp_accu_V_2_load(17),
      C(20) => ap_sig_allocacmp_accu_V_2_load(17),
      C(19) => ap_sig_allocacmp_accu_V_2_load(17),
      C(18) => ap_sig_allocacmp_accu_V_2_load(17),
      C(17 downto 0) => ap_sig_allocacmp_accu_V_2_load(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm1152_out,
      CEA2 => grp_fu_3630_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm1152_out,
      CEB2 => grp_fu_3630_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3630_ce,
      CEP => grp_fu_3630_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_2_load(8)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_2_load(7)
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_2_load(6)
    );
\p_reg_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_2_load(5)
    );
\p_reg_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_2_load(4)
    );
\p_reg_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_2_load(3)
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_2_load(2)
    );
\p_reg_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_2_load(1)
    );
\p_reg_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_2_load(0)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(17),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(17),
      O => ap_sig_allocacmp_accu_V_2_load(17)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_2_load(16)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_2_load(15)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_2_load(14)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_2_load(13)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_2_load(12)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_2_load(11)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_2_load(10)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_2_load(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_1_fu_398_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_1_fu_398_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \accu_V_1_fu_398[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[17]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[17]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_398_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_1_load : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_1_fu_398_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_V_1_fu_398_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_2\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_1_fu_398[11]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_1_fu_398[3]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_6\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_7\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_1_fu_398[7]_i_9\ : label is "lutpair15";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_398_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_398_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_398_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_398_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_398_reg[7]_i_1\ : label is 35;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
\accu_V_1_fu_398[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_1_fu_398_reg[15]\(10),
      I2 => \accu_V_1_fu_398_reg[15]_0\(10),
      O => \accu_V_1_fu_398[11]_i_2_n_3\
    );
\accu_V_1_fu_398[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_1_fu_398_reg[15]\(9),
      I2 => \accu_V_1_fu_398_reg[15]_0\(9),
      O => \accu_V_1_fu_398[11]_i_3_n_3\
    );
\accu_V_1_fu_398[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_1_fu_398_reg[15]\(8),
      I2 => \accu_V_1_fu_398_reg[15]_0\(8),
      O => \accu_V_1_fu_398[11]_i_4_n_3\
    );
\accu_V_1_fu_398[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_1_fu_398_reg[15]\(7),
      I2 => \accu_V_1_fu_398_reg[15]_0\(7),
      O => \accu_V_1_fu_398[11]_i_5_n_3\
    );
\accu_V_1_fu_398[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_1_fu_398[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_1_fu_398_reg[15]\(11),
      I3 => \accu_V_1_fu_398_reg[15]_0\(11),
      O => \accu_V_1_fu_398[11]_i_6_n_3\
    );
\accu_V_1_fu_398[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_1_fu_398_reg[15]\(10),
      I2 => \accu_V_1_fu_398_reg[15]_0\(10),
      I3 => \accu_V_1_fu_398[11]_i_3_n_3\,
      O => \accu_V_1_fu_398[11]_i_7_n_3\
    );
\accu_V_1_fu_398[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_1_fu_398_reg[15]\(9),
      I2 => \accu_V_1_fu_398_reg[15]_0\(9),
      I3 => \accu_V_1_fu_398[11]_i_4_n_3\,
      O => \accu_V_1_fu_398[11]_i_8_n_3\
    );
\accu_V_1_fu_398[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_1_fu_398_reg[15]\(8),
      I2 => \accu_V_1_fu_398_reg[15]_0\(8),
      I3 => \accu_V_1_fu_398[11]_i_5_n_3\,
      O => \accu_V_1_fu_398[11]_i_9_n_3\
    );
\accu_V_1_fu_398[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_1_fu_398_reg[15]\(13),
      I2 => \accu_V_1_fu_398_reg[15]_0\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_1_fu_398[15]_i_2_n_3\
    );
\accu_V_1_fu_398[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_1_fu_398_reg[15]\(12),
      I1 => \accu_V_1_fu_398_reg[15]_0\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_1_fu_398[15]_i_3_n_3\
    );
\accu_V_1_fu_398[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_1_fu_398_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_1_fu_398_reg[15]\(12),
      O => \accu_V_1_fu_398[15]_i_4_n_3\
    );
\accu_V_1_fu_398[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_1_fu_398[15]_i_5_n_3\
    );
\accu_V_1_fu_398[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_1_fu_398_reg[15]_0\(12),
      I2 => \accu_V_1_fu_398_reg[15]\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_1_fu_398[15]_i_6_n_3\
    );
\accu_V_1_fu_398[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_1_fu_398[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_1_fu_398_reg[15]\(13),
      I3 => \accu_V_1_fu_398_reg[15]_0\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_1_fu_398[15]_i_7_n_3\
    );
\accu_V_1_fu_398[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_1_fu_398_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_1_fu_398_reg[15]_0\(12),
      I3 => \accu_V_1_fu_398_reg[15]_0\(11),
      I4 => \accu_V_1_fu_398_reg[15]\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_1_fu_398[15]_i_8_n_3\
    );
\accu_V_1_fu_398[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => p_reg_reg_n_91,
      O => \accu_V_1_fu_398[17]_i_2_n_3\
    );
\accu_V_1_fu_398[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_1_fu_398[17]_i_3_n_3\
    );
\accu_V_1_fu_398[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_1_fu_398_reg[15]\(2),
      I2 => \accu_V_1_fu_398_reg[15]_0\(2),
      O => \accu_V_1_fu_398[3]_i_2_n_3\
    );
\accu_V_1_fu_398[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_1_fu_398_reg[15]\(1),
      I2 => \accu_V_1_fu_398_reg[15]_0\(1),
      O => \accu_V_1_fu_398[3]_i_3_n_3\
    );
\accu_V_1_fu_398[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_1_fu_398_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_1_fu_398_reg[15]_0\(0),
      O => \accu_V_1_fu_398[3]_i_4_n_3\
    );
\accu_V_1_fu_398[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_1_fu_398_reg[15]\(3),
      I2 => \accu_V_1_fu_398_reg[15]_0\(3),
      I3 => \accu_V_1_fu_398[3]_i_2_n_3\,
      O => \accu_V_1_fu_398[3]_i_5_n_3\
    );
\accu_V_1_fu_398[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_1_fu_398_reg[15]\(2),
      I2 => \accu_V_1_fu_398_reg[15]_0\(2),
      I3 => \accu_V_1_fu_398[3]_i_3_n_3\,
      O => \accu_V_1_fu_398[3]_i_6_n_3\
    );
\accu_V_1_fu_398[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_1_fu_398_reg[15]\(1),
      I2 => \accu_V_1_fu_398_reg[15]_0\(1),
      I3 => \accu_V_1_fu_398[3]_i_4_n_3\,
      O => \accu_V_1_fu_398[3]_i_7_n_3\
    );
\accu_V_1_fu_398[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_1_fu_398_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_1_fu_398_reg[15]_0\(0),
      O => \accu_V_1_fu_398[3]_i_8_n_3\
    );
\accu_V_1_fu_398[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_1_fu_398_reg[15]\(6),
      I2 => \accu_V_1_fu_398_reg[15]_0\(6),
      O => \accu_V_1_fu_398[7]_i_2_n_3\
    );
\accu_V_1_fu_398[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_1_fu_398_reg[15]\(5),
      I2 => \accu_V_1_fu_398_reg[15]_0\(5),
      O => \accu_V_1_fu_398[7]_i_3_n_3\
    );
\accu_V_1_fu_398[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_1_fu_398_reg[15]\(4),
      I2 => \accu_V_1_fu_398_reg[15]_0\(4),
      O => \accu_V_1_fu_398[7]_i_4_n_3\
    );
\accu_V_1_fu_398[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_1_fu_398_reg[15]\(3),
      I2 => \accu_V_1_fu_398_reg[15]_0\(3),
      O => \accu_V_1_fu_398[7]_i_5_n_3\
    );
\accu_V_1_fu_398[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_1_fu_398_reg[15]\(7),
      I2 => \accu_V_1_fu_398_reg[15]_0\(7),
      I3 => \accu_V_1_fu_398[7]_i_2_n_3\,
      O => \accu_V_1_fu_398[7]_i_6_n_3\
    );
\accu_V_1_fu_398[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_1_fu_398_reg[15]\(6),
      I2 => \accu_V_1_fu_398_reg[15]_0\(6),
      I3 => \accu_V_1_fu_398[7]_i_3_n_3\,
      O => \accu_V_1_fu_398[7]_i_7_n_3\
    );
\accu_V_1_fu_398[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_1_fu_398_reg[15]\(5),
      I2 => \accu_V_1_fu_398_reg[15]_0\(5),
      I3 => \accu_V_1_fu_398[7]_i_4_n_3\,
      O => \accu_V_1_fu_398[7]_i_8_n_3\
    );
\accu_V_1_fu_398[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_1_fu_398_reg[15]\(4),
      I2 => \accu_V_1_fu_398_reg[15]_0\(4),
      I3 => \accu_V_1_fu_398[7]_i_5_n_3\,
      O => \accu_V_1_fu_398[7]_i_9_n_3\
    );
\accu_V_1_fu_398_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_398_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_398_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_398_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_398_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_398_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_398[11]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_398[11]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_398[11]_i_4_n_3\,
      DI(0) => \accu_V_1_fu_398[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_1_fu_398[11]_i_6_n_3\,
      S(2) => \accu_V_1_fu_398[11]_i_7_n_3\,
      S(1) => \accu_V_1_fu_398[11]_i_8_n_3\,
      S(0) => \accu_V_1_fu_398[11]_i_9_n_3\
    );
\accu_V_1_fu_398_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_398_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_398_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_398_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_398_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_398_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_1_fu_398[15]_i_2_n_3\,
      DI(1) => \accu_V_1_fu_398[15]_i_3_n_3\,
      DI(0) => \accu_V_1_fu_398[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_1_fu_398[15]_i_5_n_3\,
      S(2) => \accu_V_1_fu_398[15]_i_6_n_3\,
      S(1) => \accu_V_1_fu_398[15]_i_7_n_3\,
      S(0) => \accu_V_1_fu_398[15]_i_8_n_3\
    );
\accu_V_1_fu_398_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_398_reg[15]_i_1_n_3\,
      CO(3 downto 1) => \NLW_accu_V_1_fu_398_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_V_1_fu_398_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_reg_reg_n_93,
      O(3 downto 2) => \NLW_accu_V_1_fu_398_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \accu_V_1_fu_398[17]_i_2_n_3\,
      S(0) => \accu_V_1_fu_398[17]_i_3_n_3\
    );
\accu_V_1_fu_398_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_1_fu_398_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_398_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_398_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_398_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_398[3]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_398[3]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_398[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_1_fu_398[3]_i_5_n_3\,
      S(2) => \accu_V_1_fu_398[3]_i_6_n_3\,
      S(1) => \accu_V_1_fu_398[3]_i_7_n_3\,
      S(0) => \accu_V_1_fu_398[3]_i_8_n_3\
    );
\accu_V_1_fu_398_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_398_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_398_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_398_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_398_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_398_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_398[7]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_398[7]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_398[7]_i_4_n_3\,
      DI(0) => \accu_V_1_fu_398[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_1_fu_398[7]_i_6_n_3\,
      S(2) => \accu_V_1_fu_398[7]_i_7_n_3\,
      S(1) => \accu_V_1_fu_398[7]_i_8_n_3\,
      S(0) => \accu_V_1_fu_398[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_1_load(17),
      C(46) => ap_sig_allocacmp_accu_V_1_load(17),
      C(45) => ap_sig_allocacmp_accu_V_1_load(17),
      C(44) => ap_sig_allocacmp_accu_V_1_load(17),
      C(43) => ap_sig_allocacmp_accu_V_1_load(17),
      C(42) => ap_sig_allocacmp_accu_V_1_load(17),
      C(41) => ap_sig_allocacmp_accu_V_1_load(17),
      C(40) => ap_sig_allocacmp_accu_V_1_load(17),
      C(39) => ap_sig_allocacmp_accu_V_1_load(17),
      C(38) => ap_sig_allocacmp_accu_V_1_load(17),
      C(37) => ap_sig_allocacmp_accu_V_1_load(17),
      C(36) => ap_sig_allocacmp_accu_V_1_load(17),
      C(35) => ap_sig_allocacmp_accu_V_1_load(17),
      C(34) => ap_sig_allocacmp_accu_V_1_load(17),
      C(33) => ap_sig_allocacmp_accu_V_1_load(17),
      C(32) => ap_sig_allocacmp_accu_V_1_load(17),
      C(31) => ap_sig_allocacmp_accu_V_1_load(17),
      C(30) => ap_sig_allocacmp_accu_V_1_load(17),
      C(29) => ap_sig_allocacmp_accu_V_1_load(17),
      C(28) => ap_sig_allocacmp_accu_V_1_load(17),
      C(27) => ap_sig_allocacmp_accu_V_1_load(17),
      C(26) => ap_sig_allocacmp_accu_V_1_load(17),
      C(25) => ap_sig_allocacmp_accu_V_1_load(17),
      C(24) => ap_sig_allocacmp_accu_V_1_load(17),
      C(23) => ap_sig_allocacmp_accu_V_1_load(17),
      C(22) => ap_sig_allocacmp_accu_V_1_load(17),
      C(21) => ap_sig_allocacmp_accu_V_1_load(17),
      C(20) => ap_sig_allocacmp_accu_V_1_load(17),
      C(19) => ap_sig_allocacmp_accu_V_1_load(17),
      C(18) => ap_sig_allocacmp_accu_V_1_load(17),
      C(17 downto 0) => ap_sig_allocacmp_accu_V_1_load(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm1152_out,
      CEA2 => grp_fu_3630_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm1152_out,
      CEB2 => grp_fu_3630_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3630_ce,
      CEP => grp_fu_3630_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_1_load(8)
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_1_load(7)
    );
\p_reg_reg_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_1_load(6)
    );
\p_reg_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_1_load(5)
    );
\p_reg_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_1_load(4)
    );
\p_reg_reg_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_1_load(3)
    );
\p_reg_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_1_load(2)
    );
\p_reg_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_1_load(1)
    );
\p_reg_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_1_load(0)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(17),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(17),
      O => ap_sig_allocacmp_accu_V_1_load(17)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_1_load(16)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_1_load(15)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_1_load(14)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_1_load(13)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_1_load(12)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_1_load(11)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_1_load(10)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_1_load(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_8_reg_4840_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_8_reg_4840_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    icmp_ln272_reg_4130_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^opmode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \accu_V_8_reg_4840[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[17]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[17]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4840_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_load : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_8_reg_4840_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_V_8_reg_4840_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_8_reg_4840[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_8_reg_4840[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_8_reg_4840[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4840_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4840_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4840_reg[17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4840_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4840_reg[7]_i_1\ : label is 35;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  OPMODE(0) <= \^opmode\(0);
\accu_V_8_reg_4840[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_8_reg_4840_reg[15]\(10),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(10),
      O => \accu_V_8_reg_4840[11]_i_2_n_3\
    );
\accu_V_8_reg_4840[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_8_reg_4840_reg[15]\(9),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(9),
      O => \accu_V_8_reg_4840[11]_i_3_n_3\
    );
\accu_V_8_reg_4840[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_8_reg_4840_reg[15]\(8),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(8),
      O => \accu_V_8_reg_4840[11]_i_4_n_3\
    );
\accu_V_8_reg_4840[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_8_reg_4840_reg[15]\(7),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(7),
      O => \accu_V_8_reg_4840[11]_i_5_n_3\
    );
\accu_V_8_reg_4840[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_8_reg_4840[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_8_reg_4840_reg[15]\(11),
      I3 => \accu_V_8_reg_4840_reg[15]_0\(11),
      O => \accu_V_8_reg_4840[11]_i_6_n_3\
    );
\accu_V_8_reg_4840[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_8_reg_4840_reg[15]\(10),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(10),
      I3 => \accu_V_8_reg_4840[11]_i_3_n_3\,
      O => \accu_V_8_reg_4840[11]_i_7_n_3\
    );
\accu_V_8_reg_4840[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_8_reg_4840_reg[15]\(9),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(9),
      I3 => \accu_V_8_reg_4840[11]_i_4_n_3\,
      O => \accu_V_8_reg_4840[11]_i_8_n_3\
    );
\accu_V_8_reg_4840[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_8_reg_4840_reg[15]\(8),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(8),
      I3 => \accu_V_8_reg_4840[11]_i_5_n_3\,
      O => \accu_V_8_reg_4840[11]_i_9_n_3\
    );
\accu_V_8_reg_4840[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_8_reg_4840_reg[15]\(13),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4840[15]_i_2_n_3\
    );
\accu_V_8_reg_4840[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_8_reg_4840_reg[15]\(12),
      I1 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4840[15]_i_3_n_3\
    );
\accu_V_8_reg_4840[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_8_reg_4840_reg[15]\(12),
      O => \accu_V_8_reg_4840[15]_i_4_n_3\
    );
\accu_V_8_reg_4840[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_8_reg_4840[15]_i_5_n_3\
    );
\accu_V_8_reg_4840[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I2 => \accu_V_8_reg_4840_reg[15]\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_8_reg_4840[15]_i_6_n_3\
    );
\accu_V_8_reg_4840[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_8_reg_4840[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_8_reg_4840_reg[15]\(13),
      I3 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4840[15]_i_7_n_3\
    );
\accu_V_8_reg_4840[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_8_reg_4840_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_8_reg_4840_reg[15]_0\(12),
      I3 => \accu_V_8_reg_4840_reg[15]_0\(11),
      I4 => \accu_V_8_reg_4840_reg[15]\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_8_reg_4840[15]_i_8_n_3\
    );
\accu_V_8_reg_4840[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => p_reg_reg_n_91,
      O => \accu_V_8_reg_4840[17]_i_4_n_3\
    );
\accu_V_8_reg_4840[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_8_reg_4840[17]_i_5_n_3\
    );
\accu_V_8_reg_4840[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_8_reg_4840_reg[15]\(2),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(2),
      O => \accu_V_8_reg_4840[3]_i_2_n_3\
    );
\accu_V_8_reg_4840[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_8_reg_4840_reg[15]\(1),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(1),
      O => \accu_V_8_reg_4840[3]_i_3_n_3\
    );
\accu_V_8_reg_4840[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_8_reg_4840_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_8_reg_4840_reg[15]_0\(0),
      O => \accu_V_8_reg_4840[3]_i_4_n_3\
    );
\accu_V_8_reg_4840[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_8_reg_4840_reg[15]\(3),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(3),
      I3 => \accu_V_8_reg_4840[3]_i_2_n_3\,
      O => \accu_V_8_reg_4840[3]_i_5_n_3\
    );
\accu_V_8_reg_4840[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_8_reg_4840_reg[15]\(2),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(2),
      I3 => \accu_V_8_reg_4840[3]_i_3_n_3\,
      O => \accu_V_8_reg_4840[3]_i_6_n_3\
    );
\accu_V_8_reg_4840[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_8_reg_4840_reg[15]\(1),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(1),
      I3 => \accu_V_8_reg_4840[3]_i_4_n_3\,
      O => \accu_V_8_reg_4840[3]_i_7_n_3\
    );
\accu_V_8_reg_4840[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_8_reg_4840_reg[15]\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_8_reg_4840_reg[15]_0\(0),
      O => \accu_V_8_reg_4840[3]_i_8_n_3\
    );
\accu_V_8_reg_4840[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_8_reg_4840_reg[15]\(6),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(6),
      O => \accu_V_8_reg_4840[7]_i_2_n_3\
    );
\accu_V_8_reg_4840[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_8_reg_4840_reg[15]\(5),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(5),
      O => \accu_V_8_reg_4840[7]_i_3_n_3\
    );
\accu_V_8_reg_4840[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_8_reg_4840_reg[15]\(4),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(4),
      O => \accu_V_8_reg_4840[7]_i_4_n_3\
    );
\accu_V_8_reg_4840[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_8_reg_4840_reg[15]\(3),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(3),
      O => \accu_V_8_reg_4840[7]_i_5_n_3\
    );
\accu_V_8_reg_4840[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_8_reg_4840_reg[15]\(7),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(7),
      I3 => \accu_V_8_reg_4840[7]_i_2_n_3\,
      O => \accu_V_8_reg_4840[7]_i_6_n_3\
    );
\accu_V_8_reg_4840[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_8_reg_4840_reg[15]\(6),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(6),
      I3 => \accu_V_8_reg_4840[7]_i_3_n_3\,
      O => \accu_V_8_reg_4840[7]_i_7_n_3\
    );
\accu_V_8_reg_4840[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_8_reg_4840_reg[15]\(5),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(5),
      I3 => \accu_V_8_reg_4840[7]_i_4_n_3\,
      O => \accu_V_8_reg_4840[7]_i_8_n_3\
    );
\accu_V_8_reg_4840[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_8_reg_4840_reg[15]\(4),
      I2 => \accu_V_8_reg_4840_reg[15]_0\(4),
      I3 => \accu_V_8_reg_4840[7]_i_5_n_3\,
      O => \accu_V_8_reg_4840[7]_i_9_n_3\
    );
\accu_V_8_reg_4840_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4840_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4840_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4840_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4840_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4840_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4840[11]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4840[11]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4840[11]_i_4_n_3\,
      DI(0) => \accu_V_8_reg_4840[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_8_reg_4840[11]_i_6_n_3\,
      S(2) => \accu_V_8_reg_4840[11]_i_7_n_3\,
      S(1) => \accu_V_8_reg_4840[11]_i_8_n_3\,
      S(0) => \accu_V_8_reg_4840[11]_i_9_n_3\
    );
\accu_V_8_reg_4840_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4840_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4840_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4840_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4840_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4840_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_8_reg_4840[15]_i_2_n_3\,
      DI(1) => \accu_V_8_reg_4840[15]_i_3_n_3\,
      DI(0) => \accu_V_8_reg_4840[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_8_reg_4840[15]_i_5_n_3\,
      S(2) => \accu_V_8_reg_4840[15]_i_6_n_3\,
      S(1) => \accu_V_8_reg_4840[15]_i_7_n_3\,
      S(0) => \accu_V_8_reg_4840[15]_i_8_n_3\
    );
\accu_V_8_reg_4840_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4840_reg[15]_i_1_n_3\,
      CO(3 downto 1) => \NLW_accu_V_8_reg_4840_reg[17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_V_8_reg_4840_reg[17]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_reg_reg_n_93,
      O(3 downto 2) => \NLW_accu_V_8_reg_4840_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \accu_V_8_reg_4840[17]_i_4_n_3\,
      S(0) => \accu_V_8_reg_4840[17]_i_5_n_3\
    );
\accu_V_8_reg_4840_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_8_reg_4840_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4840_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4840_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4840_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4840[3]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4840[3]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4840[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_8_reg_4840[3]_i_5_n_3\,
      S(2) => \accu_V_8_reg_4840[3]_i_6_n_3\,
      S(1) => \accu_V_8_reg_4840[3]_i_7_n_3\,
      S(0) => \accu_V_8_reg_4840[3]_i_8_n_3\
    );
\accu_V_8_reg_4840_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4840_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4840_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4840_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4840_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4840_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4840[7]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4840[7]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4840[7]_i_4_n_3\,
      DI(0) => \accu_V_8_reg_4840[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_8_reg_4840[7]_i_6_n_3\,
      S(2) => \accu_V_8_reg_4840[7]_i_7_n_3\,
      S(1) => \accu_V_8_reg_4840[7]_i_8_n_3\,
      S(0) => \accu_V_8_reg_4840[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_load(17),
      C(46) => ap_sig_allocacmp_accu_V_load(17),
      C(45) => ap_sig_allocacmp_accu_V_load(17),
      C(44) => ap_sig_allocacmp_accu_V_load(17),
      C(43) => ap_sig_allocacmp_accu_V_load(17),
      C(42) => ap_sig_allocacmp_accu_V_load(17),
      C(41) => ap_sig_allocacmp_accu_V_load(17),
      C(40) => ap_sig_allocacmp_accu_V_load(17),
      C(39) => ap_sig_allocacmp_accu_V_load(17),
      C(38) => ap_sig_allocacmp_accu_V_load(17),
      C(37) => ap_sig_allocacmp_accu_V_load(17),
      C(36) => ap_sig_allocacmp_accu_V_load(17),
      C(35) => ap_sig_allocacmp_accu_V_load(17),
      C(34) => ap_sig_allocacmp_accu_V_load(17),
      C(33) => ap_sig_allocacmp_accu_V_load(17),
      C(32) => ap_sig_allocacmp_accu_V_load(17),
      C(31) => ap_sig_allocacmp_accu_V_load(17),
      C(30) => ap_sig_allocacmp_accu_V_load(17),
      C(29) => ap_sig_allocacmp_accu_V_load(17),
      C(28) => ap_sig_allocacmp_accu_V_load(17),
      C(27) => ap_sig_allocacmp_accu_V_load(17),
      C(26) => ap_sig_allocacmp_accu_V_load(17),
      C(25) => ap_sig_allocacmp_accu_V_load(17),
      C(24) => ap_sig_allocacmp_accu_V_load(17),
      C(23) => ap_sig_allocacmp_accu_V_load(17),
      C(22) => ap_sig_allocacmp_accu_V_load(17),
      C(21) => ap_sig_allocacmp_accu_V_load(17),
      C(20) => ap_sig_allocacmp_accu_V_load(17),
      C(19) => ap_sig_allocacmp_accu_V_load(17),
      C(18) => ap_sig_allocacmp_accu_V_load(17),
      C(17 downto 0) => ap_sig_allocacmp_accu_V_load(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm1152_out,
      CEA2 => grp_fu_3630_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm1152_out,
      CEB2 => grp_fu_3630_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3630_ce,
      CEP => grp_fu_3630_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => \^opmode\(0),
      OPMODE(4) => \^opmode\(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_load(9)
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_load(8)
    );
\p_reg_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_load(7)
    );
\p_reg_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_load(6)
    );
\p_reg_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_load(5)
    );
\p_reg_reg_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_load(4)
    );
\p_reg_reg_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_load(3)
    );
\p_reg_reg_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_load(2)
    );
\p_reg_reg_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_load(1)
    );
\p_reg_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_load(0)
    );
\p_reg_reg_i_20__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln272_reg_4130_pp0_iter4_reg,
      O => \^opmode\(0)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(17),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(17),
      O => ap_sig_allocacmp_accu_V_load(17)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_load(16)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_load(15)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_load(14)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_load(13)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_load(12)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_load(11)
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_load(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter3_fsm1152_out : out STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    dout_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21 is
  signal \^ap_ns_iter3_fsm1152_out\ : STD_LOGIC;
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ap_NS_iter3_fsm1152_out <= \^ap_ns_iter3_fsm1152_out\;
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => \^ap_ns_iter3_fsm1152_out\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => \^ap_ns_iter3_fsm1152_out\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
\icmp_ln249_reg_4053_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => dout_2(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter3_fsm1152_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    r_V_1_reg_43350 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31 : entity is "MVAU_hls_7_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm1153_out,
      CEA2 => ap_NS_iter3_fsm1152_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_43350,
      CEB2 => ap_NS_iter3_fsm1152_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 2 downto 0 );
    A : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \B_V_data_1_payload_B_reg[26]_1\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    i_fu_390 : in STD_LOGIC;
    tmp_fu_1354_p58 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both : entity is "MVAU_hls_7_regslice_both";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \B_V_data_1_payload_A[26]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[24]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[25]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_410[9]_i_1\ : label is "soft_lutpair49";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[26]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2FFF2F"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(10),
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(11),
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(15),
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(16),
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(17),
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(18),
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(19),
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(20),
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(21),
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(22),
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(23),
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(3),
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(4),
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(5),
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(6),
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(7),
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(8),
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => tmp_fu_1354_p58(9),
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\inputBuf_V_fu_410[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(0)
    );
\inputBuf_V_fu_410[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(10)
    );
\inputBuf_V_fu_410[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(11)
    );
\inputBuf_V_fu_410[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(12)
    );
\inputBuf_V_fu_410[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(13)
    );
\inputBuf_V_fu_410[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(14)
    );
\inputBuf_V_fu_410[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(15)
    );
\inputBuf_V_fu_410[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(16)
    );
\inputBuf_V_fu_410[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(17)
    );
\inputBuf_V_fu_410[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(18)
    );
\inputBuf_V_fu_410[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(19)
    );
\inputBuf_V_fu_410[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(1)
    );
\inputBuf_V_fu_410[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(20)
    );
\inputBuf_V_fu_410[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(21)
    );
\inputBuf_V_fu_410[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(22)
    );
\inputBuf_V_fu_410[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(23)
    );
\inputBuf_V_fu_410[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(24)
    );
\inputBuf_V_fu_410[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(25)
    );
\inputBuf_V_fu_410[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(26)
    );
\inputBuf_V_fu_410[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(2)
    );
\inputBuf_V_fu_410[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(3)
    );
\inputBuf_V_fu_410[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(4)
    );
\inputBuf_V_fu_410[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(5)
    );
\inputBuf_V_fu_410[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(6)
    );
\inputBuf_V_fu_410[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(7)
    );
\inputBuf_V_fu_410[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(8)
    );
\inputBuf_V_fu_410[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_1\(9)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(2),
      O => B(2)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(14),
      O => A(2)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(25),
      O => \B_V_data_1_payload_B_reg[26]_0\(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(13),
      O => A(1)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(24),
      O => \B_V_data_1_payload_B_reg[26]_0\(0)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(12),
      O => A(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(1),
      O => B(1)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(0),
      O => B(0)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      I3 => p_reg_reg,
      I4 => i_fu_390,
      I5 => tmp_fu_1354_p58(26),
      O => \B_V_data_1_payload_B_reg[26]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    weights_V_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 287 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    i_fu_390 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0\ : entity is "MVAU_hls_7_regslice_both";
end \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0\;

architecture STRUCTURE of \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[287]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_4193[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_4198[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_4208[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_4213[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_4218[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_4233[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_4238[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_4243[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_4253[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_4258[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_4263[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_4278[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_4283[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_4288[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_4298[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_4303[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_4308[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_4143[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_4148[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_4153[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_4163[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_4168[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_4173[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_4188[7]_i_1\ : label is "soft_lutpair91";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[287]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[287]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_A_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_A_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_A_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_A_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_A_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_A_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_A_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_A_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_A_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_A_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_A_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_A_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_A_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_A_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_A_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_A_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_A_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_A_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_A_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_A_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_A_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_A_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_A_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_A_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_A_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_A_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_A_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_A_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_A_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_A_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_A_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_A_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[287]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_B_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_B_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_B_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_B_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_B_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_B_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_B_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_B_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_B_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_B_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_B_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_B_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_B_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_B_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_B_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_B_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_B_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_B_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_B_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_B_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_B_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_B_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_B_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_B_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_B_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_B_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_B_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_B_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_B_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_B_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_B_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_B_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_390,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_390,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_rep_i_1_n_3
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => i_fu_390,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^weights_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_390,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => weights_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\local_temp_V_11_reg_4193[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(88)
    );
\local_temp_V_11_reg_4193[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(89)
    );
\local_temp_V_11_reg_4193[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(90)
    );
\local_temp_V_11_reg_4193[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(91)
    );
\local_temp_V_11_reg_4193[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(92)
    );
\local_temp_V_11_reg_4193[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(93)
    );
\local_temp_V_11_reg_4193[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(94)
    );
\local_temp_V_11_reg_4193[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(95)
    );
\local_temp_V_12_reg_4198[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(96)
    );
\local_temp_V_12_reg_4198[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(97)
    );
\local_temp_V_12_reg_4198[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(98)
    );
\local_temp_V_12_reg_4198[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(99)
    );
\local_temp_V_12_reg_4198[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(100)
    );
\local_temp_V_12_reg_4198[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(101)
    );
\local_temp_V_12_reg_4198[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(102)
    );
\local_temp_V_12_reg_4198[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(103)
    );
\local_temp_V_14_reg_4208[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(112)
    );
\local_temp_V_14_reg_4208[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(113)
    );
\local_temp_V_14_reg_4208[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(114)
    );
\local_temp_V_14_reg_4208[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(115)
    );
\local_temp_V_14_reg_4208[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(116)
    );
\local_temp_V_14_reg_4208[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(117)
    );
\local_temp_V_14_reg_4208[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(118)
    );
\local_temp_V_14_reg_4208[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(119)
    );
\local_temp_V_15_reg_4213[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(120)
    );
\local_temp_V_15_reg_4213[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(121)
    );
\local_temp_V_15_reg_4213[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(122)
    );
\local_temp_V_15_reg_4213[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(123)
    );
\local_temp_V_15_reg_4213[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(124)
    );
\local_temp_V_15_reg_4213[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(125)
    );
\local_temp_V_15_reg_4213[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(126)
    );
\local_temp_V_15_reg_4213[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(127)
    );
\local_temp_V_16_reg_4218[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(128)
    );
\local_temp_V_16_reg_4218[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(129)
    );
\local_temp_V_16_reg_4218[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(130)
    );
\local_temp_V_16_reg_4218[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(131)
    );
\local_temp_V_16_reg_4218[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(132)
    );
\local_temp_V_16_reg_4218[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(133)
    );
\local_temp_V_16_reg_4218[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(134)
    );
\local_temp_V_16_reg_4218[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(135)
    );
\local_temp_V_19_reg_4233[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(152)
    );
\local_temp_V_19_reg_4233[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(153)
    );
\local_temp_V_19_reg_4233[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(154)
    );
\local_temp_V_19_reg_4233[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(155)
    );
\local_temp_V_19_reg_4233[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(156)
    );
\local_temp_V_19_reg_4233[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(157)
    );
\local_temp_V_19_reg_4233[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(158)
    );
\local_temp_V_19_reg_4233[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(159)
    );
\local_temp_V_20_reg_4238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(160)
    );
\local_temp_V_20_reg_4238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(161)
    );
\local_temp_V_20_reg_4238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(162)
    );
\local_temp_V_20_reg_4238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(163)
    );
\local_temp_V_20_reg_4238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(164)
    );
\local_temp_V_20_reg_4238[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(165)
    );
\local_temp_V_20_reg_4238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(166)
    );
\local_temp_V_20_reg_4238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(167)
    );
\local_temp_V_21_reg_4243[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(168)
    );
\local_temp_V_21_reg_4243[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(169)
    );
\local_temp_V_21_reg_4243[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(170)
    );
\local_temp_V_21_reg_4243[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(171)
    );
\local_temp_V_21_reg_4243[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(172)
    );
\local_temp_V_21_reg_4243[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(173)
    );
\local_temp_V_21_reg_4243[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(174)
    );
\local_temp_V_21_reg_4243[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(175)
    );
\local_temp_V_23_reg_4253[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(184)
    );
\local_temp_V_23_reg_4253[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(185)
    );
\local_temp_V_23_reg_4253[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(186)
    );
\local_temp_V_23_reg_4253[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(187)
    );
\local_temp_V_23_reg_4253[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(188)
    );
\local_temp_V_23_reg_4253[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(189)
    );
\local_temp_V_23_reg_4253[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(190)
    );
\local_temp_V_23_reg_4253[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(191)
    );
\local_temp_V_24_reg_4258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(192)
    );
\local_temp_V_24_reg_4258[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(193)
    );
\local_temp_V_24_reg_4258[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(194)
    );
\local_temp_V_24_reg_4258[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(195)
    );
\local_temp_V_24_reg_4258[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(196)
    );
\local_temp_V_24_reg_4258[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(197)
    );
\local_temp_V_24_reg_4258[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(198)
    );
\local_temp_V_24_reg_4258[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(199)
    );
\local_temp_V_25_reg_4263[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(200)
    );
\local_temp_V_25_reg_4263[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(201)
    );
\local_temp_V_25_reg_4263[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(202)
    );
\local_temp_V_25_reg_4263[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(203)
    );
\local_temp_V_25_reg_4263[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(204)
    );
\local_temp_V_25_reg_4263[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(205)
    );
\local_temp_V_25_reg_4263[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(206)
    );
\local_temp_V_25_reg_4263[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(207)
    );
\local_temp_V_28_reg_4278[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(224)
    );
\local_temp_V_28_reg_4278[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(225)
    );
\local_temp_V_28_reg_4278[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(226)
    );
\local_temp_V_28_reg_4278[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(227)
    );
\local_temp_V_28_reg_4278[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(228)
    );
\local_temp_V_28_reg_4278[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(229)
    );
\local_temp_V_28_reg_4278[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(230)
    );
\local_temp_V_28_reg_4278[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(231)
    );
\local_temp_V_29_reg_4283[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(232)
    );
\local_temp_V_29_reg_4283[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(233)
    );
\local_temp_V_29_reg_4283[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(234)
    );
\local_temp_V_29_reg_4283[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(235)
    );
\local_temp_V_29_reg_4283[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(236)
    );
\local_temp_V_29_reg_4283[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(237)
    );
\local_temp_V_29_reg_4283[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(238)
    );
\local_temp_V_29_reg_4283[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(239)
    );
\local_temp_V_30_reg_4288[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(240)
    );
\local_temp_V_30_reg_4288[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(241)
    );
\local_temp_V_30_reg_4288[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(242)
    );
\local_temp_V_30_reg_4288[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(243)
    );
\local_temp_V_30_reg_4288[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(244)
    );
\local_temp_V_30_reg_4288[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(245)
    );
\local_temp_V_30_reg_4288[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(246)
    );
\local_temp_V_30_reg_4288[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(247)
    );
\local_temp_V_32_reg_4298[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[256]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[256]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(256)
    );
\local_temp_V_32_reg_4298[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[257]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[257]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(257)
    );
\local_temp_V_32_reg_4298[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(258)
    );
\local_temp_V_32_reg_4298[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[259]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[259]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(259)
    );
\local_temp_V_32_reg_4298[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(260)
    );
\local_temp_V_32_reg_4298[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[261]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[261]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(261)
    );
\local_temp_V_32_reg_4298[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[262]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[262]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(262)
    );
\local_temp_V_32_reg_4298[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(263)
    );
\local_temp_V_33_reg_4303[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[264]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[264]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(264)
    );
\local_temp_V_33_reg_4303[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(265)
    );
\local_temp_V_33_reg_4303[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[266]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[266]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(266)
    );
\local_temp_V_33_reg_4303[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(267)
    );
\local_temp_V_33_reg_4303[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[268]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[268]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(268)
    );
\local_temp_V_33_reg_4303[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[269]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[269]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(269)
    );
\local_temp_V_33_reg_4303[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(270)
    );
\local_temp_V_33_reg_4303[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[271]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[271]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(271)
    );
\local_temp_V_34_reg_4308[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[272]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[272]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(272)
    );
\local_temp_V_34_reg_4308[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[273]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[273]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(273)
    );
\local_temp_V_34_reg_4308[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(274)
    );
\local_temp_V_34_reg_4308[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[275]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[275]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(275)
    );
\local_temp_V_34_reg_4308[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(276)
    );
\local_temp_V_34_reg_4308[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[277]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[277]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(277)
    );
\local_temp_V_34_reg_4308[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[278]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[278]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(278)
    );
\local_temp_V_34_reg_4308[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(279)
    );
\local_temp_V_37_reg_4143[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(8)
    );
\local_temp_V_37_reg_4143[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(9)
    );
\local_temp_V_37_reg_4143[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(10)
    );
\local_temp_V_37_reg_4143[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(11)
    );
\local_temp_V_37_reg_4143[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(12)
    );
\local_temp_V_37_reg_4143[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(13)
    );
\local_temp_V_37_reg_4143[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(14)
    );
\local_temp_V_37_reg_4143[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(15)
    );
\local_temp_V_38_reg_4148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(16)
    );
\local_temp_V_38_reg_4148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(17)
    );
\local_temp_V_38_reg_4148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(18)
    );
\local_temp_V_38_reg_4148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(19)
    );
\local_temp_V_38_reg_4148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(20)
    );
\local_temp_V_38_reg_4148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(21)
    );
\local_temp_V_38_reg_4148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(22)
    );
\local_temp_V_38_reg_4148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(23)
    );
\local_temp_V_39_reg_4153[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(24)
    );
\local_temp_V_39_reg_4153[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(25)
    );
\local_temp_V_39_reg_4153[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(26)
    );
\local_temp_V_39_reg_4153[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(27)
    );
\local_temp_V_39_reg_4153[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(28)
    );
\local_temp_V_39_reg_4153[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(29)
    );
\local_temp_V_39_reg_4153[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(30)
    );
\local_temp_V_39_reg_4153[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(31)
    );
\local_temp_V_41_reg_4163[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(40)
    );
\local_temp_V_41_reg_4163[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(41)
    );
\local_temp_V_41_reg_4163[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(42)
    );
\local_temp_V_41_reg_4163[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(43)
    );
\local_temp_V_41_reg_4163[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(44)
    );
\local_temp_V_41_reg_4163[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(45)
    );
\local_temp_V_41_reg_4163[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(46)
    );
\local_temp_V_41_reg_4163[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(47)
    );
\local_temp_V_42_reg_4168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(48)
    );
\local_temp_V_42_reg_4168[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(49)
    );
\local_temp_V_42_reg_4168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(50)
    );
\local_temp_V_42_reg_4168[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(51)
    );
\local_temp_V_42_reg_4168[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(52)
    );
\local_temp_V_42_reg_4168[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(53)
    );
\local_temp_V_42_reg_4168[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(54)
    );
\local_temp_V_42_reg_4168[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(55)
    );
\local_temp_V_43_reg_4173[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(56)
    );
\local_temp_V_43_reg_4173[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(57)
    );
\local_temp_V_43_reg_4173[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(58)
    );
\local_temp_V_43_reg_4173[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(59)
    );
\local_temp_V_43_reg_4173[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(60)
    );
\local_temp_V_43_reg_4173[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(61)
    );
\local_temp_V_43_reg_4173[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(62)
    );
\local_temp_V_43_reg_4173[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(63)
    );
\local_temp_V_9_reg_4188[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(80)
    );
\local_temp_V_9_reg_4188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(81)
    );
\local_temp_V_9_reg_4188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(82)
    );
\local_temp_V_9_reg_4188[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(83)
    );
\local_temp_V_9_reg_4188[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(84)
    );
\local_temp_V_9_reg_4188[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(85)
    );
\local_temp_V_9_reg_4188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(86)
    );
\local_temp_V_9_reg_4188[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(87)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(71)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(79)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(111)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(143)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(151)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(183)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(215)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(223)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(255)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[287]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[287]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(287)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(39)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(70)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(78)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(110)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(142)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(150)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(182)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(214)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(222)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(254)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(286)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(38)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(69)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(77)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(109)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(141)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(149)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(181)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(213)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(221)
    );
\p_reg_reg_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(253)
    );
\p_reg_reg_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[285]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[285]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(285)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(7)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(37)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(68)
    );
\p_reg_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[284]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[284]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(284)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(76)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(108)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(140)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(148)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(180)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(212)
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(220)
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(252)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(6)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(36)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(67)
    );
\p_reg_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(283)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(75)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(107)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(139)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(147)
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(179)
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(211)
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(219)
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(251)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(5)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(35)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(66)
    );
\p_reg_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[282]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[282]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(282)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(74)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(106)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(138)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(146)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(178)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(210)
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(218)
    );
\p_reg_reg_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(250)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(4)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(34)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(65)
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(281)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(73)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(105)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(137)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(145)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(177)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(209)
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(217)
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(249)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(3)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(33)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(64)
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[280]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[280]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(280)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(72)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(104)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(136)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(144)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(176)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(208)
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(216)
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(248)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(2)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1\ : entity is "MVAU_hls_7_regslice_both";
end \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1\;

architecture STRUCTURE of \finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair63";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[11]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_B_reg[11]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_B_reg[11]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_B_reg[11]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_B_reg[11]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[11]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[11]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[11]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[11]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      I3 => \^out_v_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_fu_3458_ce : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_390_reg[5]\ : out STD_LOGIC;
    \i_fu_390_reg[17]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_4318[0]_i_10\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_1\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_10_2\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_1\ : in STD_LOGIC;
    \icmp_ln290_reg_4318[0]_i_3_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      Q(0) => Q(0),
      \ap_CS_iter1_fsm_reg[1]\ => grp_fu_3458_ce,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => \ap_CS_iter7_fsm_reg[1]\,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      \i_fu_390_reg[17]\ => \i_fu_390_reg[17]\,
      \i_fu_390_reg[5]\ => \i_fu_390_reg[5]\,
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      \icmp_ln290_reg_4318[0]_i_10\ => \icmp_ln290_reg_4318[0]_i_10\,
      \icmp_ln290_reg_4318[0]_i_10_0\ => \icmp_ln290_reg_4318[0]_i_10_0\,
      \icmp_ln290_reg_4318[0]_i_10_1\ => \icmp_ln290_reg_4318[0]_i_10_1\,
      \icmp_ln290_reg_4318[0]_i_10_2\ => \icmp_ln290_reg_4318[0]_i_10_2\,
      \icmp_ln290_reg_4318[0]_i_3\ => \icmp_ln290_reg_4318[0]_i_3\,
      \icmp_ln290_reg_4318[0]_i_3_0\ => \icmp_ln290_reg_4318[0]_i_3_0\,
      \icmp_ln290_reg_4318[0]_i_3_1\ => \icmp_ln290_reg_4318[0]_i_3_1\,
      \icmp_ln290_reg_4318[0]_i_3_2\ => \icmp_ln290_reg_4318[0]_i_3_2\,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3458_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4665_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_7_reg_4665_reg[13]\(0) => \add_ln840_7_reg_4665_reg[13]\(0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4675_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_16_reg_4675_reg[13]\(0) => \add_ln840_16_reg_4675_reg[13]\(0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4685_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_25_reg_4685_reg[13]\(0) => \add_ln840_25_reg_4685_reg[13]\(0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_43350 : out STD_LOGIC;
    grp_fu_3562_ce : out STD_LOGIC;
    ap_NS_iter2_fsm1153_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_4053 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_4318_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_4053_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \add_ln840_34_reg_4695_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_34_reg_4695_reg[13]\(0) => \add_ln840_34_reg_4695_reg[13]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter5_fsm_reg[1]\ => grp_fu_3562_ce,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      icmp_ln249_reg_4053 => icmp_ln249_reg_4053,
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      p_reg_reg_2 => p_reg_reg_1,
      p_reg_reg_3(0) => p_reg_reg_2(0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_43350 : in STD_LOGIC;
    grp_fu_3562_ce : in STD_LOGIC;
    ap_NS_iter2_fsm1153_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_8_reg_4840_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_8_reg_4840_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    icmp_ln272_reg_4130_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(17 downto 0) => D(17 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_8_reg_4840_reg[15]\(13 downto 0) => \accu_V_8_reg_4840_reg[15]\(13 downto 0),
      \accu_V_8_reg_4840_reg[15]_0\(12 downto 0) => \accu_V_8_reg_4840_reg[15]_0\(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      icmp_ln272_reg_4130_pp0_iter4_reg => icmp_ln272_reg_4130_pp0_iter4_reg,
      p_reg_reg_0(17 downto 0) => p_reg_reg(17 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_1_fu_398_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_1_fu_398_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(17 downto 0) => D(17 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_1_fu_398_reg[15]\(13 downto 0) => \accu_V_1_fu_398_reg[15]\(13 downto 0),
      \accu_V_1_fu_398_reg[15]_0\(12 downto 0) => \accu_V_1_fu_398_reg[15]_0\(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      p_reg_reg_0(17 downto 0) => p_reg_reg(17 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    grp_fu_3630_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    \accu_V_10_reg_4862_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_10_reg_4862_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(17 downto 0) => D(17 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_10_reg_4862_reg[15]\(13 downto 0) => \accu_V_10_reg_4862_reg[15]\(13 downto 0),
      \accu_V_10_reg_4862_reg[15]_0\(12 downto 0) => \accu_V_10_reg_4862_reg[15]_0\(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      p_reg_reg_0(17 downto 0) => p_reg_reg(17 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20 is
  port (
    grp_fu_3630_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_NS_iter3_fsm1152_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    \accu_V_11_reg_4873_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_11_reg_4873_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20 : entity is "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20 is
begin
MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(17 downto 0) => D(17 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_11_reg_4873_reg[15]\(13 downto 0) => \accu_V_11_reg_4873_reg[15]\(13 downto 0),
      \accu_V_11_reg_4873_reg[15]_0\(12 downto 0) => \accu_V_11_reg_4873_reg[15]_0\(12 downto 0),
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      \ap_CS_iter4_fsm_reg[1]\ => grp_fu_3630_ce,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(17 downto 0) => p_reg_reg_0(17 downto 0),
      p_reg_reg_2 => p_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    i_fu_390 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \nf_1_fu_634_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \accu_V_11_reg_4873_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_fu_1354_p58 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 287 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \inputBuf_V_54_fu_626_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch : entity is "MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch";
end finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is
  signal accu_V_10_fu_2702_p2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_10_reg_48620 : STD_LOGIC;
  signal accu_V_11_fu_2719_p2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_2_fu_402 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_3_fu_406 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_8_fu_2668_p2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \accu_V_8_reg_4840[17]_i_3_n_3\ : STD_LOGIC;
  signal accu_V_9_fu_2685_p2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_9_reg_4851 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal accu_V_fu_394 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal add_ln840_11_reg_4670 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_11_reg_46700 : STD_LOGIC;
  signal add_ln840_13_reg_4600 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_13_reg_46000 : STD_LOGIC;
  signal add_ln840_16_fu_2596_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_16_reg_4675 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_16_reg_4675[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4675_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_20_reg_4680 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_22_reg_4615 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_25_fu_2608_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_25_reg_4685 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_25_reg_4685[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4685_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_29_reg_4690 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_2_reg_4660 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_31_reg_4630 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_34_fu_2620_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_34_reg_4695 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_34_reg_4695[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4695_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_4_reg_4585 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_7_fu_2584_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_7_reg_4665 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_7_reg_4665[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4665_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
  signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
  signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
  signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
  signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm1153_out : STD_LOGIC;
  signal ap_NS_iter3_fsm1152_out : STD_LOGIC;
  signal ap_NS_iter4_fsm1151_out : STD_LOGIC;
  signal ap_NS_iter5_fsm1150_out : STD_LOGIC;
  signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_10211 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102111 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102112 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102113 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102114 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102115 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102116 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102118 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102120 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102121 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102124 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102125 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102126 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102128 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102129 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102130 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102131 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102132 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102133 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102134 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102136 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102137 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102138 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102139 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102140 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102142 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102143 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102144 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102145 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102146 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102147 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102148 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102154 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102155 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_150 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal grp_fu_3458_ce : STD_LOGIC;
  signal grp_fu_3562_ce : STD_LOGIC;
  signal grp_fu_3630_ce : STD_LOGIC;
  signal i_2_fu_1170_p2 : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \^i_fu_390\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[13]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[14]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[15]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[16]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[17]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_fu_390_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln249_reg_4053 : STD_LOGIC;
  signal icmp_ln249_reg_4053_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln249_reg_4053_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln249_reg_4053_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln249_reg_4053_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln249_reg_4053_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln272_reg_4130_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln272_reg_4130_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln272_reg_4130_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln272_reg_4130_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln272_reg_4130_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_2126_p2 : STD_LOGIC;
  signal icmp_ln290_reg_4318 : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4318[0]_i_8_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_4318_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal inputBuf_V_10_fu_450 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_11_fu_454 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_12_fu_458 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_13_fu_462 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_14_fu_466 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_15_fu_470 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_16_fu_474 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_17_fu_478 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_18_fu_482 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_19_fu_486 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_1_fu_414 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_20_fu_490 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_21_fu_494 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_22_fu_498 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_23_fu_502 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_24_fu_506 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_25_fu_510 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_26_fu_514 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_27_fu_518 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_28_fu_522 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_29_fu_526 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_2_fu_418 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_30_fu_530 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_31_fu_534 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_32_fu_538 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_33_fu_542 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_34_fu_546 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_35_fu_550 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_36_fu_554 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_37_fu_558 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_38_fu_562 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_39_fu_566 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_3_fu_422 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_40_fu_570 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_41_fu_574 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_42_fu_578 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_43_fu_582 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_44_fu_586 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_45_fu_590 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_46_fu_594 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_47_fu_598 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_48_fu_602 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_49_fu_606 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_4_fu_426 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_50_fu_610 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_51_fu_614 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_52_fu_618 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_53_fu_622 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_54_fu_626 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_55_fu_630 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_5_fu_430 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_6_fu_434 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_7_fu_438 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_8_fu_442 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_9_fu_446 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_fu_410 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal local_temp_V_11_reg_4193 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_12_reg_4198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_14_reg_4208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_4213 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_4213_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_16_reg_4218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_19_reg_4233 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_20_reg_4238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_21_reg_4243 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_23_reg_4253 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_4258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_4258_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_25_reg_4263 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_28_reg_4278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_29_reg_4283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_30_reg_4288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_32_reg_4298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_4303 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_4303_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_34_reg_4308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_37_reg_4143 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_38_reg_4148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_39_reg_4153 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_41_reg_4163 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_4168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_4168_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_43_reg_4173 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_9_reg_4188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_18s_18_4_1_U34_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_9 : STD_LOGIC;
  signal nf_1_fu_634 : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_634_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_2137_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_1_reg_43350 : STD_LOGIC;
  signal r_V_6_reg_4368 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_V_6_reg_4368[0]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_4368[1]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_4368[2]_i_1_n_3\ : STD_LOGIC;
  signal sf_2_fu_2120_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_386 : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_386_reg_n_3_[9]\ : STD_LOGIC;
  signal \NLW_add_ln840_16_reg_4675_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_16_reg_4675_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_25_reg_4685_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_25_reg_4685_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_34_reg_4695_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_34_reg_4695_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_7_reg_4665_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_7_reg_4665_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \accu_V_8_reg_4840[17]_i_3\ : label is "soft_lutpair37";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[1]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[1]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter5_fsm_reg[1]\ : label is "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter6_fsm_reg[1]\ : label is "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter7_fsm_reg[1]\ : label is "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1\ : label is "soft_lutpair37";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  i_fu_390 <= \^i_fu_390\;
\B_V_data_1_payload_A[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_406(17),
      O => \accu_V_11_reg_4873_reg[17]_0\(3)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_394(17),
      O => \accu_V_11_reg_4873_reg[17]_0\(0)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_9_reg_4851(17),
      O => \accu_V_11_reg_4873_reg[17]_0\(1)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_402(17),
      O => \accu_V_11_reg_4873_reg[17]_0\(2)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID
    );
\accu_V_10_reg_4862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(0),
      Q => accu_V_2_fu_402(0),
      R => '0'
    );
\accu_V_10_reg_4862_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(10),
      Q => accu_V_2_fu_402(10),
      R => '0'
    );
\accu_V_10_reg_4862_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(11),
      Q => accu_V_2_fu_402(11),
      R => '0'
    );
\accu_V_10_reg_4862_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(12),
      Q => accu_V_2_fu_402(12),
      R => '0'
    );
\accu_V_10_reg_4862_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(13),
      Q => accu_V_2_fu_402(13),
      R => '0'
    );
\accu_V_10_reg_4862_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(14),
      Q => accu_V_2_fu_402(14),
      R => '0'
    );
\accu_V_10_reg_4862_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(15),
      Q => accu_V_2_fu_402(15),
      R => '0'
    );
\accu_V_10_reg_4862_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(16),
      Q => accu_V_2_fu_402(16),
      R => '0'
    );
\accu_V_10_reg_4862_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(17),
      Q => accu_V_2_fu_402(17),
      R => '0'
    );
\accu_V_10_reg_4862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(1),
      Q => accu_V_2_fu_402(1),
      R => '0'
    );
\accu_V_10_reg_4862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(2),
      Q => accu_V_2_fu_402(2),
      R => '0'
    );
\accu_V_10_reg_4862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(3),
      Q => accu_V_2_fu_402(3),
      R => '0'
    );
\accu_V_10_reg_4862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(4),
      Q => accu_V_2_fu_402(4),
      R => '0'
    );
\accu_V_10_reg_4862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(5),
      Q => accu_V_2_fu_402(5),
      R => '0'
    );
\accu_V_10_reg_4862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(6),
      Q => accu_V_2_fu_402(6),
      R => '0'
    );
\accu_V_10_reg_4862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(7),
      Q => accu_V_2_fu_402(7),
      R => '0'
    );
\accu_V_10_reg_4862_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(8),
      Q => accu_V_2_fu_402(8),
      R => '0'
    );
\accu_V_10_reg_4862_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_10_fu_2702_p2(9),
      Q => accu_V_2_fu_402(9),
      R => '0'
    );
\accu_V_11_reg_4873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(0),
      Q => accu_V_3_fu_406(0),
      R => '0'
    );
\accu_V_11_reg_4873_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(10),
      Q => accu_V_3_fu_406(10),
      R => '0'
    );
\accu_V_11_reg_4873_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(11),
      Q => accu_V_3_fu_406(11),
      R => '0'
    );
\accu_V_11_reg_4873_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(12),
      Q => accu_V_3_fu_406(12),
      R => '0'
    );
\accu_V_11_reg_4873_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(13),
      Q => accu_V_3_fu_406(13),
      R => '0'
    );
\accu_V_11_reg_4873_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(14),
      Q => accu_V_3_fu_406(14),
      R => '0'
    );
\accu_V_11_reg_4873_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(15),
      Q => accu_V_3_fu_406(15),
      R => '0'
    );
\accu_V_11_reg_4873_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(16),
      Q => accu_V_3_fu_406(16),
      R => '0'
    );
\accu_V_11_reg_4873_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(17),
      Q => accu_V_3_fu_406(17),
      R => '0'
    );
\accu_V_11_reg_4873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(1),
      Q => accu_V_3_fu_406(1),
      R => '0'
    );
\accu_V_11_reg_4873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(2),
      Q => accu_V_3_fu_406(2),
      R => '0'
    );
\accu_V_11_reg_4873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(3),
      Q => accu_V_3_fu_406(3),
      R => '0'
    );
\accu_V_11_reg_4873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(4),
      Q => accu_V_3_fu_406(4),
      R => '0'
    );
\accu_V_11_reg_4873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(5),
      Q => accu_V_3_fu_406(5),
      R => '0'
    );
\accu_V_11_reg_4873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(6),
      Q => accu_V_3_fu_406(6),
      R => '0'
    );
\accu_V_11_reg_4873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(7),
      Q => accu_V_3_fu_406(7),
      R => '0'
    );
\accu_V_11_reg_4873_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(8),
      Q => accu_V_3_fu_406(8),
      R => '0'
    );
\accu_V_11_reg_4873_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_11_fu_2719_p2(9),
      Q => accu_V_3_fu_406(9),
      R => '0'
    );
\accu_V_1_fu_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(0),
      Q => accu_V_9_reg_4851(0),
      R => '0'
    );
\accu_V_1_fu_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(10),
      Q => accu_V_9_reg_4851(10),
      R => '0'
    );
\accu_V_1_fu_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(11),
      Q => accu_V_9_reg_4851(11),
      R => '0'
    );
\accu_V_1_fu_398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(12),
      Q => accu_V_9_reg_4851(12),
      R => '0'
    );
\accu_V_1_fu_398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(13),
      Q => accu_V_9_reg_4851(13),
      R => '0'
    );
\accu_V_1_fu_398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(14),
      Q => accu_V_9_reg_4851(14),
      R => '0'
    );
\accu_V_1_fu_398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(15),
      Q => accu_V_9_reg_4851(15),
      R => '0'
    );
\accu_V_1_fu_398_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(16),
      Q => accu_V_9_reg_4851(16),
      R => '0'
    );
\accu_V_1_fu_398_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(17),
      Q => accu_V_9_reg_4851(17),
      R => '0'
    );
\accu_V_1_fu_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(1),
      Q => accu_V_9_reg_4851(1),
      R => '0'
    );
\accu_V_1_fu_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(2),
      Q => accu_V_9_reg_4851(2),
      R => '0'
    );
\accu_V_1_fu_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(3),
      Q => accu_V_9_reg_4851(3),
      R => '0'
    );
\accu_V_1_fu_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(4),
      Q => accu_V_9_reg_4851(4),
      R => '0'
    );
\accu_V_1_fu_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(5),
      Q => accu_V_9_reg_4851(5),
      R => '0'
    );
\accu_V_1_fu_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(6),
      Q => accu_V_9_reg_4851(6),
      R => '0'
    );
\accu_V_1_fu_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(7),
      Q => accu_V_9_reg_4851(7),
      R => '0'
    );
\accu_V_1_fu_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(8),
      Q => accu_V_9_reg_4851(8),
      R => '0'
    );
\accu_V_1_fu_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_9_fu_2685_p2(9),
      Q => accu_V_9_reg_4851(9),
      R => '0'
    );
\accu_V_8_reg_4840[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => \accu_V_8_reg_4840[17]_i_3_n_3\,
      O => accu_V_10_reg_48620
    );
\accu_V_8_reg_4840[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\,
      I1 => ap_CS_iter6_fsm_state7,
      O => \accu_V_8_reg_4840[17]_i_3_n_3\
    );
\accu_V_8_reg_4840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(0),
      Q => accu_V_fu_394(0),
      R => '0'
    );
\accu_V_8_reg_4840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(10),
      Q => accu_V_fu_394(10),
      R => '0'
    );
\accu_V_8_reg_4840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(11),
      Q => accu_V_fu_394(11),
      R => '0'
    );
\accu_V_8_reg_4840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(12),
      Q => accu_V_fu_394(12),
      R => '0'
    );
\accu_V_8_reg_4840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(13),
      Q => accu_V_fu_394(13),
      R => '0'
    );
\accu_V_8_reg_4840_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(14),
      Q => accu_V_fu_394(14),
      R => '0'
    );
\accu_V_8_reg_4840_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(15),
      Q => accu_V_fu_394(15),
      R => '0'
    );
\accu_V_8_reg_4840_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(16),
      Q => accu_V_fu_394(16),
      R => '0'
    );
\accu_V_8_reg_4840_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(17),
      Q => accu_V_fu_394(17),
      R => '0'
    );
\accu_V_8_reg_4840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(1),
      Q => accu_V_fu_394(1),
      R => '0'
    );
\accu_V_8_reg_4840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(2),
      Q => accu_V_fu_394(2),
      R => '0'
    );
\accu_V_8_reg_4840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(3),
      Q => accu_V_fu_394(3),
      R => '0'
    );
\accu_V_8_reg_4840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(4),
      Q => accu_V_fu_394(4),
      R => '0'
    );
\accu_V_8_reg_4840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(5),
      Q => accu_V_fu_394(5),
      R => '0'
    );
\accu_V_8_reg_4840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(6),
      Q => accu_V_fu_394(6),
      R => '0'
    );
\accu_V_8_reg_4840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(7),
      Q => accu_V_fu_394(7),
      R => '0'
    );
\accu_V_8_reg_4840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(8),
      Q => accu_V_fu_394(8),
      R => '0'
    );
\accu_V_8_reg_4840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_48620,
      D => accu_V_8_fu_2668_p2(9),
      Q => accu_V_fu_394(9),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_15,
      Q => add_ln840_11_reg_4670(0),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,
      Q => add_ln840_11_reg_4670(10),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,
      Q => add_ln840_11_reg_4670(11),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,
      Q => add_ln840_11_reg_4670(12),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,
      Q => add_ln840_11_reg_4670(1),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,
      Q => add_ln840_11_reg_4670(2),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,
      Q => add_ln840_11_reg_4670(3),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,
      Q => add_ln840_11_reg_4670(4),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,
      Q => add_ln840_11_reg_4670(5),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,
      Q => add_ln840_11_reg_4670(6),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,
      Q => add_ln840_11_reg_4670(7),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,
      Q => add_ln840_11_reg_4670(8),
      R => '0'
    );
\add_ln840_11_reg_4670_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,
      Q => add_ln840_11_reg_4670(9),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_14,
      Q => add_ln840_13_reg_4600(0),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,
      Q => add_ln840_13_reg_4600(10),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,
      Q => add_ln840_13_reg_4600(11),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,
      Q => add_ln840_13_reg_4600(1),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,
      Q => add_ln840_13_reg_4600(2),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,
      Q => add_ln840_13_reg_4600(3),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,
      Q => add_ln840_13_reg_4600(4),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,
      Q => add_ln840_13_reg_4600(5),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,
      Q => add_ln840_13_reg_4600(6),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,
      Q => add_ln840_13_reg_4600(7),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,
      Q => add_ln840_13_reg_4600(8),
      R => '0'
    );
\add_ln840_13_reg_4600_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,
      Q => add_ln840_13_reg_4600(9),
      R => '0'
    );
\add_ln840_16_reg_4675[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_13_reg_4600(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,
      O => \add_ln840_16_reg_4675[11]_i_2_n_3\
    );
\add_ln840_16_reg_4675[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      I1 => add_ln840_13_reg_4600(10),
      O => \add_ln840_16_reg_4675[11]_i_3_n_3\
    );
\add_ln840_16_reg_4675[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      I1 => add_ln840_13_reg_4600(9),
      O => \add_ln840_16_reg_4675[11]_i_4_n_3\
    );
\add_ln840_16_reg_4675[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      I1 => add_ln840_13_reg_4600(8),
      O => \add_ln840_16_reg_4675[11]_i_5_n_3\
    );
\add_ln840_16_reg_4675[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_13_reg_4600(11),
      O => \add_ln840_16_reg_4675[13]_i_2_n_3\
    );
\add_ln840_16_reg_4675[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      I1 => add_ln840_13_reg_4600(3),
      O => \add_ln840_16_reg_4675[3]_i_2_n_3\
    );
\add_ln840_16_reg_4675[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      I1 => add_ln840_13_reg_4600(2),
      O => \add_ln840_16_reg_4675[3]_i_3_n_3\
    );
\add_ln840_16_reg_4675[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      I1 => add_ln840_13_reg_4600(1),
      O => \add_ln840_16_reg_4675[3]_i_4_n_3\
    );
\add_ln840_16_reg_4675[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      I1 => add_ln840_13_reg_4600(0),
      O => \add_ln840_16_reg_4675[3]_i_5_n_3\
    );
\add_ln840_16_reg_4675[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      I1 => add_ln840_13_reg_4600(7),
      O => \add_ln840_16_reg_4675[7]_i_2_n_3\
    );
\add_ln840_16_reg_4675[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      I1 => add_ln840_13_reg_4600(6),
      O => \add_ln840_16_reg_4675[7]_i_3_n_3\
    );
\add_ln840_16_reg_4675[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      I1 => add_ln840_13_reg_4600(5),
      O => \add_ln840_16_reg_4675[7]_i_4_n_3\
    );
\add_ln840_16_reg_4675[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      I1 => add_ln840_13_reg_4600(4),
      O => \add_ln840_16_reg_4675[7]_i_5_n_3\
    );
\add_ln840_16_reg_4675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(0),
      Q => add_ln840_16_reg_4675(0),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(10),
      Q => add_ln840_16_reg_4675(10),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(11),
      Q => add_ln840_16_reg_4675(11),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4675_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4675_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4675_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4675_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4675_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_13_reg_4600(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      O(3 downto 0) => add_ln840_16_fu_2596_p2(11 downto 8),
      S(3) => \add_ln840_16_reg_4675[11]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4675[11]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4675[11]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4675[11]_i_5_n_3\
    );
\add_ln840_16_reg_4675_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(12),
      Q => add_ln840_16_reg_4675(12),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(13),
      Q => add_ln840_16_reg_4675(13),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4675_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_16_reg_4675_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_16_reg_4675_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_16_reg_4675[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_16_reg_4675_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_16_fu_2596_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_15
    );
\add_ln840_16_reg_4675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(1),
      Q => add_ln840_16_reg_4675(1),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(2),
      Q => add_ln840_16_reg_4675(2),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(3),
      Q => add_ln840_16_reg_4675(3),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_16_reg_4675_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4675_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4675_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4675_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      O(3 downto 0) => add_ln840_16_fu_2596_p2(3 downto 0),
      S(3) => \add_ln840_16_reg_4675[3]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4675[3]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4675[3]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4675[3]_i_5_n_3\
    );
\add_ln840_16_reg_4675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(4),
      Q => add_ln840_16_reg_4675(4),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(5),
      Q => add_ln840_16_reg_4675(5),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(6),
      Q => add_ln840_16_reg_4675(6),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(7),
      Q => add_ln840_16_reg_4675(7),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4675_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4675_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4675_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4675_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4675_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      O(3 downto 0) => add_ln840_16_fu_2596_p2(7 downto 4),
      S(3) => \add_ln840_16_reg_4675[7]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4675[7]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4675[7]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4675[7]_i_5_n_3\
    );
\add_ln840_16_reg_4675_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(8),
      Q => add_ln840_16_reg_4675(8),
      R => '0'
    );
\add_ln840_16_reg_4675_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_16_fu_2596_p2(9),
      Q => add_ln840_16_reg_4675(9),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_15,
      Q => add_ln840_20_reg_4680(0),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,
      Q => add_ln840_20_reg_4680(10),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,
      Q => add_ln840_20_reg_4680(11),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,
      Q => add_ln840_20_reg_4680(12),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,
      Q => add_ln840_20_reg_4680(1),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,
      Q => add_ln840_20_reg_4680(2),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,
      Q => add_ln840_20_reg_4680(3),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,
      Q => add_ln840_20_reg_4680(4),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,
      Q => add_ln840_20_reg_4680(5),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,
      Q => add_ln840_20_reg_4680(6),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,
      Q => add_ln840_20_reg_4680(7),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,
      Q => add_ln840_20_reg_4680(8),
      R => '0'
    );
\add_ln840_20_reg_4680_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,
      Q => add_ln840_20_reg_4680(9),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_14,
      Q => add_ln840_22_reg_4615(0),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,
      Q => add_ln840_22_reg_4615(10),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,
      Q => add_ln840_22_reg_4615(11),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,
      Q => add_ln840_22_reg_4615(1),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,
      Q => add_ln840_22_reg_4615(2),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,
      Q => add_ln840_22_reg_4615(3),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,
      Q => add_ln840_22_reg_4615(4),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,
      Q => add_ln840_22_reg_4615(5),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,
      Q => add_ln840_22_reg_4615(6),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,
      Q => add_ln840_22_reg_4615(7),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,
      Q => add_ln840_22_reg_4615(8),
      R => '0'
    );
\add_ln840_22_reg_4615_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,
      Q => add_ln840_22_reg_4615(9),
      R => '0'
    );
\add_ln840_25_reg_4685[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_22_reg_4615(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,
      O => \add_ln840_25_reg_4685[11]_i_2_n_3\
    );
\add_ln840_25_reg_4685[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      I1 => add_ln840_22_reg_4615(10),
      O => \add_ln840_25_reg_4685[11]_i_3_n_3\
    );
\add_ln840_25_reg_4685[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      I1 => add_ln840_22_reg_4615(9),
      O => \add_ln840_25_reg_4685[11]_i_4_n_3\
    );
\add_ln840_25_reg_4685[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      I1 => add_ln840_22_reg_4615(8),
      O => \add_ln840_25_reg_4685[11]_i_5_n_3\
    );
\add_ln840_25_reg_4685[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_22_reg_4615(11),
      O => \add_ln840_25_reg_4685[13]_i_2_n_3\
    );
\add_ln840_25_reg_4685[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      I1 => add_ln840_22_reg_4615(3),
      O => \add_ln840_25_reg_4685[3]_i_2_n_3\
    );
\add_ln840_25_reg_4685[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      I1 => add_ln840_22_reg_4615(2),
      O => \add_ln840_25_reg_4685[3]_i_3_n_3\
    );
\add_ln840_25_reg_4685[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      I1 => add_ln840_22_reg_4615(1),
      O => \add_ln840_25_reg_4685[3]_i_4_n_3\
    );
\add_ln840_25_reg_4685[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      I1 => add_ln840_22_reg_4615(0),
      O => \add_ln840_25_reg_4685[3]_i_5_n_3\
    );
\add_ln840_25_reg_4685[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      I1 => add_ln840_22_reg_4615(7),
      O => \add_ln840_25_reg_4685[7]_i_2_n_3\
    );
\add_ln840_25_reg_4685[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      I1 => add_ln840_22_reg_4615(6),
      O => \add_ln840_25_reg_4685[7]_i_3_n_3\
    );
\add_ln840_25_reg_4685[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      I1 => add_ln840_22_reg_4615(5),
      O => \add_ln840_25_reg_4685[7]_i_4_n_3\
    );
\add_ln840_25_reg_4685[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      I1 => add_ln840_22_reg_4615(4),
      O => \add_ln840_25_reg_4685[7]_i_5_n_3\
    );
\add_ln840_25_reg_4685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(0),
      Q => add_ln840_25_reg_4685(0),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(10),
      Q => add_ln840_25_reg_4685(10),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(11),
      Q => add_ln840_25_reg_4685(11),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4685_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4685_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4685_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4685_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4685_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_22_reg_4615(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      O(3 downto 0) => add_ln840_25_fu_2608_p2(11 downto 8),
      S(3) => \add_ln840_25_reg_4685[11]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4685[11]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4685[11]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4685[11]_i_5_n_3\
    );
\add_ln840_25_reg_4685_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(12),
      Q => add_ln840_25_reg_4685(12),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(13),
      Q => add_ln840_25_reg_4685(13),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4685_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_25_reg_4685_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_25_reg_4685_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_25_reg_4685[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_25_reg_4685_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_25_fu_2608_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_15
    );
\add_ln840_25_reg_4685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(1),
      Q => add_ln840_25_reg_4685(1),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(2),
      Q => add_ln840_25_reg_4685(2),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(3),
      Q => add_ln840_25_reg_4685(3),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_25_reg_4685_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4685_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4685_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4685_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      O(3 downto 0) => add_ln840_25_fu_2608_p2(3 downto 0),
      S(3) => \add_ln840_25_reg_4685[3]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4685[3]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4685[3]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4685[3]_i_5_n_3\
    );
\add_ln840_25_reg_4685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(4),
      Q => add_ln840_25_reg_4685(4),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(5),
      Q => add_ln840_25_reg_4685(5),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(6),
      Q => add_ln840_25_reg_4685(6),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(7),
      Q => add_ln840_25_reg_4685(7),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4685_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4685_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4685_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4685_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4685_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      O(3 downto 0) => add_ln840_25_fu_2608_p2(7 downto 4),
      S(3) => \add_ln840_25_reg_4685[7]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4685[7]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4685[7]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4685[7]_i_5_n_3\
    );
\add_ln840_25_reg_4685_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(8),
      Q => add_ln840_25_reg_4685(8),
      R => '0'
    );
\add_ln840_25_reg_4685_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_25_fu_2608_p2(9),
      Q => add_ln840_25_reg_4685(9),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_15,
      Q => add_ln840_29_reg_4690(0),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,
      Q => add_ln840_29_reg_4690(10),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,
      Q => add_ln840_29_reg_4690(11),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,
      Q => add_ln840_29_reg_4690(12),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,
      Q => add_ln840_29_reg_4690(1),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,
      Q => add_ln840_29_reg_4690(2),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,
      Q => add_ln840_29_reg_4690(3),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,
      Q => add_ln840_29_reg_4690(4),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,
      Q => add_ln840_29_reg_4690(5),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,
      Q => add_ln840_29_reg_4690(6),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,
      Q => add_ln840_29_reg_4690(7),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,
      Q => add_ln840_29_reg_4690(8),
      R => '0'
    );
\add_ln840_29_reg_4690_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,
      Q => add_ln840_29_reg_4690(9),
      R => '0'
    );
\add_ln840_2_reg_4660[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => icmp_ln249_reg_4053_pp0_iter4_reg,
      O => add_ln840_11_reg_46700
    );
\add_ln840_2_reg_4660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_15,
      Q => add_ln840_2_reg_4660(0),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,
      Q => add_ln840_2_reg_4660(10),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,
      Q => add_ln840_2_reg_4660(11),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,
      Q => add_ln840_2_reg_4660(12),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,
      Q => add_ln840_2_reg_4660(1),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,
      Q => add_ln840_2_reg_4660(2),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,
      Q => add_ln840_2_reg_4660(3),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,
      Q => add_ln840_2_reg_4660(4),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,
      Q => add_ln840_2_reg_4660(5),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,
      Q => add_ln840_2_reg_4660(6),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,
      Q => add_ln840_2_reg_4660(7),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,
      Q => add_ln840_2_reg_4660(8),
      R => '0'
    );
\add_ln840_2_reg_4660_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,
      Q => add_ln840_2_reg_4660(9),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_14,
      Q => add_ln840_31_reg_4630(0),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,
      Q => add_ln840_31_reg_4630(10),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,
      Q => add_ln840_31_reg_4630(11),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,
      Q => add_ln840_31_reg_4630(1),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,
      Q => add_ln840_31_reg_4630(2),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,
      Q => add_ln840_31_reg_4630(3),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,
      Q => add_ln840_31_reg_4630(4),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,
      Q => add_ln840_31_reg_4630(5),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,
      Q => add_ln840_31_reg_4630(6),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,
      Q => add_ln840_31_reg_4630(7),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,
      Q => add_ln840_31_reg_4630(8),
      R => '0'
    );
\add_ln840_31_reg_4630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,
      Q => add_ln840_31_reg_4630(9),
      R => '0'
    );
\add_ln840_34_reg_4695[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_31_reg_4630(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,
      O => \add_ln840_34_reg_4695[11]_i_2_n_3\
    );
\add_ln840_34_reg_4695[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      I1 => add_ln840_31_reg_4630(10),
      O => \add_ln840_34_reg_4695[11]_i_3_n_3\
    );
\add_ln840_34_reg_4695[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      I1 => add_ln840_31_reg_4630(9),
      O => \add_ln840_34_reg_4695[11]_i_4_n_3\
    );
\add_ln840_34_reg_4695[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      I1 => add_ln840_31_reg_4630(8),
      O => \add_ln840_34_reg_4695[11]_i_5_n_3\
    );
\add_ln840_34_reg_4695[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_4630(11),
      O => \add_ln840_34_reg_4695[13]_i_2_n_3\
    );
\add_ln840_34_reg_4695[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      I1 => add_ln840_31_reg_4630(3),
      O => \add_ln840_34_reg_4695[3]_i_2_n_3\
    );
\add_ln840_34_reg_4695[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      I1 => add_ln840_31_reg_4630(2),
      O => \add_ln840_34_reg_4695[3]_i_3_n_3\
    );
\add_ln840_34_reg_4695[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      I1 => add_ln840_31_reg_4630(1),
      O => \add_ln840_34_reg_4695[3]_i_4_n_3\
    );
\add_ln840_34_reg_4695[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      I1 => add_ln840_31_reg_4630(0),
      O => \add_ln840_34_reg_4695[3]_i_5_n_3\
    );
\add_ln840_34_reg_4695[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      I1 => add_ln840_31_reg_4630(7),
      O => \add_ln840_34_reg_4695[7]_i_2_n_3\
    );
\add_ln840_34_reg_4695[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      I1 => add_ln840_31_reg_4630(6),
      O => \add_ln840_34_reg_4695[7]_i_3_n_3\
    );
\add_ln840_34_reg_4695[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      I1 => add_ln840_31_reg_4630(5),
      O => \add_ln840_34_reg_4695[7]_i_4_n_3\
    );
\add_ln840_34_reg_4695[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      I1 => add_ln840_31_reg_4630(4),
      O => \add_ln840_34_reg_4695[7]_i_5_n_3\
    );
\add_ln840_34_reg_4695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(0),
      Q => add_ln840_34_reg_4695(0),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(10),
      Q => add_ln840_34_reg_4695(10),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(11),
      Q => add_ln840_34_reg_4695(11),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4695_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4695_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4695_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4695_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4695_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_4630(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      O(3 downto 0) => add_ln840_34_fu_2620_p2(11 downto 8),
      S(3) => \add_ln840_34_reg_4695[11]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4695[11]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4695[11]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4695[11]_i_5_n_3\
    );
\add_ln840_34_reg_4695_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(12),
      Q => add_ln840_34_reg_4695(12),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(13),
      Q => add_ln840_34_reg_4695(13),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4695_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_34_reg_4695_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_34_reg_4695_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_34_reg_4695[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_34_reg_4695_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_34_fu_2620_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_18
    );
\add_ln840_34_reg_4695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(1),
      Q => add_ln840_34_reg_4695(1),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(2),
      Q => add_ln840_34_reg_4695(2),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(3),
      Q => add_ln840_34_reg_4695(3),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_34_reg_4695_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4695_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4695_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4695_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      O(3 downto 0) => add_ln840_34_fu_2620_p2(3 downto 0),
      S(3) => \add_ln840_34_reg_4695[3]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4695[3]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4695[3]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4695[3]_i_5_n_3\
    );
\add_ln840_34_reg_4695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(4),
      Q => add_ln840_34_reg_4695(4),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(5),
      Q => add_ln840_34_reg_4695(5),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(6),
      Q => add_ln840_34_reg_4695(6),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(7),
      Q => add_ln840_34_reg_4695(7),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4695_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4695_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4695_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4695_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4695_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      O(3 downto 0) => add_ln840_34_fu_2620_p2(7 downto 4),
      S(3) => \add_ln840_34_reg_4695[7]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4695[7]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4695[7]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4695[7]_i_5_n_3\
    );
\add_ln840_34_reg_4695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(8),
      Q => add_ln840_34_reg_4695(8),
      R => '0'
    );
\add_ln840_34_reg_4695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_34_fu_2620_p2(9),
      Q => add_ln840_34_reg_4695(9),
      R => '0'
    );
\add_ln840_4_reg_4585[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => icmp_ln249_reg_4053_pp0_iter3_reg,
      O => add_ln840_13_reg_46000
    );
\add_ln840_4_reg_4585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_14,
      Q => add_ln840_4_reg_4585(0),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,
      Q => add_ln840_4_reg_4585(10),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,
      Q => add_ln840_4_reg_4585(11),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,
      Q => add_ln840_4_reg_4585(1),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,
      Q => add_ln840_4_reg_4585(2),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,
      Q => add_ln840_4_reg_4585(3),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,
      Q => add_ln840_4_reg_4585(4),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,
      Q => add_ln840_4_reg_4585(5),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,
      Q => add_ln840_4_reg_4585(6),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,
      Q => add_ln840_4_reg_4585(7),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,
      Q => add_ln840_4_reg_4585(8),
      R => '0'
    );
\add_ln840_4_reg_4585_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_46000,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,
      Q => add_ln840_4_reg_4585(9),
      R => '0'
    );
\add_ln840_7_reg_4665[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_4_reg_4585(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,
      O => \add_ln840_7_reg_4665[11]_i_2_n_3\
    );
\add_ln840_7_reg_4665[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      I1 => add_ln840_4_reg_4585(10),
      O => \add_ln840_7_reg_4665[11]_i_3_n_3\
    );
\add_ln840_7_reg_4665[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      I1 => add_ln840_4_reg_4585(9),
      O => \add_ln840_7_reg_4665[11]_i_4_n_3\
    );
\add_ln840_7_reg_4665[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      I1 => add_ln840_4_reg_4585(8),
      O => \add_ln840_7_reg_4665[11]_i_5_n_3\
    );
\add_ln840_7_reg_4665[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_4_reg_4585(11),
      O => \add_ln840_7_reg_4665[13]_i_2_n_3\
    );
\add_ln840_7_reg_4665[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      I1 => add_ln840_4_reg_4585(3),
      O => \add_ln840_7_reg_4665[3]_i_2_n_3\
    );
\add_ln840_7_reg_4665[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      I1 => add_ln840_4_reg_4585(2),
      O => \add_ln840_7_reg_4665[3]_i_3_n_3\
    );
\add_ln840_7_reg_4665[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      I1 => add_ln840_4_reg_4585(1),
      O => \add_ln840_7_reg_4665[3]_i_4_n_3\
    );
\add_ln840_7_reg_4665[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      I1 => add_ln840_4_reg_4585(0),
      O => \add_ln840_7_reg_4665[3]_i_5_n_3\
    );
\add_ln840_7_reg_4665[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      I1 => add_ln840_4_reg_4585(7),
      O => \add_ln840_7_reg_4665[7]_i_2_n_3\
    );
\add_ln840_7_reg_4665[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      I1 => add_ln840_4_reg_4585(6),
      O => \add_ln840_7_reg_4665[7]_i_3_n_3\
    );
\add_ln840_7_reg_4665[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      I1 => add_ln840_4_reg_4585(5),
      O => \add_ln840_7_reg_4665[7]_i_4_n_3\
    );
\add_ln840_7_reg_4665[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      I1 => add_ln840_4_reg_4585(4),
      O => \add_ln840_7_reg_4665[7]_i_5_n_3\
    );
\add_ln840_7_reg_4665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(0),
      Q => add_ln840_7_reg_4665(0),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(10),
      Q => add_ln840_7_reg_4665(10),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(11),
      Q => add_ln840_7_reg_4665(11),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4665_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4665_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4665_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4665_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4665_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_4_reg_4585(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      O(3 downto 0) => add_ln840_7_fu_2584_p2(11 downto 8),
      S(3) => \add_ln840_7_reg_4665[11]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4665[11]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4665[11]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4665[11]_i_5_n_3\
    );
\add_ln840_7_reg_4665_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(12),
      Q => add_ln840_7_reg_4665(12),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(13),
      Q => add_ln840_7_reg_4665(13),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4665_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_7_reg_4665_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_7_reg_4665_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_7_reg_4665[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_7_reg_4665_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_7_fu_2584_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_15
    );
\add_ln840_7_reg_4665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(1),
      Q => add_ln840_7_reg_4665(1),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(2),
      Q => add_ln840_7_reg_4665(2),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(3),
      Q => add_ln840_7_reg_4665(3),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_7_reg_4665_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4665_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4665_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4665_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      O(3 downto 0) => add_ln840_7_fu_2584_p2(3 downto 0),
      S(3) => \add_ln840_7_reg_4665[3]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4665[3]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4665[3]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4665[3]_i_5_n_3\
    );
\add_ln840_7_reg_4665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(4),
      Q => add_ln840_7_reg_4665(4),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(5),
      Q => add_ln840_7_reg_4665(5),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(6),
      Q => add_ln840_7_reg_4665(6),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(7),
      Q => add_ln840_7_reg_4665(7),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4665_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4665_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4665_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4665_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4665_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      O(3 downto 0) => add_ln840_7_fu_2584_p2(7 downto 4),
      S(3) => \add_ln840_7_reg_4665[7]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4665[7]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4665[7]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4665[7]_i_5_n_3\
    );
\add_ln840_7_reg_4665_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(8),
      Q => add_ln840_7_reg_4665(8),
      R => '0'
    );
\add_ln840_7_reg_4665_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_46700,
      D => add_ln840_7_fu_2584_p2(9),
      Q => add_ln840_7_reg_4665(9),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      O => \ap_CS_iter2_fsm[1]_i_1_n_3\
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter1_fsm_state2,
      Q => ap_CS_iter2_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter3_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter2_fsm_state3,
      Q => ap_CS_iter3_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter4_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter3_fsm_state4,
      Q => ap_CS_iter4_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter5_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter4_fsm_state5,
      Q => ap_CS_iter5_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter6_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter5_fsm_state6,
      Q => ap_CS_iter6_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter7_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter6_fsm_state7,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter7_fsm(1)
    );
\ap_CS_iter7_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter7_fsm(1),
      Q => ap_CS_iter7_fsm_state8,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm1152_out,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1151_out,
      D => ap_loop_exit_ready_pp0_iter3_reg,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm1150_out,
      D => ap_loop_exit_ready_pp0_iter4_reg,
      Q => ap_loop_exit_ready_pp0_iter5_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter6_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter5_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter6_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter6_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter7_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA8A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3,
      I4 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55757575"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I2 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(2),
      O => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter7_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(7),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(8),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(9),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(10),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(11),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(12),
      Q => p_0_in(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(13),
      Q => p_0_in(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(14),
      Q => p_0_in(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(15),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(16),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(17),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(0),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(1),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(2),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(3),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(4),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(5),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(6),
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_state_reg[0]\(0) => nf_1_fu_634,
      \B_V_data_1_state_reg[0]_0\(0) => sf_fu_386,
      \B_V_data_1_state_reg[0]_1\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      \B_V_data_1_state_reg[0]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      \B_V_data_1_state_reg[0]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D(31 downto 0) => sf_2_fu_2120_p2(31 downto 0),
      E(0) => \^i_fu_390\,
      Q(31) => \sf_fu_386_reg_n_3_[31]\,
      Q(30) => \sf_fu_386_reg_n_3_[30]\,
      Q(29) => \sf_fu_386_reg_n_3_[29]\,
      Q(28) => \sf_fu_386_reg_n_3_[28]\,
      Q(27) => \sf_fu_386_reg_n_3_[27]\,
      Q(26) => \sf_fu_386_reg_n_3_[26]\,
      Q(25) => \sf_fu_386_reg_n_3_[25]\,
      Q(24) => \sf_fu_386_reg_n_3_[24]\,
      Q(23) => \sf_fu_386_reg_n_3_[23]\,
      Q(22) => \sf_fu_386_reg_n_3_[22]\,
      Q(21) => \sf_fu_386_reg_n_3_[21]\,
      Q(20) => \sf_fu_386_reg_n_3_[20]\,
      Q(19) => \sf_fu_386_reg_n_3_[19]\,
      Q(18) => \sf_fu_386_reg_n_3_[18]\,
      Q(17) => \sf_fu_386_reg_n_3_[17]\,
      Q(16) => \sf_fu_386_reg_n_3_[16]\,
      Q(15) => \sf_fu_386_reg_n_3_[15]\,
      Q(14) => \sf_fu_386_reg_n_3_[14]\,
      Q(13) => \sf_fu_386_reg_n_3_[13]\,
      Q(12) => \sf_fu_386_reg_n_3_[12]\,
      Q(11) => \sf_fu_386_reg_n_3_[11]\,
      Q(10) => \sf_fu_386_reg_n_3_[10]\,
      Q(9) => \sf_fu_386_reg_n_3_[9]\,
      Q(8) => \sf_fu_386_reg_n_3_[8]\,
      Q(7) => \sf_fu_386_reg_n_3_[7]\,
      Q(6) => \sf_fu_386_reg_n_3_[6]\,
      Q(5) => \sf_fu_386_reg_n_3_[5]\,
      Q(4) => \sf_fu_386_reg_n_3_[4]\,
      Q(3) => \sf_fu_386_reg_n_3_[3]\,
      Q(2) => \sf_fu_386_reg_n_3_[2]\,
      Q(1) => \sf_fu_386_reg_n_3_[1]\,
      Q(0) => \sf_fu_386_reg_n_3_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_88,
      \ap_CS_fsm_reg[0]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_iter1_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_136,
      ap_loop_exit_ready_pp0_iter7_reg => ap_loop_exit_ready_pp0_iter7_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_155,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      i_2_fu_1170_p2(16 downto 0) => i_2_fu_1170_p2(17 downto 1),
      \i_fu_390_reg[0]\ => \i_fu_390_reg_n_3_[0]\,
      \i_fu_390_reg[0]_0\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_18,
      \i_fu_390_reg[12]\ => \i_fu_390_reg_n_3_[9]\,
      \i_fu_390_reg[12]_0\ => \i_fu_390_reg_n_3_[10]\,
      \i_fu_390_reg[12]_1\ => \i_fu_390_reg_n_3_[11]\,
      \i_fu_390_reg[12]_2\ => \i_fu_390_reg_n_3_[12]\,
      \i_fu_390_reg[16]\ => \i_fu_390_reg_n_3_[13]\,
      \i_fu_390_reg[16]_0\ => \i_fu_390_reg_n_3_[14]\,
      \i_fu_390_reg[16]_1\ => \i_fu_390_reg_n_3_[15]\,
      \i_fu_390_reg[16]_2\ => \i_fu_390_reg_n_3_[16]\,
      \i_fu_390_reg[17]\ => \i_fu_390_reg_n_3_[17]\,
      \i_fu_390_reg[4]\ => \i_fu_390_reg_n_3_[1]\,
      \i_fu_390_reg[4]_0\ => \i_fu_390_reg_n_3_[2]\,
      \i_fu_390_reg[4]_1\ => \i_fu_390_reg_n_3_[3]\,
      \i_fu_390_reg[4]_2\ => \i_fu_390_reg_n_3_[4]\,
      \i_fu_390_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_156,
      \i_fu_390_reg[8]\ => \i_fu_390_reg_n_3_[5]\,
      \i_fu_390_reg[8]_0\ => \i_fu_390_reg_n_3_[6]\,
      \i_fu_390_reg[8]_1\ => \i_fu_390_reg_n_3_[7]\,
      \i_fu_390_reg[8]_2\ => \i_fu_390_reg_n_3_[8]\,
      icmp_ln249_reg_4053 => icmp_ln249_reg_4053,
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      \icmp_ln249_reg_4053_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_137,
      \icmp_ln272_reg_4130_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_86,
      \icmp_ln272_reg_4130_reg[0]_0\ => \icmp_ln272_reg_4130_reg_n_3_[0]\,
      icmp_ln290_fu_2126_p2 => icmp_ln290_fu_2126_p2,
      \icmp_ln290_reg_4318[0]_i_3_0\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_17,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      \icmp_ln290_reg_4318_reg[0]\ => \icmp_ln290_reg_4318[0]_i_6_n_3\,
      \icmp_ln290_reg_4318_reg[0]_0\ => \icmp_ln290_reg_4318[0]_i_7_n_3\,
      \icmp_ln290_reg_4318_reg[0]_1\ => \icmp_ln290_reg_4318[0]_i_8_n_3\,
      \icmp_ln290_reg_4318_reg[0]_2\ => \icmp_ln290_reg_4318[0]_i_17_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_634[31]_i_3_0\ => \nf_1_fu_634[31]_i_14_n_3\,
      \nf_1_fu_634_reg[0]\ => \nf_1_fu_634[31]_i_7_n_3\,
      \nf_1_fu_634_reg[0]_0\ => \nf_1_fu_634[31]_i_8_n_3\,
      \nf_1_fu_634_reg[0]_1\ => \nf_1_fu_634[31]_i_9_n_3\,
      \nf_1_fu_634_reg[31]\(31 downto 0) => nf_fu_2137_p2(31 downto 0),
      \nf_1_fu_634_reg[31]_0\(31) => \nf_1_fu_634_reg_n_3_[31]\,
      \nf_1_fu_634_reg[31]_0\(30) => \nf_1_fu_634_reg_n_3_[30]\,
      \nf_1_fu_634_reg[31]_0\(29) => \nf_1_fu_634_reg_n_3_[29]\,
      \nf_1_fu_634_reg[31]_0\(28) => \nf_1_fu_634_reg_n_3_[28]\,
      \nf_1_fu_634_reg[31]_0\(27) => \nf_1_fu_634_reg_n_3_[27]\,
      \nf_1_fu_634_reg[31]_0\(26) => \nf_1_fu_634_reg_n_3_[26]\,
      \nf_1_fu_634_reg[31]_0\(25) => \nf_1_fu_634_reg_n_3_[25]\,
      \nf_1_fu_634_reg[31]_0\(24) => \nf_1_fu_634_reg_n_3_[24]\,
      \nf_1_fu_634_reg[31]_0\(23) => \nf_1_fu_634_reg_n_3_[23]\,
      \nf_1_fu_634_reg[31]_0\(22) => \nf_1_fu_634_reg_n_3_[22]\,
      \nf_1_fu_634_reg[31]_0\(21) => \nf_1_fu_634_reg_n_3_[21]\,
      \nf_1_fu_634_reg[31]_0\(20) => \nf_1_fu_634_reg_n_3_[20]\,
      \nf_1_fu_634_reg[31]_0\(19) => \nf_1_fu_634_reg_n_3_[19]\,
      \nf_1_fu_634_reg[31]_0\(18) => \nf_1_fu_634_reg_n_3_[18]\,
      \nf_1_fu_634_reg[31]_0\(17) => \nf_1_fu_634_reg_n_3_[17]\,
      \nf_1_fu_634_reg[31]_0\(16) => \nf_1_fu_634_reg_n_3_[16]\,
      \nf_1_fu_634_reg[31]_0\(15) => \nf_1_fu_634_reg_n_3_[15]\,
      \nf_1_fu_634_reg[31]_0\(14) => \nf_1_fu_634_reg_n_3_[14]\,
      \nf_1_fu_634_reg[31]_0\(13) => \nf_1_fu_634_reg_n_3_[13]\,
      \nf_1_fu_634_reg[31]_0\(12) => \nf_1_fu_634_reg_n_3_[12]\,
      \nf_1_fu_634_reg[31]_0\(11) => \nf_1_fu_634_reg_n_3_[11]\,
      \nf_1_fu_634_reg[31]_0\(10) => \nf_1_fu_634_reg_n_3_[10]\,
      \nf_1_fu_634_reg[31]_0\(9) => \nf_1_fu_634_reg_n_3_[9]\,
      \nf_1_fu_634_reg[31]_0\(8) => \nf_1_fu_634_reg_n_3_[8]\,
      \nf_1_fu_634_reg[31]_0\(7) => \nf_1_fu_634_reg_n_3_[7]\,
      \nf_1_fu_634_reg[31]_0\(6) => \nf_1_fu_634_reg_n_3_[6]\,
      \nf_1_fu_634_reg[31]_0\(5) => \nf_1_fu_634_reg_n_3_[5]\,
      \nf_1_fu_634_reg[31]_0\(4) => \nf_1_fu_634_reg_n_3_[4]\,
      \nf_1_fu_634_reg[31]_0\(3) => \nf_1_fu_634_reg_n_3_[3]\,
      \nf_1_fu_634_reg[31]_0\(2) => \nf_1_fu_634_reg_n_3_[2]\,
      \nf_1_fu_634_reg[31]_0\(1) => \nf_1_fu_634_reg_n_3_[1]\,
      \nf_1_fu_634_reg[31]_0\(0) => \nf_1_fu_634_reg_n_3_[0]\,
      \nf_1_fu_634_reg[3]\ => \nf_1_fu_634_reg[3]_0\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \p_reg_reg_i_15__1_0\(26 downto 0) => inputBuf_V_55_fu_630(26 downto 0),
      \p_reg_reg_i_15__1_1\(26 downto 0) => inputBuf_V_54_fu_626(26 downto 0),
      \p_reg_reg_i_15__1_2\(26 downto 0) => inputBuf_V_53_fu_622(26 downto 0),
      \p_reg_reg_i_15__1_3\(26 downto 0) => inputBuf_V_52_fu_618(26 downto 0),
      \p_reg_reg_i_15__1_4\(26 downto 0) => inputBuf_V_51_fu_614(26 downto 0),
      \p_reg_reg_i_15__1_5\(26 downto 0) => inputBuf_V_50_fu_610(26 downto 0),
      \p_reg_reg_i_15__1_6\(26 downto 0) => inputBuf_V_49_fu_606(26 downto 0),
      \p_reg_reg_i_15__1_7\(26 downto 0) => inputBuf_V_48_fu_602(26 downto 0),
      \p_reg_reg_i_29__1_0\(26 downto 0) => inputBuf_V_39_fu_566(26 downto 0),
      \p_reg_reg_i_29__1_1\(26 downto 0) => inputBuf_V_38_fu_562(26 downto 0),
      \p_reg_reg_i_29__1_2\(26 downto 0) => inputBuf_V_37_fu_558(26 downto 0),
      \p_reg_reg_i_29__1_3\(26 downto 0) => inputBuf_V_36_fu_554(26 downto 0),
      \p_reg_reg_i_29__1_4\(26 downto 0) => inputBuf_V_35_fu_550(26 downto 0),
      \p_reg_reg_i_29__1_5\(26 downto 0) => inputBuf_V_34_fu_546(26 downto 0),
      \p_reg_reg_i_29__1_6\(26 downto 0) => inputBuf_V_33_fu_542(26 downto 0),
      \p_reg_reg_i_29__1_7\(26 downto 0) => inputBuf_V_32_fu_538(26 downto 0),
      \p_reg_reg_i_30__0_0\(26 downto 0) => inputBuf_V_43_fu_582(26 downto 0),
      \p_reg_reg_i_30__0_1\(26 downto 0) => inputBuf_V_42_fu_578(26 downto 0),
      \p_reg_reg_i_30__0_2\(26 downto 0) => inputBuf_V_41_fu_574(26 downto 0),
      \p_reg_reg_i_30__0_3\(26 downto 0) => inputBuf_V_40_fu_570(26 downto 0),
      \p_reg_reg_i_30__0_4\(26 downto 0) => inputBuf_V_47_fu_598(26 downto 0),
      \p_reg_reg_i_30__0_5\(26 downto 0) => inputBuf_V_46_fu_594(26 downto 0),
      \p_reg_reg_i_30__0_6\(26 downto 0) => inputBuf_V_45_fu_590(26 downto 0),
      \p_reg_reg_i_30__0_7\(26 downto 0) => inputBuf_V_44_fu_586(26 downto 0),
      \p_reg_reg_i_31__1_0\(26 downto 0) => inputBuf_V_23_fu_502(26 downto 0),
      \p_reg_reg_i_31__1_1\(26 downto 0) => inputBuf_V_22_fu_498(26 downto 0),
      \p_reg_reg_i_31__1_2\(26 downto 0) => inputBuf_V_21_fu_494(26 downto 0),
      \p_reg_reg_i_31__1_3\(26 downto 0) => inputBuf_V_20_fu_490(26 downto 0),
      \p_reg_reg_i_31__1_4\(26 downto 0) => inputBuf_V_19_fu_486(26 downto 0),
      \p_reg_reg_i_31__1_5\(26 downto 0) => inputBuf_V_18_fu_482(26 downto 0),
      \p_reg_reg_i_31__1_6\(26 downto 0) => inputBuf_V_17_fu_478(26 downto 0),
      \p_reg_reg_i_31__1_7\(26 downto 0) => inputBuf_V_16_fu_474(26 downto 0),
      \p_reg_reg_i_32__0_0\(26 downto 0) => inputBuf_V_31_fu_534(26 downto 0),
      \p_reg_reg_i_32__0_1\(26 downto 0) => inputBuf_V_30_fu_530(26 downto 0),
      \p_reg_reg_i_32__0_2\(26 downto 0) => inputBuf_V_29_fu_526(26 downto 0),
      \p_reg_reg_i_32__0_3\(26 downto 0) => inputBuf_V_28_fu_522(26 downto 0),
      \p_reg_reg_i_32__0_4\(26 downto 0) => inputBuf_V_27_fu_518(26 downto 0),
      \p_reg_reg_i_32__0_5\(26 downto 0) => inputBuf_V_26_fu_514(26 downto 0),
      \p_reg_reg_i_32__0_6\(26 downto 0) => inputBuf_V_25_fu_510(26 downto 0),
      \p_reg_reg_i_32__0_7\(26 downto 0) => inputBuf_V_24_fu_506(26 downto 0),
      \p_reg_reg_i_33__1_0\(26 downto 0) => inputBuf_V_7_fu_438(26 downto 0),
      \p_reg_reg_i_33__1_1\(26 downto 0) => inputBuf_V_6_fu_434(26 downto 0),
      \p_reg_reg_i_33__1_2\(26 downto 0) => inputBuf_V_5_fu_430(26 downto 0),
      \p_reg_reg_i_33__1_3\(26 downto 0) => inputBuf_V_4_fu_426(26 downto 0),
      \p_reg_reg_i_33__1_4\(26 downto 0) => inputBuf_V_3_fu_422(26 downto 0),
      \p_reg_reg_i_33__1_5\(26 downto 0) => inputBuf_V_2_fu_418(26 downto 0),
      \p_reg_reg_i_33__1_6\(26 downto 0) => inputBuf_V_1_fu_414(26 downto 0),
      \p_reg_reg_i_33__1_7\(26 downto 0) => inputBuf_V_fu_410(26 downto 0),
      \p_reg_reg_i_34__0_0\(26 downto 0) => inputBuf_V_15_fu_470(26 downto 0),
      \p_reg_reg_i_34__0_1\(26 downto 0) => inputBuf_V_14_fu_466(26 downto 0),
      \p_reg_reg_i_34__0_2\(26 downto 0) => inputBuf_V_13_fu_462(26 downto 0),
      \p_reg_reg_i_34__0_3\(26 downto 0) => inputBuf_V_12_fu_458(26 downto 0),
      \p_reg_reg_i_34__0_4\(26 downto 0) => inputBuf_V_11_fu_454(26 downto 0),
      \p_reg_reg_i_34__0_5\(26 downto 0) => inputBuf_V_10_fu_450(26 downto 0),
      \p_reg_reg_i_34__0_6\(26 downto 0) => inputBuf_V_9_fu_446(26 downto 0),
      \p_reg_reg_i_34__0_7\(26 downto 0) => inputBuf_V_8_fu_442(26 downto 0),
      \sf_fu_386_reg[0]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      \sf_fu_386_reg[0]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      \sf_fu_386_reg[0]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      \sf_fu_386_reg[0]_10\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      \sf_fu_386_reg[0]_11\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      \sf_fu_386_reg[0]_12\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      \sf_fu_386_reg[0]_13\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      \sf_fu_386_reg[0]_14\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      \sf_fu_386_reg[0]_15\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      \sf_fu_386_reg[0]_16\(0) => flow_control_loop_pipe_sequential_init_U_n_140,
      \sf_fu_386_reg[0]_17\(0) => flow_control_loop_pipe_sequential_init_U_n_141,
      \sf_fu_386_reg[0]_18\(0) => flow_control_loop_pipe_sequential_init_U_n_151,
      \sf_fu_386_reg[0]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      \sf_fu_386_reg[0]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      \sf_fu_386_reg[0]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      \sf_fu_386_reg[0]_5\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      \sf_fu_386_reg[0]_6\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      \sf_fu_386_reg[0]_7\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      \sf_fu_386_reg[0]_8\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      \sf_fu_386_reg[0]_9\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      \sf_fu_386_reg[1]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      \sf_fu_386_reg[1]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      \sf_fu_386_reg[1]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      \sf_fu_386_reg[1]_10\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      \sf_fu_386_reg[1]_11\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      \sf_fu_386_reg[1]_12\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      \sf_fu_386_reg[1]_13\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      \sf_fu_386_reg[1]_14\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      \sf_fu_386_reg[1]_15\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      \sf_fu_386_reg[1]_16\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      \sf_fu_386_reg[1]_17\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      \sf_fu_386_reg[1]_18\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      \sf_fu_386_reg[1]_19\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      \sf_fu_386_reg[1]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      \sf_fu_386_reg[1]_20\(0) => flow_control_loop_pipe_sequential_init_U_n_142,
      \sf_fu_386_reg[1]_21\(0) => flow_control_loop_pipe_sequential_init_U_n_143,
      \sf_fu_386_reg[1]_22\(0) => flow_control_loop_pipe_sequential_init_U_n_144,
      \sf_fu_386_reg[1]_23\(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      \sf_fu_386_reg[1]_24\(0) => flow_control_loop_pipe_sequential_init_U_n_146,
      \sf_fu_386_reg[1]_25\(0) => flow_control_loop_pipe_sequential_init_U_n_147,
      \sf_fu_386_reg[1]_26\(0) => flow_control_loop_pipe_sequential_init_U_n_148,
      \sf_fu_386_reg[1]_27\(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      \sf_fu_386_reg[1]_28\(0) => flow_control_loop_pipe_sequential_init_U_n_150,
      \sf_fu_386_reg[1]_29\(0) => flow_control_loop_pipe_sequential_init_U_n_152,
      \sf_fu_386_reg[1]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      \sf_fu_386_reg[1]_30\(0) => flow_control_loop_pipe_sequential_init_U_n_153,
      \sf_fu_386_reg[1]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      \sf_fu_386_reg[1]_5\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      \sf_fu_386_reg[1]_6\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      \sf_fu_386_reg[1]_7\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      \sf_fu_386_reg[1]_8\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      \sf_fu_386_reg[1]_9\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      \sf_fu_386_reg[3]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      tmp_fu_1354_p58(26 downto 0) => tmp_fu_1354_p58(26 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => \i_fu_390_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(10),
      Q => \i_fu_390_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(11),
      Q => \i_fu_390_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(12),
      Q => \i_fu_390_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(13),
      Q => \i_fu_390_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(14),
      Q => \i_fu_390_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(15),
      Q => \i_fu_390_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(16),
      Q => \i_fu_390_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(17),
      Q => \i_fu_390_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(1),
      Q => \i_fu_390_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(2),
      Q => \i_fu_390_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(3),
      Q => \i_fu_390_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(4),
      Q => \i_fu_390_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(5),
      Q => \i_fu_390_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(6),
      Q => \i_fu_390_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(7),
      Q => \i_fu_390_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(8),
      Q => \i_fu_390_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\i_fu_390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => i_2_fu_1170_p2(9),
      Q => \i_fu_390_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_156
    );
\icmp_ln249_reg_4053_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => icmp_ln249_reg_4053,
      Q => icmp_ln249_reg_4053_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_4053_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm1152_out,
      D => icmp_ln249_reg_4053_pp0_iter1_reg,
      Q => icmp_ln249_reg_4053_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln249_reg_4053_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter3_fsm_state4,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter4_fsm1151_out
    );
\icmp_ln249_reg_4053_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1151_out,
      D => icmp_ln249_reg_4053_pp0_iter2_reg,
      Q => icmp_ln249_reg_4053_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln249_reg_4053_pp0_iter4_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      I4 => icmp_ln249_reg_4053_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter5_fsm1150_out
    );
\icmp_ln249_reg_4053_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm1150_out,
      D => icmp_ln249_reg_4053_pp0_iter3_reg,
      Q => icmp_ln249_reg_4053_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_4053_pp0_iter4_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\,
      O => \icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_4053_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3\,
      Q => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln249_reg_4053_pp0_iter6_reg,
      O => \icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_4053_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_4053_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln249_reg_4053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => icmp_ln249_reg_4053,
      R => '0'
    );
\icmp_ln272_reg_4130_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => \icmp_ln272_reg_4130_reg_n_3_[0]\,
      Q => icmp_ln272_reg_4130_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln272_reg_4130_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm1152_out,
      D => icmp_ln272_reg_4130_pp0_iter1_reg,
      Q => icmp_ln272_reg_4130_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln272_reg_4130_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1151_out,
      D => icmp_ln272_reg_4130_pp0_iter2_reg,
      Q => icmp_ln272_reg_4130_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln272_reg_4130_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm1150_out,
      D => icmp_ln272_reg_4130_pp0_iter3_reg,
      Q => icmp_ln272_reg_4130_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln272_reg_4130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \icmp_ln272_reg_4130_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_4318[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sf_2_fu_2120_p2(24),
      I1 => sf_2_fu_2120_p2(8),
      I2 => sf_2_fu_2120_p2(5),
      I3 => sf_2_fu_2120_p2(29),
      O => \icmp_ln290_reg_4318[0]_i_17_n_3\
    );
\icmp_ln290_reg_4318[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => sf_2_fu_2120_p2(4),
      I1 => sf_2_fu_2120_p2(19),
      I2 => sf_2_fu_2120_p2(20),
      I3 => sf_2_fu_2120_p2(15),
      O => \icmp_ln290_reg_4318[0]_i_18_n_3\
    );
\icmp_ln290_reg_4318[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2120_p2(7),
      I1 => sf_2_fu_2120_p2(1),
      I2 => sf_2_fu_2120_p2(18),
      I3 => sf_2_fu_2120_p2(9),
      O => \icmp_ln290_reg_4318[0]_i_19_n_3\
    );
\icmp_ln290_reg_4318[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2120_p2(26),
      I1 => sf_2_fu_2120_p2(22),
      I2 => sf_2_fu_2120_p2(16),
      I3 => sf_2_fu_2120_p2(6),
      O => \icmp_ln290_reg_4318[0]_i_20_n_3\
    );
\icmp_ln290_reg_4318[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2120_p2(23),
      I1 => sf_2_fu_2120_p2(28),
      I2 => sf_2_fu_2120_p2(27),
      I3 => sf_2_fu_2120_p2(25),
      I4 => \icmp_ln290_reg_4318[0]_i_18_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_6_n_3\
    );
\icmp_ln290_reg_4318[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2120_p2(17),
      I1 => sf_2_fu_2120_p2(30),
      I2 => sf_2_fu_2120_p2(13),
      I3 => sf_2_fu_2120_p2(31),
      I4 => \icmp_ln290_reg_4318[0]_i_19_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_7_n_3\
    );
\icmp_ln290_reg_4318[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2120_p2(10),
      I1 => sf_2_fu_2120_p2(14),
      I2 => sf_2_fu_2120_p2(12),
      I3 => sf_2_fu_2120_p2(21),
      I4 => \icmp_ln290_reg_4318[0]_i_20_n_3\,
      O => \icmp_ln290_reg_4318[0]_i_8_n_3\
    );
\icmp_ln290_reg_4318_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => icmp_ln290_reg_4318,
      Q => icmp_ln290_reg_4318_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm1152_out,
      D => icmp_ln290_reg_4318_pp0_iter1_reg,
      Q => icmp_ln290_reg_4318_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1151_out,
      D => icmp_ln290_reg_4318_pp0_iter2_reg,
      Q => icmp_ln290_reg_4318_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm1150_out,
      D => icmp_ln290_reg_4318_pp0_iter3_reg,
      Q => icmp_ln290_reg_4318_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln290_reg_4318_pp0_iter4_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln290_reg_4318_pp0_iter5_reg,
      O => \icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3\
    );
\icmp_ln290_reg_4318_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3\,
      Q => icmp_ln290_reg_4318_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln290_reg_4318_pp0_iter5_reg,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln290_reg_4318_pp0_iter6_reg,
      O => \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3\
    );
\icmp_ln290_reg_4318_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3\,
      Q => icmp_ln290_reg_4318_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln290_reg_4318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => icmp_ln290_fu_2126_p2,
      Q => icmp_ln290_reg_4318,
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_10_fu_450(0),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_10_fu_450(10),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_10_fu_450(11),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_10_fu_450(12),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_10_fu_450(13),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_10_fu_450(14),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_10_fu_450(15),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_10_fu_450(16),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_10_fu_450(17),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_10_fu_450(18),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_10_fu_450(19),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_10_fu_450(1),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_10_fu_450(20),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_10_fu_450(21),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_10_fu_450(22),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_10_fu_450(23),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_10_fu_450(24),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_10_fu_450(25),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_10_fu_450(26),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_10_fu_450(2),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_10_fu_450(3),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_10_fu_450(4),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_10_fu_450(5),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_10_fu_450(6),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_10_fu_450(7),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_10_fu_450(8),
      R => '0'
    );
\inputBuf_V_10_fu_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_10_fu_450(9),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_11_fu_454(0),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_11_fu_454(10),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_11_fu_454(11),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_11_fu_454(12),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_11_fu_454(13),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_11_fu_454(14),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_11_fu_454(15),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_11_fu_454(16),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_11_fu_454(17),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_11_fu_454(18),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_11_fu_454(19),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_11_fu_454(1),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_11_fu_454(20),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_11_fu_454(21),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_11_fu_454(22),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_11_fu_454(23),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_11_fu_454(24),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_11_fu_454(25),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_11_fu_454(26),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_11_fu_454(2),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_11_fu_454(3),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_11_fu_454(4),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_11_fu_454(5),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_11_fu_454(6),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_11_fu_454(7),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_11_fu_454(8),
      R => '0'
    );
\inputBuf_V_11_fu_454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_11_fu_454(9),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_12_fu_458(0),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_12_fu_458(10),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_12_fu_458(11),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_12_fu_458(12),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_12_fu_458(13),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_12_fu_458(14),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_12_fu_458(15),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_12_fu_458(16),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_12_fu_458(17),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_12_fu_458(18),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_12_fu_458(19),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_12_fu_458(1),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_12_fu_458(20),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_12_fu_458(21),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_12_fu_458(22),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_12_fu_458(23),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_12_fu_458(24),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_12_fu_458(25),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_12_fu_458(26),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_12_fu_458(2),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_12_fu_458(3),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_12_fu_458(4),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_12_fu_458(5),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_12_fu_458(6),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_12_fu_458(7),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_12_fu_458(8),
      R => '0'
    );
\inputBuf_V_12_fu_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_12_fu_458(9),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_13_fu_462(0),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_13_fu_462(10),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_13_fu_462(11),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_13_fu_462(12),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_13_fu_462(13),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_13_fu_462(14),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_13_fu_462(15),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_13_fu_462(16),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_13_fu_462(17),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_13_fu_462(18),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_13_fu_462(19),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_13_fu_462(1),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_13_fu_462(20),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_13_fu_462(21),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_13_fu_462(22),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_13_fu_462(23),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_13_fu_462(24),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_13_fu_462(25),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_13_fu_462(26),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_13_fu_462(2),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_13_fu_462(3),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_13_fu_462(4),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_13_fu_462(5),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_13_fu_462(6),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_13_fu_462(7),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_13_fu_462(8),
      R => '0'
    );
\inputBuf_V_13_fu_462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_13_fu_462(9),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_14_fu_466(0),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_14_fu_466(10),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_14_fu_466(11),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_14_fu_466(12),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_14_fu_466(13),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_14_fu_466(14),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_14_fu_466(15),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_14_fu_466(16),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_14_fu_466(17),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_14_fu_466(18),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_14_fu_466(19),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_14_fu_466(1),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_14_fu_466(20),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_14_fu_466(21),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_14_fu_466(22),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_14_fu_466(23),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_14_fu_466(24),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_14_fu_466(25),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_14_fu_466(26),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_14_fu_466(2),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_14_fu_466(3),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_14_fu_466(4),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_14_fu_466(5),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_14_fu_466(6),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_14_fu_466(7),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_14_fu_466(8),
      R => '0'
    );
\inputBuf_V_14_fu_466_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_14_fu_466(9),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_15_fu_470(0),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_15_fu_470(10),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_15_fu_470(11),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_15_fu_470(12),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_15_fu_470(13),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_15_fu_470(14),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_15_fu_470(15),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_15_fu_470(16),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_15_fu_470(17),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_15_fu_470(18),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_15_fu_470(19),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_15_fu_470(1),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_15_fu_470(20),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_15_fu_470(21),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_15_fu_470(22),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_15_fu_470(23),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_15_fu_470(24),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_15_fu_470(25),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_15_fu_470(26),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_15_fu_470(2),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_15_fu_470(3),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_15_fu_470(4),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_15_fu_470(5),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_15_fu_470(6),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_15_fu_470(7),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_15_fu_470(8),
      R => '0'
    );
\inputBuf_V_15_fu_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_15_fu_470(9),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_16_fu_474(0),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_16_fu_474(10),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_16_fu_474(11),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_16_fu_474(12),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_16_fu_474(13),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_16_fu_474(14),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_16_fu_474(15),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_16_fu_474(16),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_16_fu_474(17),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_16_fu_474(18),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_16_fu_474(19),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_16_fu_474(1),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_16_fu_474(20),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_16_fu_474(21),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_16_fu_474(22),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_16_fu_474(23),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_16_fu_474(24),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_16_fu_474(25),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_16_fu_474(26),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_16_fu_474(2),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_16_fu_474(3),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_16_fu_474(4),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_16_fu_474(5),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_16_fu_474(6),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_16_fu_474(7),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_16_fu_474(8),
      R => '0'
    );
\inputBuf_V_16_fu_474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102139,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_16_fu_474(9),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_17_fu_478(0),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_17_fu_478(10),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_17_fu_478(11),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_17_fu_478(12),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_17_fu_478(13),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_17_fu_478(14),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_17_fu_478(15),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_17_fu_478(16),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_17_fu_478(17),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_17_fu_478(18),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_17_fu_478(19),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_17_fu_478(1),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_17_fu_478(20),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_17_fu_478(21),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_17_fu_478(22),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_17_fu_478(23),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_17_fu_478(24),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_17_fu_478(25),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_17_fu_478(26),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_17_fu_478(2),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_17_fu_478(3),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_17_fu_478(4),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_17_fu_478(5),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_17_fu_478(6),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_17_fu_478(7),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_17_fu_478(8),
      R => '0'
    );
\inputBuf_V_17_fu_478_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102138,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_17_fu_478(9),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_18_fu_482(0),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_18_fu_482(10),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_18_fu_482(11),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_18_fu_482(12),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_18_fu_482(13),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_18_fu_482(14),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_18_fu_482(15),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_18_fu_482(16),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_18_fu_482(17),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_18_fu_482(18),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_18_fu_482(19),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_18_fu_482(1),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_18_fu_482(20),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_18_fu_482(21),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_18_fu_482(22),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_18_fu_482(23),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_18_fu_482(24),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_18_fu_482(25),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_18_fu_482(26),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_18_fu_482(2),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_18_fu_482(3),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_18_fu_482(4),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_18_fu_482(5),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_18_fu_482(6),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_18_fu_482(7),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_18_fu_482(8),
      R => '0'
    );
\inputBuf_V_18_fu_482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102137,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_18_fu_482(9),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_19_fu_486(0),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_19_fu_486(10),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_19_fu_486(11),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_19_fu_486(12),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_19_fu_486(13),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_19_fu_486(14),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_19_fu_486(15),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_19_fu_486(16),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_19_fu_486(17),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_19_fu_486(18),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_19_fu_486(19),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_19_fu_486(1),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_19_fu_486(20),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_19_fu_486(21),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_19_fu_486(22),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_19_fu_486(23),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_19_fu_486(24),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_19_fu_486(25),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_19_fu_486(26),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_19_fu_486(2),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_19_fu_486(3),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_19_fu_486(4),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_19_fu_486(5),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_19_fu_486(6),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_19_fu_486(7),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_19_fu_486(8),
      R => '0'
    );
\inputBuf_V_19_fu_486_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102136,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_19_fu_486(9),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_1_fu_414(0),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_1_fu_414(10),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_1_fu_414(11),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_1_fu_414(12),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_1_fu_414(13),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_1_fu_414(14),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_1_fu_414(15),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_1_fu_414(16),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_1_fu_414(17),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_1_fu_414(18),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_1_fu_414(19),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_1_fu_414(1),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_1_fu_414(20),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_1_fu_414(21),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_1_fu_414(22),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_1_fu_414(23),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_1_fu_414(24),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_1_fu_414(25),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_1_fu_414(26),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_1_fu_414(2),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_1_fu_414(3),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_1_fu_414(4),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_1_fu_414(5),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_1_fu_414(6),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_1_fu_414(7),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_1_fu_414(8),
      R => '0'
    );
\inputBuf_V_1_fu_414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102154,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_1_fu_414(9),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_20_fu_490(0),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_20_fu_490(10),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_20_fu_490(11),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_20_fu_490(12),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_20_fu_490(13),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_20_fu_490(14),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_20_fu_490(15),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_20_fu_490(16),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_20_fu_490(17),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_20_fu_490(18),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_20_fu_490(19),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_20_fu_490(1),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_20_fu_490(20),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_20_fu_490(21),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_20_fu_490(22),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_20_fu_490(23),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_20_fu_490(24),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_20_fu_490(25),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_20_fu_490(26),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_20_fu_490(2),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_20_fu_490(3),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_20_fu_490(4),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_20_fu_490(5),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_20_fu_490(6),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_20_fu_490(7),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_20_fu_490(8),
      R => '0'
    );
\inputBuf_V_20_fu_490_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_20_fu_490(9),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_21_fu_494(0),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_21_fu_494(10),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_21_fu_494(11),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_21_fu_494(12),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_21_fu_494(13),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_21_fu_494(14),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_21_fu_494(15),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_21_fu_494(16),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_21_fu_494(17),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_21_fu_494(18),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_21_fu_494(19),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_21_fu_494(1),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_21_fu_494(20),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_21_fu_494(21),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_21_fu_494(22),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_21_fu_494(23),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_21_fu_494(24),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_21_fu_494(25),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_21_fu_494(26),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_21_fu_494(2),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_21_fu_494(3),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_21_fu_494(4),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_21_fu_494(5),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_21_fu_494(6),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_21_fu_494(7),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_21_fu_494(8),
      R => '0'
    );
\inputBuf_V_21_fu_494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102134,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_21_fu_494(9),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_22_fu_498(0),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_22_fu_498(10),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_22_fu_498(11),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_22_fu_498(12),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_22_fu_498(13),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_22_fu_498(14),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_22_fu_498(15),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_22_fu_498(16),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_22_fu_498(17),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_22_fu_498(18),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_22_fu_498(19),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_22_fu_498(1),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_22_fu_498(20),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_22_fu_498(21),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_22_fu_498(22),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_22_fu_498(23),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_22_fu_498(24),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_22_fu_498(25),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_22_fu_498(26),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_22_fu_498(2),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_22_fu_498(3),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_22_fu_498(4),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_22_fu_498(5),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_22_fu_498(6),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_22_fu_498(7),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_22_fu_498(8),
      R => '0'
    );
\inputBuf_V_22_fu_498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102133,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_22_fu_498(9),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_23_fu_502(0),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_23_fu_502(10),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_23_fu_502(11),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_23_fu_502(12),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_23_fu_502(13),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_23_fu_502(14),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_23_fu_502(15),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_23_fu_502(16),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_23_fu_502(17),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_23_fu_502(18),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_23_fu_502(19),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_23_fu_502(1),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_23_fu_502(20),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_23_fu_502(21),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_23_fu_502(22),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_23_fu_502(23),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_23_fu_502(24),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_23_fu_502(25),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_23_fu_502(26),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_23_fu_502(2),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_23_fu_502(3),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_23_fu_502(4),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_23_fu_502(5),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_23_fu_502(6),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_23_fu_502(7),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_23_fu_502(8),
      R => '0'
    );
\inputBuf_V_23_fu_502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102132,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_23_fu_502(9),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_24_fu_506(0),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_24_fu_506(10),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_24_fu_506(11),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_24_fu_506(12),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_24_fu_506(13),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_24_fu_506(14),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_24_fu_506(15),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_24_fu_506(16),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_24_fu_506(17),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_24_fu_506(18),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_24_fu_506(19),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_24_fu_506(1),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_24_fu_506(20),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_24_fu_506(21),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_24_fu_506(22),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_24_fu_506(23),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_24_fu_506(24),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_24_fu_506(25),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_24_fu_506(26),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_24_fu_506(2),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_24_fu_506(3),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_24_fu_506(4),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_24_fu_506(5),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_24_fu_506(6),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_24_fu_506(7),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_24_fu_506(8),
      R => '0'
    );
\inputBuf_V_24_fu_506_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102131,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_24_fu_506(9),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_25_fu_510(0),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_25_fu_510(10),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_25_fu_510(11),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_25_fu_510(12),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_25_fu_510(13),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_25_fu_510(14),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_25_fu_510(15),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_25_fu_510(16),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_25_fu_510(17),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_25_fu_510(18),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_25_fu_510(19),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_25_fu_510(1),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_25_fu_510(20),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_25_fu_510(21),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_25_fu_510(22),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_25_fu_510(23),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_25_fu_510(24),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_25_fu_510(25),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_25_fu_510(26),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_25_fu_510(2),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_25_fu_510(3),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_25_fu_510(4),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_25_fu_510(5),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_25_fu_510(6),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_25_fu_510(7),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_25_fu_510(8),
      R => '0'
    );
\inputBuf_V_25_fu_510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102130,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_25_fu_510(9),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_26_fu_514(0),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_26_fu_514(10),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_26_fu_514(11),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_26_fu_514(12),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_26_fu_514(13),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_26_fu_514(14),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_26_fu_514(15),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_26_fu_514(16),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_26_fu_514(17),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_26_fu_514(18),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_26_fu_514(19),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_26_fu_514(1),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_26_fu_514(20),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_26_fu_514(21),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_26_fu_514(22),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_26_fu_514(23),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_26_fu_514(24),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_26_fu_514(25),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_26_fu_514(26),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_26_fu_514(2),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_26_fu_514(3),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_26_fu_514(4),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_26_fu_514(5),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_26_fu_514(6),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_26_fu_514(7),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_26_fu_514(8),
      R => '0'
    );
\inputBuf_V_26_fu_514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102129,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_26_fu_514(9),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_27_fu_518(0),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_27_fu_518(10),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_27_fu_518(11),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_27_fu_518(12),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_27_fu_518(13),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_27_fu_518(14),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_27_fu_518(15),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_27_fu_518(16),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_27_fu_518(17),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_27_fu_518(18),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_27_fu_518(19),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_27_fu_518(1),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_27_fu_518(20),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_27_fu_518(21),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_27_fu_518(22),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_27_fu_518(23),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_27_fu_518(24),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_27_fu_518(25),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_27_fu_518(26),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_27_fu_518(2),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_27_fu_518(3),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_27_fu_518(4),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_27_fu_518(5),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_27_fu_518(6),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_27_fu_518(7),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_27_fu_518(8),
      R => '0'
    );
\inputBuf_V_27_fu_518_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102128,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_27_fu_518(9),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_28_fu_522(0),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_28_fu_522(10),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_28_fu_522(11),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_28_fu_522(12),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_28_fu_522(13),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_28_fu_522(14),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_28_fu_522(15),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_28_fu_522(16),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_28_fu_522(17),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_28_fu_522(18),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_28_fu_522(19),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_28_fu_522(1),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_28_fu_522(20),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_28_fu_522(21),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_28_fu_522(22),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_28_fu_522(23),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_28_fu_522(24),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_28_fu_522(25),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_28_fu_522(26),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_28_fu_522(2),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_28_fu_522(3),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_28_fu_522(4),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_28_fu_522(5),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_28_fu_522(6),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_28_fu_522(7),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_28_fu_522(8),
      R => '0'
    );
\inputBuf_V_28_fu_522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_28_fu_522(9),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_29_fu_526(0),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_29_fu_526(10),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_29_fu_526(11),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_29_fu_526(12),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_29_fu_526(13),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_29_fu_526(14),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_29_fu_526(15),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_29_fu_526(16),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_29_fu_526(17),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_29_fu_526(18),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_29_fu_526(19),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_29_fu_526(1),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_29_fu_526(20),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_29_fu_526(21),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_29_fu_526(22),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_29_fu_526(23),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_29_fu_526(24),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_29_fu_526(25),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_29_fu_526(26),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_29_fu_526(2),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_29_fu_526(3),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_29_fu_526(4),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_29_fu_526(5),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_29_fu_526(6),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_29_fu_526(7),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_29_fu_526(8),
      R => '0'
    );
\inputBuf_V_29_fu_526_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102126,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_29_fu_526(9),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_2_fu_418(0),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_2_fu_418(10),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_2_fu_418(11),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_2_fu_418(12),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_2_fu_418(13),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_2_fu_418(14),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_2_fu_418(15),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_2_fu_418(16),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_2_fu_418(17),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_2_fu_418(18),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_2_fu_418(19),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_2_fu_418(1),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_2_fu_418(20),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_2_fu_418(21),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_2_fu_418(22),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_2_fu_418(23),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_2_fu_418(24),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_2_fu_418(25),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_2_fu_418(26),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_2_fu_418(2),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_2_fu_418(3),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_2_fu_418(4),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_2_fu_418(5),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_2_fu_418(6),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_2_fu_418(7),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_2_fu_418(8),
      R => '0'
    );
\inputBuf_V_2_fu_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_151,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_2_fu_418(9),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_30_fu_530(0),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_30_fu_530(10),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_30_fu_530(11),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_30_fu_530(12),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_30_fu_530(13),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_30_fu_530(14),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_30_fu_530(15),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_30_fu_530(16),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_30_fu_530(17),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_30_fu_530(18),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_30_fu_530(19),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_30_fu_530(1),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_30_fu_530(20),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_30_fu_530(21),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_30_fu_530(22),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_30_fu_530(23),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_30_fu_530(24),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_30_fu_530(25),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_30_fu_530(26),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_30_fu_530(2),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_30_fu_530(3),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_30_fu_530(4),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_30_fu_530(5),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_30_fu_530(6),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_30_fu_530(7),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_30_fu_530(8),
      R => '0'
    );
\inputBuf_V_30_fu_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102125,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_30_fu_530(9),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_31_fu_534(0),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_31_fu_534(10),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_31_fu_534(11),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_31_fu_534(12),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_31_fu_534(13),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_31_fu_534(14),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_31_fu_534(15),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_31_fu_534(16),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_31_fu_534(17),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_31_fu_534(18),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_31_fu_534(19),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_31_fu_534(1),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_31_fu_534(20),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_31_fu_534(21),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_31_fu_534(22),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_31_fu_534(23),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_31_fu_534(24),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_31_fu_534(25),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_31_fu_534(26),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_31_fu_534(2),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_31_fu_534(3),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_31_fu_534(4),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_31_fu_534(5),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_31_fu_534(6),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_31_fu_534(7),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_31_fu_534(8),
      R => '0'
    );
\inputBuf_V_31_fu_534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102124,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_31_fu_534(9),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_32_fu_538(0),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_32_fu_538(10),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_32_fu_538(11),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_32_fu_538(12),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_32_fu_538(13),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_32_fu_538(14),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_32_fu_538(15),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_32_fu_538(16),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_32_fu_538(17),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_32_fu_538(18),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_32_fu_538(19),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_32_fu_538(1),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_32_fu_538(20),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_32_fu_538(21),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_32_fu_538(22),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_32_fu_538(23),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_32_fu_538(24),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_32_fu_538(25),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_32_fu_538(26),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_32_fu_538(2),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_32_fu_538(3),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_32_fu_538(4),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_32_fu_538(5),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_32_fu_538(6),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_32_fu_538(7),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_32_fu_538(8),
      R => '0'
    );
\inputBuf_V_32_fu_538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_141,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_32_fu_538(9),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_33_fu_542(0),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_33_fu_542(10),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_33_fu_542(11),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_33_fu_542(12),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_33_fu_542(13),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_33_fu_542(14),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_33_fu_542(15),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_33_fu_542(16),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_33_fu_542(17),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_33_fu_542(18),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_33_fu_542(19),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_33_fu_542(1),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_33_fu_542(20),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_33_fu_542(21),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_33_fu_542(22),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_33_fu_542(23),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_33_fu_542(24),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_33_fu_542(25),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_33_fu_542(26),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_33_fu_542(2),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_33_fu_542(3),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_33_fu_542(4),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_33_fu_542(5),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_33_fu_542(6),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_33_fu_542(7),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_33_fu_542(8),
      R => '0'
    );
\inputBuf_V_33_fu_542_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_33_fu_542(9),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_34_fu_546(0),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_34_fu_546(10),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_34_fu_546(11),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_34_fu_546(12),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_34_fu_546(13),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_34_fu_546(14),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_34_fu_546(15),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_34_fu_546(16),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_34_fu_546(17),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_34_fu_546(18),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_34_fu_546(19),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_34_fu_546(1),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_34_fu_546(20),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_34_fu_546(21),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_34_fu_546(22),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_34_fu_546(23),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_34_fu_546(24),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_34_fu_546(25),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_34_fu_546(26),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_34_fu_546(2),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_34_fu_546(3),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_34_fu_546(4),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_34_fu_546(5),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_34_fu_546(6),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_34_fu_546(7),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_34_fu_546(8),
      R => '0'
    );
\inputBuf_V_34_fu_546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102121,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_34_fu_546(9),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_35_fu_550(0),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_35_fu_550(10),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_35_fu_550(11),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_35_fu_550(12),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_35_fu_550(13),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_35_fu_550(14),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_35_fu_550(15),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_35_fu_550(16),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_35_fu_550(17),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_35_fu_550(18),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_35_fu_550(19),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_35_fu_550(1),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_35_fu_550(20),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_35_fu_550(21),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_35_fu_550(22),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_35_fu_550(23),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_35_fu_550(24),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_35_fu_550(25),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_35_fu_550(26),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_35_fu_550(2),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_35_fu_550(3),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_35_fu_550(4),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_35_fu_550(5),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_35_fu_550(6),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_35_fu_550(7),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_35_fu_550(8),
      R => '0'
    );
\inputBuf_V_35_fu_550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102120,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_35_fu_550(9),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_36_fu_554(0),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_36_fu_554(10),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_36_fu_554(11),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_36_fu_554(12),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_36_fu_554(13),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_36_fu_554(14),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_36_fu_554(15),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_36_fu_554(16),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_36_fu_554(17),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_36_fu_554(18),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_36_fu_554(19),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_36_fu_554(1),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_36_fu_554(20),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_36_fu_554(21),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_36_fu_554(22),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_36_fu_554(23),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_36_fu_554(24),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_36_fu_554(25),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_36_fu_554(26),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_36_fu_554(2),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_36_fu_554(3),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_36_fu_554(4),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_36_fu_554(5),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_36_fu_554(6),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_36_fu_554(7),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_36_fu_554(8),
      R => '0'
    );
\inputBuf_V_36_fu_554_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_36_fu_554(9),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_37_fu_558(0),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_37_fu_558(10),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_37_fu_558(11),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_37_fu_558(12),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_37_fu_558(13),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_37_fu_558(14),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_37_fu_558(15),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_37_fu_558(16),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_37_fu_558(17),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_37_fu_558(18),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_37_fu_558(19),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_37_fu_558(1),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_37_fu_558(20),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_37_fu_558(21),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_37_fu_558(22),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_37_fu_558(23),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_37_fu_558(24),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_37_fu_558(25),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_37_fu_558(26),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_37_fu_558(2),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_37_fu_558(3),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_37_fu_558(4),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_37_fu_558(5),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_37_fu_558(6),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_37_fu_558(7),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_37_fu_558(8),
      R => '0'
    );
\inputBuf_V_37_fu_558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102118,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_37_fu_558(9),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_38_fu_562(0),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_38_fu_562(10),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_38_fu_562(11),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_38_fu_562(12),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_38_fu_562(13),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_38_fu_562(14),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_38_fu_562(15),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_38_fu_562(16),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_38_fu_562(17),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_38_fu_562(18),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_38_fu_562(19),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_38_fu_562(1),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_38_fu_562(20),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_38_fu_562(21),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_38_fu_562(22),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_38_fu_562(23),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_38_fu_562(24),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_38_fu_562(25),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_38_fu_562(26),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_38_fu_562(2),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_38_fu_562(3),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_38_fu_562(4),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_38_fu_562(5),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_38_fu_562(6),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_38_fu_562(7),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_38_fu_562(8),
      R => '0'
    );
\inputBuf_V_38_fu_562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_144,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_38_fu_562(9),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_39_fu_566(0),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_39_fu_566(10),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_39_fu_566(11),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_39_fu_566(12),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_39_fu_566(13),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_39_fu_566(14),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_39_fu_566(15),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_39_fu_566(16),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_39_fu_566(17),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_39_fu_566(18),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_39_fu_566(19),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_39_fu_566(1),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_39_fu_566(20),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_39_fu_566(21),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_39_fu_566(22),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_39_fu_566(23),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_39_fu_566(24),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_39_fu_566(25),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_39_fu_566(26),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_39_fu_566(2),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_39_fu_566(3),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_39_fu_566(4),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_39_fu_566(5),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_39_fu_566(6),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_39_fu_566(7),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_39_fu_566(8),
      R => '0'
    );
\inputBuf_V_39_fu_566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102116,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_39_fu_566(9),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_3_fu_422(0),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_3_fu_422(10),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_3_fu_422(11),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_3_fu_422(12),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_3_fu_422(13),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_3_fu_422(14),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_3_fu_422(15),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_3_fu_422(16),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_3_fu_422(17),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_3_fu_422(18),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_3_fu_422(19),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_3_fu_422(1),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_3_fu_422(20),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_3_fu_422(21),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_3_fu_422(22),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_3_fu_422(23),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_3_fu_422(24),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_3_fu_422(25),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_3_fu_422(26),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_3_fu_422(2),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_3_fu_422(3),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_3_fu_422(4),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_3_fu_422(5),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_3_fu_422(6),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_3_fu_422(7),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_3_fu_422(8),
      R => '0'
    );
\inputBuf_V_3_fu_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_140,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_3_fu_422(9),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_40_fu_570(0),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_40_fu_570(10),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_40_fu_570(11),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_40_fu_570(12),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_40_fu_570(13),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_40_fu_570(14),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_40_fu_570(15),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_40_fu_570(16),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_40_fu_570(17),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_40_fu_570(18),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_40_fu_570(19),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_40_fu_570(1),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_40_fu_570(20),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_40_fu_570(21),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_40_fu_570(22),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_40_fu_570(23),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_40_fu_570(24),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_40_fu_570(25),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_40_fu_570(26),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_40_fu_570(2),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_40_fu_570(3),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_40_fu_570(4),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_40_fu_570(5),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_40_fu_570(6),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_40_fu_570(7),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_40_fu_570(8),
      R => '0'
    );
\inputBuf_V_40_fu_570_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102115,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_40_fu_570(9),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_41_fu_574(0),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_41_fu_574(10),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_41_fu_574(11),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_41_fu_574(12),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_41_fu_574(13),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_41_fu_574(14),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_41_fu_574(15),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_41_fu_574(16),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_41_fu_574(17),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_41_fu_574(18),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_41_fu_574(19),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_41_fu_574(1),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_41_fu_574(20),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_41_fu_574(21),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_41_fu_574(22),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_41_fu_574(23),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_41_fu_574(24),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_41_fu_574(25),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_41_fu_574(26),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_41_fu_574(2),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_41_fu_574(3),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_41_fu_574(4),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_41_fu_574(5),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_41_fu_574(6),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_41_fu_574(7),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_41_fu_574(8),
      R => '0'
    );
\inputBuf_V_41_fu_574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102114,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_41_fu_574(9),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_42_fu_578(0),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_42_fu_578(10),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_42_fu_578(11),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_42_fu_578(12),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_42_fu_578(13),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_42_fu_578(14),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_42_fu_578(15),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_42_fu_578(16),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_42_fu_578(17),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_42_fu_578(18),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_42_fu_578(19),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_42_fu_578(1),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_42_fu_578(20),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_42_fu_578(21),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_42_fu_578(22),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_42_fu_578(23),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_42_fu_578(24),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_42_fu_578(25),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_42_fu_578(26),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_42_fu_578(2),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_42_fu_578(3),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_42_fu_578(4),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_42_fu_578(5),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_42_fu_578(6),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_42_fu_578(7),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_42_fu_578(8),
      R => '0'
    );
\inputBuf_V_42_fu_578_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102113,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_42_fu_578(9),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_43_fu_582(0),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_43_fu_582(10),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_43_fu_582(11),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_43_fu_582(12),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_43_fu_582(13),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_43_fu_582(14),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_43_fu_582(15),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_43_fu_582(16),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_43_fu_582(17),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_43_fu_582(18),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_43_fu_582(19),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_43_fu_582(1),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_43_fu_582(20),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_43_fu_582(21),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_43_fu_582(22),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_43_fu_582(23),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_43_fu_582(24),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_43_fu_582(25),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_43_fu_582(26),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_43_fu_582(2),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_43_fu_582(3),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_43_fu_582(4),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_43_fu_582(5),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_43_fu_582(6),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_43_fu_582(7),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_43_fu_582(8),
      R => '0'
    );
\inputBuf_V_43_fu_582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102112,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_43_fu_582(9),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_44_fu_586(0),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_44_fu_586(10),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_44_fu_586(11),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_44_fu_586(12),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_44_fu_586(13),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_44_fu_586(14),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_44_fu_586(15),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_44_fu_586(16),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_44_fu_586(17),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_44_fu_586(18),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_44_fu_586(19),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_44_fu_586(1),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_44_fu_586(20),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_44_fu_586(21),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_44_fu_586(22),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_44_fu_586(23),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_44_fu_586(24),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_44_fu_586(25),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_44_fu_586(26),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_44_fu_586(2),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_44_fu_586(3),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_44_fu_586(4),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_44_fu_586(5),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_44_fu_586(6),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_44_fu_586(7),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_44_fu_586(8),
      R => '0'
    );
\inputBuf_V_44_fu_586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102111,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_44_fu_586(9),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_45_fu_590(0),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_45_fu_590(10),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_45_fu_590(11),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_45_fu_590(12),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_45_fu_590(13),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_45_fu_590(14),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_45_fu_590(15),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_45_fu_590(16),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_45_fu_590(17),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_45_fu_590(18),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_45_fu_590(19),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_45_fu_590(1),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_45_fu_590(20),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_45_fu_590(21),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_45_fu_590(22),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_45_fu_590(23),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_45_fu_590(24),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_45_fu_590(25),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_45_fu_590(26),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_45_fu_590(2),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_45_fu_590(3),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_45_fu_590(4),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_45_fu_590(5),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_45_fu_590(6),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_45_fu_590(7),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_45_fu_590(8),
      R => '0'
    );
\inputBuf_V_45_fu_590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_45_fu_590(9),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_46_fu_594(0),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_46_fu_594(10),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_46_fu_594(11),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_46_fu_594(12),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_46_fu_594(13),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_46_fu_594(14),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_46_fu_594(15),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_46_fu_594(16),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_46_fu_594(17),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_46_fu_594(18),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_46_fu_594(19),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_46_fu_594(1),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_46_fu_594(20),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_46_fu_594(21),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_46_fu_594(22),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_46_fu_594(23),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_46_fu_594(24),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_46_fu_594(25),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_46_fu_594(26),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_46_fu_594(2),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_46_fu_594(3),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_46_fu_594(4),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_46_fu_594(5),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_46_fu_594(6),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_46_fu_594(7),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_46_fu_594(8),
      R => '0'
    );
\inputBuf_V_46_fu_594_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_142,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_46_fu_594(9),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_47_fu_598(0),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_47_fu_598(10),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_47_fu_598(11),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_47_fu_598(12),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_47_fu_598(13),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_47_fu_598(14),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_47_fu_598(15),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_47_fu_598(16),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_47_fu_598(17),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_47_fu_598(18),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_47_fu_598(19),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_47_fu_598(1),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_47_fu_598(20),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_47_fu_598(21),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_47_fu_598(22),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_47_fu_598(23),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_47_fu_598(24),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_47_fu_598(25),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_47_fu_598(26),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_47_fu_598(2),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_47_fu_598(3),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_47_fu_598(4),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_47_fu_598(5),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_47_fu_598(6),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_47_fu_598(7),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_47_fu_598(8),
      R => '0'
    );
\inputBuf_V_47_fu_598_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_47_fu_598(9),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_48_fu_602(0),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_48_fu_602(10),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_48_fu_602(11),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_48_fu_602(12),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_48_fu_602(13),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_48_fu_602(14),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_48_fu_602(15),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_48_fu_602(16),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_48_fu_602(17),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_48_fu_602(18),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_48_fu_602(19),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_48_fu_602(1),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_48_fu_602(20),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_48_fu_602(21),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_48_fu_602(22),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_48_fu_602(23),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_48_fu_602(24),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_48_fu_602(25),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_48_fu_602(26),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_48_fu_602(2),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_48_fu_602(3),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_48_fu_602(4),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_48_fu_602(5),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_48_fu_602(6),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_48_fu_602(7),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_48_fu_602(8),
      R => '0'
    );
\inputBuf_V_48_fu_602_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_48_fu_602(9),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_49_fu_606(0),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_49_fu_606(10),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_49_fu_606(11),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_49_fu_606(12),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_49_fu_606(13),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_49_fu_606(14),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_49_fu_606(15),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_49_fu_606(16),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_49_fu_606(17),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_49_fu_606(18),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_49_fu_606(19),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_49_fu_606(1),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_49_fu_606(20),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_49_fu_606(21),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_49_fu_606(22),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_49_fu_606(23),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_49_fu_606(24),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_49_fu_606(25),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_49_fu_606(26),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_49_fu_606(2),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_49_fu_606(3),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_49_fu_606(4),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_49_fu_606(5),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_49_fu_606(6),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_49_fu_606(7),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_49_fu_606(8),
      R => '0'
    );
\inputBuf_V_49_fu_606_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_49_fu_606(9),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_4_fu_426(0),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_4_fu_426(10),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_4_fu_426(11),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_4_fu_426(12),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_4_fu_426(13),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_4_fu_426(14),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_4_fu_426(15),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_4_fu_426(16),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_4_fu_426(17),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_4_fu_426(18),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_4_fu_426(19),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_4_fu_426(1),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_4_fu_426(20),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_4_fu_426(21),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_4_fu_426(22),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_4_fu_426(23),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_4_fu_426(24),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_4_fu_426(25),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_4_fu_426(26),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_4_fu_426(2),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_4_fu_426(3),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_4_fu_426(4),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_4_fu_426(5),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_4_fu_426(6),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_4_fu_426(7),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_4_fu_426(8),
      R => '0'
    );
\inputBuf_V_4_fu_426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_150,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_4_fu_426(9),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_50_fu_610(0),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_50_fu_610(10),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_50_fu_610(11),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_50_fu_610(12),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_50_fu_610(13),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_50_fu_610(14),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_50_fu_610(15),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_50_fu_610(16),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_50_fu_610(17),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_50_fu_610(18),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_50_fu_610(19),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_50_fu_610(1),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_50_fu_610(20),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_50_fu_610(21),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_50_fu_610(22),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_50_fu_610(23),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_50_fu_610(24),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_50_fu_610(25),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_50_fu_610(26),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_50_fu_610(2),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_50_fu_610(3),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_50_fu_610(4),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_50_fu_610(5),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_50_fu_610(6),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_50_fu_610(7),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_50_fu_610(8),
      R => '0'
    );
\inputBuf_V_50_fu_610_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_50_fu_610(9),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_51_fu_614(0),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_51_fu_614(10),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_51_fu_614(11),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_51_fu_614(12),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_51_fu_614(13),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_51_fu_614(14),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_51_fu_614(15),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_51_fu_614(16),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_51_fu_614(17),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_51_fu_614(18),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_51_fu_614(19),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_51_fu_614(1),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_51_fu_614(20),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_51_fu_614(21),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_51_fu_614(22),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_51_fu_614(23),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_51_fu_614(24),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_51_fu_614(25),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_51_fu_614(26),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_51_fu_614(2),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_51_fu_614(3),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_51_fu_614(4),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_51_fu_614(5),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_51_fu_614(6),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_51_fu_614(7),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_51_fu_614(8),
      R => '0'
    );
\inputBuf_V_51_fu_614_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_51_fu_614(9),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_52_fu_618(0),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_52_fu_618(10),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_52_fu_618(11),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_52_fu_618(12),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_52_fu_618(13),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_52_fu_618(14),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_52_fu_618(15),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_52_fu_618(16),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_52_fu_618(17),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_52_fu_618(18),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_52_fu_618(19),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_52_fu_618(1),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_52_fu_618(20),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_52_fu_618(21),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_52_fu_618(22),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_52_fu_618(23),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_52_fu_618(24),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_52_fu_618(25),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_52_fu_618(26),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_52_fu_618(2),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_52_fu_618(3),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_52_fu_618(4),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_52_fu_618(5),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_52_fu_618(6),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_52_fu_618(7),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_52_fu_618(8),
      R => '0'
    );
\inputBuf_V_52_fu_618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_143,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_52_fu_618(9),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_53_fu_622(0),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_53_fu_622(10),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_53_fu_622(11),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_53_fu_622(12),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_53_fu_622(13),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_53_fu_622(14),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_53_fu_622(15),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_53_fu_622(16),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_53_fu_622(17),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_53_fu_622(18),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_53_fu_622(19),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_53_fu_622(1),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_53_fu_622(20),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_53_fu_622(21),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_53_fu_622(22),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_53_fu_622(23),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_53_fu_622(24),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_53_fu_622(25),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_53_fu_622(26),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_53_fu_622(2),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_53_fu_622(3),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_53_fu_622(4),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_53_fu_622(5),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_53_fu_622(6),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_53_fu_622(7),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_53_fu_622(8),
      R => '0'
    );
\inputBuf_V_53_fu_622_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_53_fu_622(9),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_54_fu_626(0),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_54_fu_626(10),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_54_fu_626(11),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_54_fu_626(12),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_54_fu_626(13),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_54_fu_626(14),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_54_fu_626(15),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_54_fu_626(16),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_54_fu_626(17),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_54_fu_626(18),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_54_fu_626(19),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_54_fu_626(1),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_54_fu_626(20),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_54_fu_626(21),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_54_fu_626(22),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_54_fu_626(23),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_54_fu_626(24),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_54_fu_626(25),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_54_fu_626(26),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_54_fu_626(2),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_54_fu_626(3),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_54_fu_626(4),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_54_fu_626(5),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_54_fu_626(6),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_54_fu_626(7),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_54_fu_626(8),
      R => '0'
    );
\inputBuf_V_54_fu_626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_54_fu_626(9),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_55_fu_630(0),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_55_fu_630(10),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_55_fu_630(11),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_55_fu_630(12),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_55_fu_630(13),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_55_fu_630(14),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_55_fu_630(15),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_55_fu_630(16),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_55_fu_630(17),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_55_fu_630(18),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_55_fu_630(19),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_55_fu_630(1),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_55_fu_630(20),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_55_fu_630(21),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_55_fu_630(22),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_55_fu_630(23),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_55_fu_630(24),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_55_fu_630(25),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_55_fu_630(26),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_55_fu_630(2),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_55_fu_630(3),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_55_fu_630(4),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_55_fu_630(5),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_55_fu_630(6),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_55_fu_630(7),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_55_fu_630(8),
      R => '0'
    );
\inputBuf_V_55_fu_630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_10211,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_55_fu_630(9),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_5_fu_430(0),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_5_fu_430(10),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_5_fu_430(11),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_5_fu_430(12),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_5_fu_430(13),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_5_fu_430(14),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_5_fu_430(15),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_5_fu_430(16),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_5_fu_430(17),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_5_fu_430(18),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_5_fu_430(19),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_5_fu_430(1),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_5_fu_430(20),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_5_fu_430(21),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_5_fu_430(22),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_5_fu_430(23),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_5_fu_430(24),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_5_fu_430(25),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_5_fu_430(26),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_5_fu_430(2),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_5_fu_430(3),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_5_fu_430(4),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_5_fu_430(5),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_5_fu_430(6),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_5_fu_430(7),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_5_fu_430(8),
      R => '0'
    );
\inputBuf_V_5_fu_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_5_fu_430(9),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_6_fu_434(0),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_6_fu_434(10),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_6_fu_434(11),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_6_fu_434(12),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_6_fu_434(13),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_6_fu_434(14),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_6_fu_434(15),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_6_fu_434(16),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_6_fu_434(17),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_6_fu_434(18),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_6_fu_434(19),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_6_fu_434(1),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_6_fu_434(20),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_6_fu_434(21),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_6_fu_434(22),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_6_fu_434(23),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_6_fu_434(24),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_6_fu_434(25),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_6_fu_434(26),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_6_fu_434(2),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_6_fu_434(3),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_6_fu_434(4),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_6_fu_434(5),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_6_fu_434(6),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_6_fu_434(7),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_6_fu_434(8),
      R => '0'
    );
\inputBuf_V_6_fu_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_149,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_6_fu_434(9),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_7_fu_438(0),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_7_fu_438(10),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_7_fu_438(11),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_7_fu_438(12),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_7_fu_438(13),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_7_fu_438(14),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_7_fu_438(15),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_7_fu_438(16),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_7_fu_438(17),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_7_fu_438(18),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_7_fu_438(19),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_7_fu_438(1),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_7_fu_438(20),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_7_fu_438(21),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_7_fu_438(22),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_7_fu_438(23),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_7_fu_438(24),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_7_fu_438(25),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_7_fu_438(26),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_7_fu_438(2),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_7_fu_438(3),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_7_fu_438(4),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_7_fu_438(5),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_7_fu_438(6),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_7_fu_438(7),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_7_fu_438(8),
      R => '0'
    );
\inputBuf_V_7_fu_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102148,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_7_fu_438(9),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_8_fu_442(0),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_8_fu_442(10),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_8_fu_442(11),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_8_fu_442(12),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_8_fu_442(13),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_8_fu_442(14),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_8_fu_442(15),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_8_fu_442(16),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_8_fu_442(17),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_8_fu_442(18),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_8_fu_442(19),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_8_fu_442(1),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_8_fu_442(20),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_8_fu_442(21),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_8_fu_442(22),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_8_fu_442(23),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_8_fu_442(24),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_8_fu_442(25),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_8_fu_442(26),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_8_fu_442(2),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_8_fu_442(3),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_8_fu_442(4),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_8_fu_442(5),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_8_fu_442(6),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_8_fu_442(7),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_8_fu_442(8),
      R => '0'
    );
\inputBuf_V_8_fu_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102147,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_8_fu_442(9),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_9_fu_446(0),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_9_fu_446(10),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_9_fu_446(11),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_9_fu_446(12),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_9_fu_446(13),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_9_fu_446(14),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_9_fu_446(15),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_9_fu_446(16),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_9_fu_446(17),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_9_fu_446(18),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_9_fu_446(19),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_9_fu_446(1),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_9_fu_446(20),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_9_fu_446(21),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_9_fu_446(22),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_9_fu_446(23),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_9_fu_446(24),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_9_fu_446(25),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_9_fu_446(26),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_9_fu_446(2),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_9_fu_446(3),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_9_fu_446(4),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_9_fu_446(5),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_9_fu_446(6),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_9_fu_446(7),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_9_fu_446(8),
      R => '0'
    );
\inputBuf_V_9_fu_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102146,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_9_fu_446(9),
      R => '0'
    );
\inputBuf_V_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(0),
      Q => inputBuf_V_fu_410(0),
      R => '0'
    );
\inputBuf_V_fu_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(10),
      Q => inputBuf_V_fu_410(10),
      R => '0'
    );
\inputBuf_V_fu_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(11),
      Q => inputBuf_V_fu_410(11),
      R => '0'
    );
\inputBuf_V_fu_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(12),
      Q => inputBuf_V_fu_410(12),
      R => '0'
    );
\inputBuf_V_fu_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(13),
      Q => inputBuf_V_fu_410(13),
      R => '0'
    );
\inputBuf_V_fu_410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(14),
      Q => inputBuf_V_fu_410(14),
      R => '0'
    );
\inputBuf_V_fu_410_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(15),
      Q => inputBuf_V_fu_410(15),
      R => '0'
    );
\inputBuf_V_fu_410_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(16),
      Q => inputBuf_V_fu_410(16),
      R => '0'
    );
\inputBuf_V_fu_410_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(17),
      Q => inputBuf_V_fu_410(17),
      R => '0'
    );
\inputBuf_V_fu_410_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(18),
      Q => inputBuf_V_fu_410(18),
      R => '0'
    );
\inputBuf_V_fu_410_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(19),
      Q => inputBuf_V_fu_410(19),
      R => '0'
    );
\inputBuf_V_fu_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(1),
      Q => inputBuf_V_fu_410(1),
      R => '0'
    );
\inputBuf_V_fu_410_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(20),
      Q => inputBuf_V_fu_410(20),
      R => '0'
    );
\inputBuf_V_fu_410_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(21),
      Q => inputBuf_V_fu_410(21),
      R => '0'
    );
\inputBuf_V_fu_410_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(22),
      Q => inputBuf_V_fu_410(22),
      R => '0'
    );
\inputBuf_V_fu_410_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(23),
      Q => inputBuf_V_fu_410(23),
      R => '0'
    );
\inputBuf_V_fu_410_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(24),
      Q => inputBuf_V_fu_410(24),
      R => '0'
    );
\inputBuf_V_fu_410_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(25),
      Q => inputBuf_V_fu_410(25),
      R => '0'
    );
\inputBuf_V_fu_410_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(26),
      Q => inputBuf_V_fu_410(26),
      R => '0'
    );
\inputBuf_V_fu_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(2),
      Q => inputBuf_V_fu_410(2),
      R => '0'
    );
\inputBuf_V_fu_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(3),
      Q => inputBuf_V_fu_410(3),
      R => '0'
    );
\inputBuf_V_fu_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(4),
      Q => inputBuf_V_fu_410(4),
      R => '0'
    );
\inputBuf_V_fu_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(5),
      Q => inputBuf_V_fu_410(5),
      R => '0'
    );
\inputBuf_V_fu_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(6),
      Q => inputBuf_V_fu_410(6),
      R => '0'
    );
\inputBuf_V_fu_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(7),
      Q => inputBuf_V_fu_410(7),
      R => '0'
    );
\inputBuf_V_fu_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(8),
      Q => inputBuf_V_fu_410(8),
      R => '0'
    );
\inputBuf_V_fu_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_102155,
      D => \inputBuf_V_54_fu_626_reg[26]_0\(9),
      Q => inputBuf_V_fu_410(9),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(88),
      Q => local_temp_V_11_reg_4193(0),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(89),
      Q => local_temp_V_11_reg_4193(1),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(90),
      Q => local_temp_V_11_reg_4193(2),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(91),
      Q => local_temp_V_11_reg_4193(3),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(92),
      Q => local_temp_V_11_reg_4193(4),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(93),
      Q => local_temp_V_11_reg_4193(5),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(94),
      Q => local_temp_V_11_reg_4193(6),
      R => '0'
    );
\local_temp_V_11_reg_4193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(95),
      Q => local_temp_V_11_reg_4193(7),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(96),
      Q => local_temp_V_12_reg_4198(0),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(97),
      Q => local_temp_V_12_reg_4198(1),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(98),
      Q => local_temp_V_12_reg_4198(2),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(99),
      Q => local_temp_V_12_reg_4198(3),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(100),
      Q => local_temp_V_12_reg_4198(4),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(101),
      Q => local_temp_V_12_reg_4198(5),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(102),
      Q => local_temp_V_12_reg_4198(6),
      R => '0'
    );
\local_temp_V_12_reg_4198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(103),
      Q => local_temp_V_12_reg_4198(7),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(112),
      Q => local_temp_V_14_reg_4208(0),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(113),
      Q => local_temp_V_14_reg_4208(1),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(114),
      Q => local_temp_V_14_reg_4208(2),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(115),
      Q => local_temp_V_14_reg_4208(3),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(116),
      Q => local_temp_V_14_reg_4208(4),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(117),
      Q => local_temp_V_14_reg_4208(5),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(118),
      Q => local_temp_V_14_reg_4208(6),
      R => '0'
    );
\local_temp_V_14_reg_4208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(119),
      Q => local_temp_V_14_reg_4208(7),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(0),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(1),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(2),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(3),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(4),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(5),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(6),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_15_reg_4213_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_15_reg_4213(7),
      Q => local_temp_V_15_reg_4213_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(120),
      Q => local_temp_V_15_reg_4213(0),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(121),
      Q => local_temp_V_15_reg_4213(1),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(122),
      Q => local_temp_V_15_reg_4213(2),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(123),
      Q => local_temp_V_15_reg_4213(3),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(124),
      Q => local_temp_V_15_reg_4213(4),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(125),
      Q => local_temp_V_15_reg_4213(5),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(126),
      Q => local_temp_V_15_reg_4213(6),
      R => '0'
    );
\local_temp_V_15_reg_4213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(127),
      Q => local_temp_V_15_reg_4213(7),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(128),
      Q => local_temp_V_16_reg_4218(0),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(129),
      Q => local_temp_V_16_reg_4218(1),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(130),
      Q => local_temp_V_16_reg_4218(2),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(131),
      Q => local_temp_V_16_reg_4218(3),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(132),
      Q => local_temp_V_16_reg_4218(4),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(133),
      Q => local_temp_V_16_reg_4218(5),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(134),
      Q => local_temp_V_16_reg_4218(6),
      R => '0'
    );
\local_temp_V_16_reg_4218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(135),
      Q => local_temp_V_16_reg_4218(7),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(152),
      Q => local_temp_V_19_reg_4233(0),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(153),
      Q => local_temp_V_19_reg_4233(1),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(154),
      Q => local_temp_V_19_reg_4233(2),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(155),
      Q => local_temp_V_19_reg_4233(3),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(156),
      Q => local_temp_V_19_reg_4233(4),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(157),
      Q => local_temp_V_19_reg_4233(5),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(158),
      Q => local_temp_V_19_reg_4233(6),
      R => '0'
    );
\local_temp_V_19_reg_4233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(159),
      Q => local_temp_V_19_reg_4233(7),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(160),
      Q => local_temp_V_20_reg_4238(0),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(161),
      Q => local_temp_V_20_reg_4238(1),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(162),
      Q => local_temp_V_20_reg_4238(2),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(163),
      Q => local_temp_V_20_reg_4238(3),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(164),
      Q => local_temp_V_20_reg_4238(4),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(165),
      Q => local_temp_V_20_reg_4238(5),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(166),
      Q => local_temp_V_20_reg_4238(6),
      R => '0'
    );
\local_temp_V_20_reg_4238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(167),
      Q => local_temp_V_20_reg_4238(7),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(168),
      Q => local_temp_V_21_reg_4243(0),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(169),
      Q => local_temp_V_21_reg_4243(1),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(170),
      Q => local_temp_V_21_reg_4243(2),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(171),
      Q => local_temp_V_21_reg_4243(3),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(172),
      Q => local_temp_V_21_reg_4243(4),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(173),
      Q => local_temp_V_21_reg_4243(5),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(174),
      Q => local_temp_V_21_reg_4243(6),
      R => '0'
    );
\local_temp_V_21_reg_4243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(175),
      Q => local_temp_V_21_reg_4243(7),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(184),
      Q => local_temp_V_23_reg_4253(0),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(185),
      Q => local_temp_V_23_reg_4253(1),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(186),
      Q => local_temp_V_23_reg_4253(2),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(187),
      Q => local_temp_V_23_reg_4253(3),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(188),
      Q => local_temp_V_23_reg_4253(4),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(189),
      Q => local_temp_V_23_reg_4253(5),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(190),
      Q => local_temp_V_23_reg_4253(6),
      R => '0'
    );
\local_temp_V_23_reg_4253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(191),
      Q => local_temp_V_23_reg_4253(7),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(0),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(1),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(2),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(3),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(4),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(5),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(6),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_24_reg_4258_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_24_reg_4258(7),
      Q => local_temp_V_24_reg_4258_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(192),
      Q => local_temp_V_24_reg_4258(0),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(193),
      Q => local_temp_V_24_reg_4258(1),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(194),
      Q => local_temp_V_24_reg_4258(2),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(195),
      Q => local_temp_V_24_reg_4258(3),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(196),
      Q => local_temp_V_24_reg_4258(4),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(197),
      Q => local_temp_V_24_reg_4258(5),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(198),
      Q => local_temp_V_24_reg_4258(6),
      R => '0'
    );
\local_temp_V_24_reg_4258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(199),
      Q => local_temp_V_24_reg_4258(7),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(200),
      Q => local_temp_V_25_reg_4263(0),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(201),
      Q => local_temp_V_25_reg_4263(1),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(202),
      Q => local_temp_V_25_reg_4263(2),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(203),
      Q => local_temp_V_25_reg_4263(3),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(204),
      Q => local_temp_V_25_reg_4263(4),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(205),
      Q => local_temp_V_25_reg_4263(5),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(206),
      Q => local_temp_V_25_reg_4263(6),
      R => '0'
    );
\local_temp_V_25_reg_4263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(207),
      Q => local_temp_V_25_reg_4263(7),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(224),
      Q => local_temp_V_28_reg_4278(0),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(225),
      Q => local_temp_V_28_reg_4278(1),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(226),
      Q => local_temp_V_28_reg_4278(2),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(227),
      Q => local_temp_V_28_reg_4278(3),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(228),
      Q => local_temp_V_28_reg_4278(4),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(229),
      Q => local_temp_V_28_reg_4278(5),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(230),
      Q => local_temp_V_28_reg_4278(6),
      R => '0'
    );
\local_temp_V_28_reg_4278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(231),
      Q => local_temp_V_28_reg_4278(7),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(232),
      Q => local_temp_V_29_reg_4283(0),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(233),
      Q => local_temp_V_29_reg_4283(1),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(234),
      Q => local_temp_V_29_reg_4283(2),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(235),
      Q => local_temp_V_29_reg_4283(3),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(236),
      Q => local_temp_V_29_reg_4283(4),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(237),
      Q => local_temp_V_29_reg_4283(5),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(238),
      Q => local_temp_V_29_reg_4283(6),
      R => '0'
    );
\local_temp_V_29_reg_4283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(239),
      Q => local_temp_V_29_reg_4283(7),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(240),
      Q => local_temp_V_30_reg_4288(0),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(241),
      Q => local_temp_V_30_reg_4288(1),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(242),
      Q => local_temp_V_30_reg_4288(2),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(243),
      Q => local_temp_V_30_reg_4288(3),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(244),
      Q => local_temp_V_30_reg_4288(4),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(245),
      Q => local_temp_V_30_reg_4288(5),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(246),
      Q => local_temp_V_30_reg_4288(6),
      R => '0'
    );
\local_temp_V_30_reg_4288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(247),
      Q => local_temp_V_30_reg_4288(7),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(256),
      Q => local_temp_V_32_reg_4298(0),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(257),
      Q => local_temp_V_32_reg_4298(1),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(258),
      Q => local_temp_V_32_reg_4298(2),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(259),
      Q => local_temp_V_32_reg_4298(3),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(260),
      Q => local_temp_V_32_reg_4298(4),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(261),
      Q => local_temp_V_32_reg_4298(5),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(262),
      Q => local_temp_V_32_reg_4298(6),
      R => '0'
    );
\local_temp_V_32_reg_4298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(263),
      Q => local_temp_V_32_reg_4298(7),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(0),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(1),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(2),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(3),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(4),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(5),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(6),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_33_reg_4303_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_33_reg_4303(7),
      Q => local_temp_V_33_reg_4303_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(264),
      Q => local_temp_V_33_reg_4303(0),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(265),
      Q => local_temp_V_33_reg_4303(1),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(266),
      Q => local_temp_V_33_reg_4303(2),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(267),
      Q => local_temp_V_33_reg_4303(3),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(268),
      Q => local_temp_V_33_reg_4303(4),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(269),
      Q => local_temp_V_33_reg_4303(5),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(270),
      Q => local_temp_V_33_reg_4303(6),
      R => '0'
    );
\local_temp_V_33_reg_4303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(271),
      Q => local_temp_V_33_reg_4303(7),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(272),
      Q => local_temp_V_34_reg_4308(0),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(273),
      Q => local_temp_V_34_reg_4308(1),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(274),
      Q => local_temp_V_34_reg_4308(2),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(275),
      Q => local_temp_V_34_reg_4308(3),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(276),
      Q => local_temp_V_34_reg_4308(4),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(277),
      Q => local_temp_V_34_reg_4308(5),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(278),
      Q => local_temp_V_34_reg_4308(6),
      R => '0'
    );
\local_temp_V_34_reg_4308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(279),
      Q => local_temp_V_34_reg_4308(7),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(8),
      Q => local_temp_V_37_reg_4143(0),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(9),
      Q => local_temp_V_37_reg_4143(1),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(10),
      Q => local_temp_V_37_reg_4143(2),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(11),
      Q => local_temp_V_37_reg_4143(3),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(12),
      Q => local_temp_V_37_reg_4143(4),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(13),
      Q => local_temp_V_37_reg_4143(5),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(14),
      Q => local_temp_V_37_reg_4143(6),
      R => '0'
    );
\local_temp_V_37_reg_4143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(15),
      Q => local_temp_V_37_reg_4143(7),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(16),
      Q => local_temp_V_38_reg_4148(0),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(17),
      Q => local_temp_V_38_reg_4148(1),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(18),
      Q => local_temp_V_38_reg_4148(2),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(19),
      Q => local_temp_V_38_reg_4148(3),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(20),
      Q => local_temp_V_38_reg_4148(4),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(21),
      Q => local_temp_V_38_reg_4148(5),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(22),
      Q => local_temp_V_38_reg_4148(6),
      R => '0'
    );
\local_temp_V_38_reg_4148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(23),
      Q => local_temp_V_38_reg_4148(7),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(24),
      Q => local_temp_V_39_reg_4153(0),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(25),
      Q => local_temp_V_39_reg_4153(1),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(26),
      Q => local_temp_V_39_reg_4153(2),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(27),
      Q => local_temp_V_39_reg_4153(3),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(28),
      Q => local_temp_V_39_reg_4153(4),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(29),
      Q => local_temp_V_39_reg_4153(5),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(30),
      Q => local_temp_V_39_reg_4153(6),
      R => '0'
    );
\local_temp_V_39_reg_4153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(31),
      Q => local_temp_V_39_reg_4153(7),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(40),
      Q => local_temp_V_41_reg_4163(0),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(41),
      Q => local_temp_V_41_reg_4163(1),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(42),
      Q => local_temp_V_41_reg_4163(2),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(43),
      Q => local_temp_V_41_reg_4163(3),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(44),
      Q => local_temp_V_41_reg_4163(4),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(45),
      Q => local_temp_V_41_reg_4163(5),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(46),
      Q => local_temp_V_41_reg_4163(6),
      R => '0'
    );
\local_temp_V_41_reg_4163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(47),
      Q => local_temp_V_41_reg_4163(7),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(0),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(1),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(2),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(3),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(4),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(5),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(6),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_42_reg_4168_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1153_out,
      D => local_temp_V_42_reg_4168(7),
      Q => local_temp_V_42_reg_4168_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(48),
      Q => local_temp_V_42_reg_4168(0),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(49),
      Q => local_temp_V_42_reg_4168(1),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(50),
      Q => local_temp_V_42_reg_4168(2),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(51),
      Q => local_temp_V_42_reg_4168(3),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(52),
      Q => local_temp_V_42_reg_4168(4),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(53),
      Q => local_temp_V_42_reg_4168(5),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(54),
      Q => local_temp_V_42_reg_4168(6),
      R => '0'
    );
\local_temp_V_42_reg_4168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(55),
      Q => local_temp_V_42_reg_4168(7),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(56),
      Q => local_temp_V_43_reg_4173(0),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(57),
      Q => local_temp_V_43_reg_4173(1),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(58),
      Q => local_temp_V_43_reg_4173(2),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(59),
      Q => local_temp_V_43_reg_4173(3),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(60),
      Q => local_temp_V_43_reg_4173(4),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(61),
      Q => local_temp_V_43_reg_4173(5),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(62),
      Q => local_temp_V_43_reg_4173(6),
      R => '0'
    );
\local_temp_V_43_reg_4173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(63),
      Q => local_temp_V_43_reg_4173(7),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(80),
      Q => local_temp_V_9_reg_4188(0),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(81),
      Q => local_temp_V_9_reg_4188(1),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(82),
      Q => local_temp_V_9_reg_4188(2),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(83),
      Q => local_temp_V_9_reg_4188(3),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(84),
      Q => local_temp_V_9_reg_4188(4),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(85),
      Q => local_temp_V_9_reg_4188(5),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(86),
      Q => local_temp_V_9_reg_4188(6),
      R => '0'
    );
\local_temp_V_9_reg_4188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_390\,
      D => weights_V_TDATA_int_regslice(87),
      Q => local_temp_V_9_reg_4188(7),
      R => '0'
    );
mac_muladd_8s_3ns_11s_12_4_1_U14: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_14,
      E(0) => \^i_fu_390\,
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
mac_muladd_8s_3ns_11s_12_4_1_U15: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U4_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U4_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U4_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U4_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U4_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U4_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U4_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U4_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U4_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U4_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U4_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(39 downto 32)
    );
mac_muladd_8s_3ns_11s_12_4_1_U16: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1
     port map (
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U2_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U2_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U2_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U2_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U2_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U2_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U2_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U2_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U2_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U2_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U2_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(71 downto 64)
    );
mac_muladd_8s_3ns_11s_12_4_1_U17: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_14,
      E(0) => \^i_fu_390\,
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(79 downto 72)
    );
mac_muladd_8s_3ns_11s_12_4_1_U18: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U7_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U7_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U7_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U7_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U7_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U7_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U7_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U7_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U7_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U7_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U7_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(111 downto 104)
    );
mac_muladd_8s_3ns_11s_12_4_1_U19: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4
     port map (
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U5_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U5_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U5_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U5_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U5_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U5_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U5_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U5_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U5_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U5_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U5_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(143 downto 136)
    );
mac_muladd_8s_3ns_11s_12_4_1_U20: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_14,
      E(0) => \^i_fu_390\,
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(151 downto 144)
    );
mac_muladd_8s_3ns_11s_12_4_1_U21: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U10_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U10_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U10_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U10_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U10_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U10_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U10_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U10_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U10_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U10_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U10_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(183 downto 176)
    );
mac_muladd_8s_3ns_11s_12_4_1_U22: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7
     port map (
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U8_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U8_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U8_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U8_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U8_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U8_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U8_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U8_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U8_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U8_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U8_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(215 downto 208)
    );
mac_muladd_8s_3ns_11s_12_4_1_U23: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_14,
      E(0) => \^i_fu_390\,
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(223 downto 216)
    );
mac_muladd_8s_3ns_11s_12_4_1_U24: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_14,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U13_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U13_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U13_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U13_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U13_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U13_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U13_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U13_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U13_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U13_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U13_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(255 downto 248)
    );
mac_muladd_8s_3ns_11s_12_4_1_U25: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10
     port map (
      E(0) => \^i_fu_390\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      Q(0) => Q(2),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      grp_fu_3458_ce => grp_fu_3458_ce,
      \i_fu_390_reg[17]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_18,
      \i_fu_390_reg[5]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_17,
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      \icmp_ln290_reg_4318[0]_i_10\ => \i_fu_390_reg_n_3_[5]\,
      \icmp_ln290_reg_4318[0]_i_10_0\ => \i_fu_390_reg_n_3_[9]\,
      \icmp_ln290_reg_4318[0]_i_10_1\ => \i_fu_390_reg_n_3_[13]\,
      \icmp_ln290_reg_4318[0]_i_10_2\ => \i_fu_390_reg_n_3_[2]\,
      \icmp_ln290_reg_4318[0]_i_3\ => \i_fu_390_reg_n_3_[17]\,
      \icmp_ln290_reg_4318[0]_i_3_0\ => \i_fu_390_reg_n_3_[1]\,
      \icmp_ln290_reg_4318[0]_i_3_1\ => \i_fu_390_reg_n_3_[10]\,
      \icmp_ln290_reg_4318[0]_i_3_2\ => \i_fu_390_reg_n_3_[0]\,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U11_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U11_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U11_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U11_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U11_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U11_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U11_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U11_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U11_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U11_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U11_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(287 downto 280)
    );
mac_muladd_8s_3ns_12s_13_4_1_U26: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      Q(7 downto 0) => local_temp_V_38_reg_4148(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_15,
      \add_ln840_7_reg_4665_reg[13]\(0) => add_ln840_4_reg_4585(11),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_14,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U27: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_14,
      Q(7 downto 0) => local_temp_V_43_reg_4173(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U28: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      Q(7 downto 0) => local_temp_V_11_reg_4193(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_15,
      \add_ln840_16_reg_4675_reg[13]\(0) => add_ln840_13_reg_4600(11),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_14,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U29: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_14,
      Q(7 downto 0) => local_temp_V_16_reg_4218(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U30: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      Q(7 downto 0) => local_temp_V_20_reg_4238(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_15,
      \add_ln840_25_reg_4685_reg[13]\(0) => add_ln840_22_reg_4615(11),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_14,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U31: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_14,
      Q(7 downto 0) => local_temp_V_25_reg_4263(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U32: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      Q(7 downto 0) => local_temp_V_29_reg_4283(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_18,
      \add_ln840_34_reg_4695_reg[13]\(0) => add_ln840_31_reg_4630(11),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      icmp_ln249_reg_4053 => icmp_ln249_reg_4053,
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      p_reg_reg_1 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      p_reg_reg_2(0) => Q(2),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_12s_13_4_1_U33: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_14,
      Q(7 downto 0) => local_temp_V_34_reg_4308(7 downto 0),
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_clk => ap_clk,
      grp_fu_3562_ce => grp_fu_3562_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21]\,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mac_muladd_8s_3ns_18s_18_4_1_U34: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1
     port map (
      A(2 downto 0) => r_V_6_reg_4368(2 downto 0),
      D(17 downto 0) => accu_V_8_fu_2668_p2(17 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_18s_18_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_42_reg_4168_pp0_iter1_reg(7 downto 0),
      \accu_V_8_reg_4840_reg[15]\(13 downto 0) => add_ln840_7_reg_4665(13 downto 0),
      \accu_V_8_reg_4840_reg[15]_0\(12 downto 0) => add_ln840_2_reg_4660(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      icmp_ln272_reg_4130_pp0_iter4_reg => icmp_ln272_reg_4130_pp0_iter4_reg,
      p_reg_reg(17 downto 0) => accu_V_fu_394(17 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_18s_18_4_1_U35: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18
     port map (
      A(2 downto 0) => r_V_6_reg_4368(2 downto 0),
      D(17 downto 0) => accu_V_9_fu_2685_p2(17 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_18s_18_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_15_reg_4213_pp0_iter1_reg(7 downto 0),
      \accu_V_1_fu_398_reg[15]\(13 downto 0) => add_ln840_16_reg_4675(13 downto 0),
      \accu_V_1_fu_398_reg[15]_0\(12 downto 0) => add_ln840_11_reg_4670(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      p_reg_reg(17 downto 0) => accu_V_9_reg_4851(17 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_18s_18_4_1_U36: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19
     port map (
      A(2 downto 0) => r_V_6_reg_4368(2 downto 0),
      D(17 downto 0) => accu_V_10_fu_2702_p2(17 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_18s_18_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_24_reg_4258_pp0_iter1_reg(7 downto 0),
      \accu_V_10_reg_4862_reg[15]\(13 downto 0) => add_ln840_25_reg_4685(13 downto 0),
      \accu_V_10_reg_4862_reg[15]_0\(12 downto 0) => add_ln840_20_reg_4680(12 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      p_reg_reg(17 downto 0) => accu_V_2_fu_402(17 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_18s_18_4_1_U37: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20
     port map (
      A(2 downto 0) => r_V_6_reg_4368(2 downto 0),
      D(17 downto 0) => accu_V_11_fu_2719_p2(17 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_18s_18_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_33_reg_4303_pp0_iter1_reg(7 downto 0),
      \accu_V_11_reg_4873_reg[15]\(13 downto 0) => add_ln840_34_reg_4695(13 downto 0),
      \accu_V_11_reg_4873_reg[15]_0\(12 downto 0) => add_ln840_29_reg_4690(12 downto 0),
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      grp_fu_3630_ce => grp_fu_3630_ce,
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      p_reg_reg_0(17 downto 0) => accu_V_3_fu_406(17 downto 0),
      p_reg_reg_1 => \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0]\
    );
mul_8s_3ns_11_1_1_U10: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      dout_1(7 downto 0) => local_temp_V_23_reg_4253(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U11: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U11_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U11_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U11_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U11_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U11_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U11_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U11_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U11_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U11_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U11_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U11_n_13,
      dout_1(7 downto 0) => local_temp_V_28_reg_4278(7 downto 0),
      dout_2(0) => Q(2),
      icmp_ln249_reg_4053_pp0_iter6_reg => icmp_ln249_reg_4053_pp0_iter6_reg,
      icmp_ln290_reg_4318_pp0_iter6_reg => icmp_ln290_reg_4318_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U12: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22
     port map (
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_30_reg_4288(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U13: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      dout_1(7 downto 0) => local_temp_V_32_reg_4298(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U2: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U2_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U2_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U2_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U2_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U2_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U2_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U2_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U2_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U2_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U2_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U2_n_13,
      dout_1(7 downto 0) => local_temp_V_37_reg_4143(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U3: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25
     port map (
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_39_reg_4153(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U4: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U4_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U4_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U4_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U4_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U4_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U4_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U4_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U4_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U4_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U4_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U4_n_13,
      dout_1(7 downto 0) => local_temp_V_41_reg_4163(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U5: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U5_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U5_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U5_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U5_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U5_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U5_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U5_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U5_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U5_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U5_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U5_n_13,
      dout_1(7 downto 0) => local_temp_V_9_reg_4188(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U6: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28
     port map (
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_12_reg_4198(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U7: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U7_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U7_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U7_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U7_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U7_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U7_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U7_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U7_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U7_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U7_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U7_n_13,
      dout_1(7 downto 0) => local_temp_V_14_reg_4208(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U8: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U8_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U8_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U8_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U8_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U8_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U8_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U8_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U8_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U8_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U8_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U8_n_13,
      dout_1(7 downto 0) => local_temp_V_19_reg_4233(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
mul_8s_3ns_11_1_1_U9: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31
     port map (
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9]\,
      ap_NS_iter2_fsm1153_out => ap_NS_iter2_fsm1153_out,
      ap_NS_iter3_fsm1152_out => ap_NS_iter3_fsm1152_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_21_reg_4243(7 downto 0),
      r_V_1_reg_43350 => r_V_1_reg_43350
    );
\nf_1_fu_634[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2137_p2(29),
      I1 => nf_fu_2137_p2(6),
      I2 => nf_fu_2137_p2(19),
      I3 => nf_fu_2137_p2(5),
      O => \nf_1_fu_634[31]_i_11_n_3\
    );
\nf_1_fu_634[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2137_p2(20),
      I1 => nf_fu_2137_p2(13),
      I2 => nf_fu_2137_p2(12),
      I3 => nf_fu_2137_p2(10),
      O => \nf_1_fu_634[31]_i_12_n_3\
    );
\nf_1_fu_634[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_fu_2137_p2(1),
      I1 => nf_fu_2137_p2(2),
      I2 => nf_fu_2137_p2(24),
      I3 => nf_fu_2137_p2(26),
      O => \nf_1_fu_634[31]_i_13_n_3\
    );
\nf_1_fu_634[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_fu_2137_p2(3),
      I1 => nf_fu_2137_p2(14),
      I2 => nf_fu_2137_p2(25),
      I3 => nf_fu_2137_p2(22),
      O => \nf_1_fu_634[31]_i_14_n_3\
    );
\nf_1_fu_634[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2137_p2(28),
      I1 => nf_fu_2137_p2(31),
      I2 => nf_fu_2137_p2(7),
      I3 => nf_fu_2137_p2(21),
      I4 => \nf_1_fu_634[31]_i_11_n_3\,
      O => \nf_1_fu_634[31]_i_7_n_3\
    );
\nf_1_fu_634[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2137_p2(8),
      I1 => nf_fu_2137_p2(16),
      I2 => nf_fu_2137_p2(9),
      I3 => nf_fu_2137_p2(18),
      I4 => \nf_1_fu_634[31]_i_12_n_3\,
      O => \nf_1_fu_634[31]_i_8_n_3\
    );
\nf_1_fu_634[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2137_p2(11),
      I1 => nf_fu_2137_p2(30),
      I2 => nf_fu_2137_p2(23),
      I3 => nf_fu_2137_p2(17),
      I4 => \nf_1_fu_634[31]_i_13_n_3\,
      O => \nf_1_fu_634[31]_i_9_n_3\
    );
\nf_1_fu_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(0),
      Q => \nf_1_fu_634_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(10),
      Q => \nf_1_fu_634_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(11),
      Q => \nf_1_fu_634_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(12),
      Q => \nf_1_fu_634_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(13),
      Q => \nf_1_fu_634_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(14),
      Q => \nf_1_fu_634_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(15),
      Q => \nf_1_fu_634_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(16),
      Q => \nf_1_fu_634_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(17),
      Q => \nf_1_fu_634_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(18),
      Q => \nf_1_fu_634_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(19),
      Q => \nf_1_fu_634_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(1),
      Q => \nf_1_fu_634_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(20),
      Q => \nf_1_fu_634_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(21),
      Q => \nf_1_fu_634_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(22),
      Q => \nf_1_fu_634_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(23),
      Q => \nf_1_fu_634_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(24),
      Q => \nf_1_fu_634_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(25),
      Q => \nf_1_fu_634_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(26),
      Q => \nf_1_fu_634_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(27),
      Q => \nf_1_fu_634_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(28),
      Q => \nf_1_fu_634_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(29),
      Q => \nf_1_fu_634_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(2),
      Q => \nf_1_fu_634_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(30),
      Q => \nf_1_fu_634_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(31),
      Q => \nf_1_fu_634_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(3),
      Q => \nf_1_fu_634_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(4),
      Q => \nf_1_fu_634_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(5),
      Q => \nf_1_fu_634_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(6),
      Q => \nf_1_fu_634_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(7),
      Q => \nf_1_fu_634_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(8),
      Q => \nf_1_fu_634_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\nf_1_fu_634_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_634,
      D => nf_fu_2137_p2(9),
      Q => \nf_1_fu_634_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_88
    );
\r_V_6_reg_4368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ap_NS_iter2_fsm1153_out,
      I2 => icmp_ln249_reg_4053,
      I3 => r_V_6_reg_4368(0),
      O => \r_V_6_reg_4368[0]_i_1_n_3\
    );
\r_V_6_reg_4368[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(1),
      I1 => ap_NS_iter2_fsm1153_out,
      I2 => icmp_ln249_reg_4053,
      I3 => r_V_6_reg_4368(1),
      O => \r_V_6_reg_4368[1]_i_1_n_3\
    );
\r_V_6_reg_4368[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(2),
      I1 => ap_NS_iter2_fsm1153_out,
      I2 => icmp_ln249_reg_4053,
      I3 => r_V_6_reg_4368(2),
      O => \r_V_6_reg_4368[2]_i_1_n_3\
    );
\r_V_6_reg_4368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_4368[0]_i_1_n_3\,
      Q => r_V_6_reg_4368(0),
      R => '0'
    );
\r_V_6_reg_4368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_4368[1]_i_1_n_3\,
      Q => r_V_6_reg_4368(1),
      R => '0'
    );
\r_V_6_reg_4368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_4368[2]_i_1_n_3\,
      Q => r_V_6_reg_4368(2),
      R => '0'
    );
\sf_fu_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(0),
      Q => \sf_fu_386_reg_n_3_[0]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(10),
      Q => \sf_fu_386_reg_n_3_[10]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(11),
      Q => \sf_fu_386_reg_n_3_[11]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(12),
      Q => \sf_fu_386_reg_n_3_[12]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(13),
      Q => \sf_fu_386_reg_n_3_[13]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(14),
      Q => \sf_fu_386_reg_n_3_[14]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(15),
      Q => \sf_fu_386_reg_n_3_[15]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(16),
      Q => \sf_fu_386_reg_n_3_[16]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(17),
      Q => \sf_fu_386_reg_n_3_[17]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(18),
      Q => \sf_fu_386_reg_n_3_[18]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(19),
      Q => \sf_fu_386_reg_n_3_[19]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(1),
      Q => \sf_fu_386_reg_n_3_[1]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(20),
      Q => \sf_fu_386_reg_n_3_[20]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(21),
      Q => \sf_fu_386_reg_n_3_[21]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(22),
      Q => \sf_fu_386_reg_n_3_[22]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(23),
      Q => \sf_fu_386_reg_n_3_[23]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(24),
      Q => \sf_fu_386_reg_n_3_[24]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(25),
      Q => \sf_fu_386_reg_n_3_[25]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(26),
      Q => \sf_fu_386_reg_n_3_[26]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(27),
      Q => \sf_fu_386_reg_n_3_[27]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(28),
      Q => \sf_fu_386_reg_n_3_[28]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(29),
      Q => \sf_fu_386_reg_n_3_[29]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(2),
      Q => \sf_fu_386_reg_n_3_[2]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(30),
      Q => \sf_fu_386_reg_n_3_[30]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(31),
      Q => \sf_fu_386_reg_n_3_[31]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(3),
      Q => \sf_fu_386_reg_n_3_[3]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(4),
      Q => \sf_fu_386_reg_n_3_[4]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(5),
      Q => \sf_fu_386_reg_n_3_[5]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(6),
      Q => \sf_fu_386_reg_n_3_[6]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(7),
      Q => \sf_fu_386_reg_n_3_[7]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(8),
      Q => \sf_fu_386_reg_n_3_[8]\,
      R => nf_1_fu_634
    );
\sf_fu_386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_386,
      D => sf_2_fu_2120_p2(9),
      Q => \sf_fu_386_reg_n_3_[9]\,
      R => nf_1_fu_634
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0_MVAU_hls_7 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "MVAU_hls_7";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_7_0_MVAU_hls_7 : entity is "yes";
end finn_design_MVAU_hls_7_0_MVAU_hls_7;

architecture STRUCTURE of finn_design_MVAU_hls_7_0_MVAU_hls_7 is
  signal \<const0>\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : STD_LOGIC;
  signal i_fu_390 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_10 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_11 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_6 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_9 : STD_LOGIC;
  signal tmp_fu_1354_p58 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 287 downto 0 );
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  out_V_TDATA(15) <= \<const0>\;
  out_V_TDATA(14) <= \<const0>\;
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11) <= \^out_v_tdata\(11);
  out_V_TDATA(10) <= \^out_v_tdata\(11);
  out_V_TDATA(9) <= \^out_v_tdata\(11);
  out_V_TDATA(8) <= \^out_v_tdata\(8);
  out_V_TDATA(7) <= \^out_v_tdata\(8);
  out_V_TDATA(6) <= \^out_v_tdata\(8);
  out_V_TDATA(5) <= \^out_v_tdata\(5);
  out_V_TDATA(4) <= \^out_v_tdata\(5);
  out_V_TDATA(3) <= \^out_v_tdata\(5);
  out_V_TDATA(2) <= \^out_v_tdata\(2);
  out_V_TDATA(1) <= \^out_v_tdata\(2);
  out_V_TDATA(0) <= \^out_v_tdata\(2);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch
     port map (
      A(2) => regslice_both_in0_V_U_n_8,
      A(1) => regslice_both_in0_V_U_n_9,
      A(0) => regslice_both_in0_V_U_n_10,
      B(2) => regslice_both_in0_V_U_n_5,
      B(1) => regslice_both_in0_V_U_n_6,
      B(0) => regslice_both_in0_V_U_n_7,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \accu_V_11_reg_4873_reg[17]_0\(3) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12,
      \accu_V_11_reg_4873_reg[17]_0\(2) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13,
      \accu_V_11_reg_4873_reg[17]_0\(1) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14,
      \accu_V_11_reg_4873_reg[17]_0\(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15,
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(17) => regslice_both_in0_V_U_n_14,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(16) => regslice_both_in0_V_U_n_15,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(15) => regslice_both_in0_V_U_n_16,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(14) => regslice_both_in0_V_U_n_17,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(13) => regslice_both_in0_V_U_n_18,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(12) => regslice_both_in0_V_U_n_19,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(11) => regslice_both_in0_V_U_n_20,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(10) => regslice_both_in0_V_U_n_21,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(9) => regslice_both_in0_V_U_n_22,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(8) => regslice_both_in0_V_U_n_23,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(7) => regslice_both_in0_V_U_n_24,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(6) => regslice_both_in0_V_U_n_25,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(5) => regslice_both_in0_V_U_n_26,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(4) => regslice_both_in0_V_U_n_27,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(3) => regslice_both_in0_V_U_n_28,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(2) => regslice_both_in0_V_U_n_29,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(1) => regslice_both_in0_V_U_n_30,
      \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0\(0) => regslice_both_in0_V_U_n_31,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      i_fu_390 => i_fu_390,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_54_fu_626_reg[26]_0\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      \nf_1_fu_634_reg[3]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2) => regslice_both_in0_V_U_n_11,
      p_reg_reg(1) => regslice_both_in0_V_U_n_12,
      p_reg_reg(0) => regslice_both_in0_V_U_n_13,
      tmp_fu_1354_p58(26 downto 0) => tmp_fu_1354_p58(26 downto 0),
      weights_V_TDATA_int_regslice(287 downto 0) => weights_V_TDATA_int_regslice(287 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both
     port map (
      A(2) => regslice_both_in0_V_U_n_8,
      A(1) => regslice_both_in0_V_U_n_9,
      A(0) => regslice_both_in0_V_U_n_10,
      B(2) => regslice_both_in0_V_U_n_5,
      B(1) => regslice_both_in0_V_U_n_6,
      B(0) => regslice_both_in0_V_U_n_7,
      \B_V_data_1_payload_B_reg[23]_0\(17) => regslice_both_in0_V_U_n_14,
      \B_V_data_1_payload_B_reg[23]_0\(16) => regslice_both_in0_V_U_n_15,
      \B_V_data_1_payload_B_reg[23]_0\(15) => regslice_both_in0_V_U_n_16,
      \B_V_data_1_payload_B_reg[23]_0\(14) => regslice_both_in0_V_U_n_17,
      \B_V_data_1_payload_B_reg[23]_0\(13) => regslice_both_in0_V_U_n_18,
      \B_V_data_1_payload_B_reg[23]_0\(12) => regslice_both_in0_V_U_n_19,
      \B_V_data_1_payload_B_reg[23]_0\(11) => regslice_both_in0_V_U_n_20,
      \B_V_data_1_payload_B_reg[23]_0\(10) => regslice_both_in0_V_U_n_21,
      \B_V_data_1_payload_B_reg[23]_0\(9) => regslice_both_in0_V_U_n_22,
      \B_V_data_1_payload_B_reg[23]_0\(8) => regslice_both_in0_V_U_n_23,
      \B_V_data_1_payload_B_reg[23]_0\(7) => regslice_both_in0_V_U_n_24,
      \B_V_data_1_payload_B_reg[23]_0\(6) => regslice_both_in0_V_U_n_25,
      \B_V_data_1_payload_B_reg[23]_0\(5) => regslice_both_in0_V_U_n_26,
      \B_V_data_1_payload_B_reg[23]_0\(4) => regslice_both_in0_V_U_n_27,
      \B_V_data_1_payload_B_reg[23]_0\(3) => regslice_both_in0_V_U_n_28,
      \B_V_data_1_payload_B_reg[23]_0\(2) => regslice_both_in0_V_U_n_29,
      \B_V_data_1_payload_B_reg[23]_0\(1) => regslice_both_in0_V_U_n_30,
      \B_V_data_1_payload_B_reg[23]_0\(0) => regslice_both_in0_V_U_n_31,
      \B_V_data_1_payload_B_reg[26]_0\(2) => regslice_both_in0_V_U_n_11,
      \B_V_data_1_payload_B_reg[26]_0\(1) => regslice_both_in0_V_U_n_12,
      \B_V_data_1_payload_B_reg[26]_0\(0) => regslice_both_in0_V_U_n_13,
      \B_V_data_1_payload_B_reg[26]_1\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_390 => i_fu_390,
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      p_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7,
      tmp_fu_1354_p58(26 downto 0) => tmp_fu_1354_p58(26 downto 0)
    );
regslice_both_out_V_U: entity work.\finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[11]_0\(3) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12,
      \B_V_data_1_payload_B_reg[11]_0\(2) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13,
      \B_V_data_1_payload_B_reg[11]_0\(1) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14,
      \B_V_data_1_payload_B_reg[11]_0\(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10,
      \B_V_data_1_state_reg[0]_0\ => out_V_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      out_V_TDATA(3) => \^out_v_tdata\(11),
      out_V_TDATA(2) => \^out_v_tdata\(8),
      out_V_TDATA(1) => \^out_v_tdata\(5),
      out_V_TDATA(0) => \^out_v_tdata\(2),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0\
     port map (
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_390 => i_fu_390,
      weights_V_TDATA(287 downto 0) => weights_V_TDATA(287 downto 0),
      weights_V_TDATA_int_regslice(287 downto 0) => weights_V_TDATA_int_regslice(287 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_7_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_MVAU_hls_7_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_MVAU_hls_7_0 : entity is "finn_design_MVAU_hls_7_0,MVAU_hls_7,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_MVAU_hls_7_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_MVAU_hls_7_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_MVAU_hls_7_0 : entity is "MVAU_hls_7,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_7_0 : entity is "yes";
end finn_design_MVAU_hls_7_0;

architecture STRUCTURE of finn_design_MVAU_hls_7_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 12 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 36, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(15) <= \<const0>\;
  out_V_TDATA(14) <= \<const0>\;
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11 downto 0) <= \^out_v_tdata\(11 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.finn_design_MVAU_hls_7_0_MVAU_hls_7
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(31 downto 27) => B"00000",
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 12) => NLW_inst_out_V_TDATA_UNCONNECTED(15 downto 12),
      out_V_TDATA(11 downto 0) => \^out_v_tdata\(11 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      weights_V_TDATA(287 downto 0) => weights_V_TDATA(287 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
