/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  wire [14:0] _01_;
  reg [14:0] _02_;
  reg [28:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [27:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _04_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 5'h00;
    else _04_ <= in_data[62:58];
  assign _01_[5:1] = _04_;
  reg [12:0] _05_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 13'h0000;
    else _05_ <= { in_data[118:107], celloutsig_1_17z };
  assign out_data[108:96] = _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 15'h0000;
    else _02_ <= { in_data[32:27], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, _01_[5:1], celloutsig_0_3z };
  reg [2:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _07_ <= 3'h0;
    else _07_ <= { _02_[13], celloutsig_0_2z, celloutsig_0_11z };
  assign _00_[4:2] = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 29'h00000000;
    else _03_ <= { _02_[12:5], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, _02_, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[34:11] === { in_data[67:50], celloutsig_0_1z, _01_[5:1] };
  assign celloutsig_0_31z = _02_[14:4] === { celloutsig_0_20z[27:21], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[166:150] === { in_data[150:135], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } === in_data[173:162];
  assign celloutsig_1_8z = { in_data[150:140], celloutsig_1_4z } === { in_data[185:175], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_10z[9:8], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } === { in_data[157:152], celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[161:156], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z } === { in_data[141:135], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z } === { celloutsig_1_14z[2:1], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_6z = _02_[11:6] === _02_[13:8];
  assign celloutsig_0_10z = { in_data[95:88], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } === { in_data[78:72], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_11z = { _02_[7:3], celloutsig_0_3z, celloutsig_0_8z } === { _02_[14:9], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z } === { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_22z = { _01_[3:1], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z } === { in_data[84:76], celloutsig_0_6z };
  assign celloutsig_1_10z = { in_data[140:118], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } * { in_data[160:132], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_10z[17:12] * in_data[144:139];
  assign celloutsig_1_18z = { celloutsig_1_10z[20:16], celloutsig_1_12z } * in_data[149:144];
  assign celloutsig_1_2z = in_data[103] & celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_0z & in_data[159];
  assign celloutsig_1_5z = celloutsig_1_4z & in_data[145];
  assign celloutsig_1_6z = celloutsig_1_1z & in_data[124];
  assign celloutsig_1_12z = celloutsig_1_10z[1] & celloutsig_1_5z;
  assign celloutsig_0_5z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_8z & _02_[5];
  assign celloutsig_0_14z = celloutsig_0_5z & in_data[84];
  assign celloutsig_0_32z = { celloutsig_0_7z[5:1], celloutsig_0_3z, celloutsig_0_12z } <<< { celloutsig_0_19z[4:1], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_9z };
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_11z } <<< { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_7z = { _02_[9:6], celloutsig_0_5z, celloutsig_0_2z } <<< { _01_[4:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_7z[3:2], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } <<< { _02_[3:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_20z = { _03_[27:1], celloutsig_0_13z } <<< { _03_[28:3], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z } <<< { celloutsig_0_7z[2], _00_[4:2] };
  assign celloutsig_1_0z = ~((in_data[177] & in_data[189]) | (in_data[157] & in_data[176]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_2z & in_data[137]));
  assign celloutsig_0_3z = ~((_01_[3] & in_data[73]) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z & _02_[10]) | (celloutsig_0_5z & celloutsig_0_6z));
  assign celloutsig_0_12z = ~((_02_[6] & celloutsig_0_6z) | (celloutsig_0_5z & in_data[38]));
  assign celloutsig_0_13z = ~((celloutsig_0_6z & _01_[3]) | (celloutsig_0_2z & celloutsig_0_10z));
  assign celloutsig_0_1z = ~((in_data[55] & _01_[3]) | (_01_[2] & in_data[18]));
  assign celloutsig_0_15z = ~((celloutsig_0_8z & celloutsig_0_13z) | (in_data[37] & _02_[12]));
  assign celloutsig_0_24z = ~((celloutsig_0_18z & in_data[82]) | (celloutsig_0_2z & celloutsig_0_12z));
  assign { _00_[9:5], _00_[1:0] } = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _01_[14:6], _01_[0] } = { in_data[32:27], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign { out_data[133:128], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
