{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 10:08:01 2005 " "Info: Processing started: Mon Jan 24 10:08:01 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_counter_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_counter_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_counter-Behavioral " "Info: Found design unit 1: state_counter-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "state_counter-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 20 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 state_counter " "Info: Found entity 1: state_counter" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "state_counter" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack_reverse_bit_order.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file pack_reverse_bit_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_reverse_bit_order " "Info: Found design unit 1: pack_reverse_bit_order" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pack_reverse_bit_order.vhd" "pack_reverse_bit_order" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pack_reverse_bit_order.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_reverse_bit_order-body " "Info: Found design unit 2: pack_reverse_bit_order-body" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pack_reverse_bit_order.vhd" "pack_reverse_bit_order-body" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pack_reverse_bit_order.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_crc " "Info: Found design unit 1: pack_crc" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc.vhd" "pack_crc" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_crc-body " "Info: Found design unit 2: pack_crc-body" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc.vhd" "pack_crc-body" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc.vhd" 21 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sm_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_sm_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sm-Behavioral " "Info: Found design unit 1: video_sm-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "video_sm-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_sm " "Info: Found entity 1: video_sm" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "video_sm" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_lut_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_lut_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_lut-Behavioral " "Info: Found design unit 1: color_lut-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "color_lut-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 color_lut " "Info: Found entity 1: color_lut" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "color_lut" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd_framegen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hd_framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hd_framegenerator-behavioral " "Info: Found design unit 1: hd_framegenerator-behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "hd_framegenerator-behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hd_framegenerator " "Info: Found entity 1: hd_framegenerator" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "hd_framegenerator" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdsd_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hdsd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hd_framegen-Behavioral " "Info: Found design unit 1: hd_framegen-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" "hd_framegen-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hd_framegen " "Info: Found entity 1: hd_framegen" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" "hd_framegen" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grey_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file grey_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grey_292-a_grey_292 " "Info: Found design unit 1: grey_292-a_grey_292" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey_292.vhd" "grey_292-a_grey_292" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey_292.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 grey_292 " "Info: Found entity 1: grey_292" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey_292.vhd" "grey_292" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey_292.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_framegen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sd_framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_framegenerator-Behavioral " "Info: Found design unit 1: sd_framegenerator-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "sd_framegenerator-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sd_framegenerator " "Info: Found entity 1: sd_framegenerator" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "sd_framegenerator" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdsdi_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdsdi_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdsdi_generator-Behavioral " "Info: Found design unit 1: sdsdi_generator-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "sdsdi_generator-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sdsdi_generator " "Info: Found entity 1: sdsdi_generator" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "sdsdi_generator" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpgen_dk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tpgen_dk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_framegen-Behavioral " "Info: Found design unit 1: sd_framegen-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/tpgen_dk.vhd" "sd_framegen-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/tpgen_dk.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sd_framegen " "Info: Found entity 1: sd_framegen" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/tpgen_dk.vhd" "sd_framegen" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/tpgen_dk.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autorate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file autorate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 autorate-a " "Info: Found design unit 1: autorate-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/autorate.vhd" "autorate-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/autorate.vhd" 42 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 autorate " "Info: Found entity 1: autorate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/autorate.vhd" "autorate" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/autorate.vhd" 32 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelregs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file channelregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelregs-a " "Info: Found design unit 1: channelregs-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "channelregs-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 80 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 channelregs " "Info: Found entity 1: channelregs" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "channelregs" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 55 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc292check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc292check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc292check-a " "Info: Found design unit 1: crc292check-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc292check.vhd" "crc292check-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc292check.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 crc292check " "Info: Found entity 1: crc292check" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc292check.vhd" "crc292check" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/crc292check.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DSCRAMRX.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DSCRAMRX.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscramrx-structural " "Info: Found design unit 1: dscramrx-structural" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/DSCRAMRX.VHD" "dscramrx-structural" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/DSCRAMRX.VHD" 241 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscramrx " "Info: Found entity 1: dscramrx" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/DSCRAMRX.VHD" "dscramrx" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/DSCRAMRX.VHD" 221 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dscramrx20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dscramrx20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscram20-structural " "Info: Found design unit 1: dscram20-structural" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20.vhd" "dscram20-structural" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20.vhd" 66 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscram20 " "Info: Found entity 1: dscram20" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20.vhd" "dscram20" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20.vhd" 52 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dscramrx20_top.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file dscramrx20_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscram20_top-behavior " "Info: Found design unit 1: dscram20_top-behavior" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "dscram20_top-behavior" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 42 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_ddr_input10-SYN " "Info: Found design unit 2: altera_ddr_input10-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "altera_ddr_input10-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 197 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_ddr_output22-SYN " "Info: Found design unit 3: altera_ddr_output22-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "altera_ddr_output22-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 267 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscram20_top " "Info: Found entity 1: dscram20_top" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "dscram20_top" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 27 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 altera_ddr_input10 " "Info: Found entity 2: altera_ddr_input10" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "altera_ddr_input10" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 186 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 altera_ddr_output22 " "Info: Found entity 3: altera_ddr_output22" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" "altera_ddr_output22" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/dscramrx20_top.vhd" 255 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edh-a " "Info: Found design unit 1: edh-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "edh-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 52 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 edh " "Info: Found entity 1: edh" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "edh" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 38 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eg1_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eg1_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eg1_292-a_eg1_292 " "Info: Found design unit 1: eg1_292-a_eg1_292" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1_292.vhd" "eg1_292-a_eg1_292" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1_292.vhd" 49 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 eg1_292 " "Info: Found entity 1: eg1_292" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1_292.vhd" "eg1_292" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1_292.vhd" 41 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file line_buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 line_buff-SYN " "Info: Found design unit 1: line_buff-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/line_buff.vhd" "line_buff-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/line_buff.vhd" 61 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 line_buff " "Info: Found entity 1: line_buff" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/line_buff.vhd" "line_buff" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/line_buff.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll1.vhd" "pll1-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll1.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll1.vhd" "pll1" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll1.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Info: Found design unit 1: pll2-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll2.vhd" "pll2-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll2.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Info: Found entity 1: pll2" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll2.vhd" "pll2" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/pll2.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_SEL.VHD 3 1 " "Info: Found 3 design units, including 1 entities, in source file port_SEL.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_select " "Info: Found design unit 1: port_select" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" "port_select" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" 37 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 port_sel-arch1 " "Info: Found design unit 2: port_sel-arch1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" "port_sel-arch1" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" 64 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 port_sel " "Info: Found entity 1: port_sel" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" "port_sel" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/port_SEL.VHD" 53 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp178.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp178.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp198.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rp198.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp198-a_rp198 " "Info: Found design unit 1: rp198-a_rp198" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp198.vhd" "rp198-a_rp198" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp198.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 rp198 " "Info: Found entity 1: rp198" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp198.vhd" "rp198" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp198.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCRAMTX.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCRAMTX.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scramtx-archscram " "Info: Found design unit 1: scramtx-archscram" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "scramtx-archscram" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scramtx " "Info: Found entity 1: scramtx" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "scramtx" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 30 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scramtx20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20-archscram " "Info: Found design unit 1: scram20-archscram" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" "scram20-archscram" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" 48 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20 " "Info: Found entity 1: scram20" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" "scram20" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" 33 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20_top.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file scramtx20_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20_top-behavior " "Info: Found design unit 1: scram20_top-behavior" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "scram20_top-behavior" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_ddr_input22-SYN " "Info: Found design unit 2: altera_ddr_input22-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "altera_ddr_input22-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 276 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_ddr_output11-SYN " "Info: Found design unit 3: altera_ddr_output11-SYN" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "altera_ddr_output11-SYN" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 346 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20_top " "Info: Found entity 1: scram20_top" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "scram20_top" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 altera_ddr_input22 " "Info: Found entity 2: altera_ddr_input22" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "altera_ddr_input22" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 265 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 altera_ddr_output11 " "Info: Found entity 3: altera_ddr_output11" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "altera_ddr_output11" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 334 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_292-structure " "Info: Found design unit 1: smpte_292-structure" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "smpte_292-structure" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 58 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_292 " "Info: Found entity 1: smpte_292" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "smpte_292" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_259-a " "Info: Found design unit 1: smpte_259-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_core.vhd" "smpte_259-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_core.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_259 " "Info: Found entity 1: smpte_259" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_core.vhd" "smpte_259" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_core.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-a " "Info: Found design unit 1: spi-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "spi-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Info: Found entity 1: spi" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "spi" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconvert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file upconvert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upconvert-a " "Info: Found design unit 1: upconvert-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/upconvert.vhd" "upconvert-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/upconvert.vhd" 71 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 upconvert " "Info: Found entity 1: upconvert" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/upconvert.vhd" "upconvert" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/upconvert.vhd" 61 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_detect.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_detect-a " "Info: Found design unit 1: video_detect-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_detect.vhd" "video_detect-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_detect.vhd" 46 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_detect " "Info: Found entity 1: video_detect" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_detect.vhd" "video_detect" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_detect.vhd" 35 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdvb0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hdvb0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdvb0-a " "Info: Found design unit 1: hdvb0-a" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "hdvb0-a" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hdvb0 " "Info: Found entity 1: hdvb0" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "hdvb0" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 9 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data1 hdvb0.vhd(244) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(244): used implicit default value for signal read_data1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 244 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rxdata_outa hdvb0.vhd(248) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(248): used implicit default value for signal rxdata_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 248 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tpdatab hdvb0.vhd(254) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(254): used implicit default value for signal tpdatab because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 254 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx292data_outa hdvb0.vhd(265) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(265): used implicit default value for signal rx292data_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 265 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y_crc_errorsa hdvb0.vhd(268) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(268): used implicit default value for signal y_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 268 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_crc_errorsa hdvb0.vhd(268) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(268): used implicit default value for signal c_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 268 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video_type_a hdvb0.vhd(275) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(275): used implicit default value for signal video_type_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 275 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acrc_errors_a hdvb0.vhd(280) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(280): used implicit default value for signal acrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 280 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fcrc_errors_a hdvb0.vhd(280) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(280): used implicit default value for signal fcrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 280 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_freqa hdvb0.vhd(284) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(284): used implicit default value for signal next_freqa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 284 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c1 hdvb0.vhd(285) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(285): used implicit default value for signal c1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 285 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "hdformat hdvb0.vhd(288) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(288): ignored default value for signal hdformat" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 288 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pattern hdvb0.vhd(289) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(289): used explicit default value for signal pattern because signal was never assigned a value" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 289 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "spi.vhd(106) " "Info: VHDL Case Statement information at spi.vhd(106): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 106 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txsrcreg channelregs.vhd(84) " "Warning: VHDL Process Statement warning at channelregs.vhd(84): signal or variable txsrcreg may not be assigned a new value in every possible path through the Process Statement. Signal or variable txsrcreg holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegen.vhd(42) " "Warning: VHDL Process Statement warning at sd_framegen.vhd(42): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 42 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegen.vhd(44) " "Warning: VHDL Process Statement warning at sd_framegen.vhd(44): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_crc edh.vhd(135) " "Warning: VHDL Process Statement warning at edh.vhd(135): signal or variable reset_crc may not be assigned a new value in every possible path through the Process Statement. Signal or variable reset_crc holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 135 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "y hdsd_generator.vhd(84) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(84): ignored default value for signal y" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "cb hdsd_generator.vhd(85) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(85): ignored default value for signal cb" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" 85 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "cr hdsd_generator.vhd(86) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(86): ignored default value for signal cr" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdsd_generator.vhd" 86 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout video_sm_db.vhd(70) " "Warning: VHDL Signal Declaration warning at video_sm_db.vhd(70): used explicit default value for signal timeout because signal was never assigned a value" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 70 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "video_sm_db.vhd(255) " "Info: VHDL Case Statement information at video_sm_db.vhd(255): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 255 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_val state_counter_db.vhd(27) " "Warning: VHDL Process Statement warning at state_counter_db.vhd(27): signal load_val is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset color_lut_db.vhd(66) " "Warning: VHDL Process Statement warning at color_lut_db.vhd(66): signal reset is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 66 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_in " "Info: Found entity 1: altddio_in" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "altddio_in" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 67 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_va9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_va9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_va9 " "Info: Found entity 1: ddio_in_va9" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "ddio_in_va9" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 33 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_out " "Info: Found entity 1: altddio_out" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "altddio_out" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 81 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_igb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_igb " "Info: Found entity 1: ddio_out_igb" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "ddio_out_igb" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 33 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|oe_cell " "Info: Power-up level of register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|oe_cell is not specified -- using unspecified power-up level" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 46 2 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|oe_cell data_in VCC " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|oe_cell with stuck data_in port to stuck value VCC" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 46 2 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|svsen data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|svsen with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|scden data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|scden with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_259:mod3\|scramtx:u2\|DVB_enl " "Info: Power-up level of register smpte_259:mod3\|scramtx:u2\|DVB_enl is not specified -- using unspecified power-up level" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|DVB_enl data_in VCC " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|DVB_enl with stuck data_in port to stuck value VCC" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|trs_filtl data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|trs_filtl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|bypassl data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "12 " "Info: Ignored 12 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "12 " "Info: Ignored 12 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[0\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[8\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[0\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[8\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[6\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[6\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[4\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[4\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[7\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[7\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[0\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[0\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[2\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[3\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[2\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[3\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[3\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[9\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[3\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[9\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[9\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[9\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[9\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[9\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[8\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[8\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[8\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[8\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[4\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[5\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[4\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[1\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[4\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[1\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[0\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[4\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[0\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|y\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[6\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[6\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[2\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[2\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[2\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[5\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[2\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[3\] hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[5\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cr\[3\] merged to single register hd_framegen:mod5\|video_sm:video\|color_lut:color\|cb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\] " "Info: Duplicate register sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] merged to single register sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reset_crc " "Warning: LATCH primitive sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reset_crc is permanently enabled" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 135 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hd_framegen:mod5\|video_sm:video\|load_val\[10\] data_in GND " "Warning: Reduced register hd_framegen:mod5\|video_sm:video\|load_val\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[31\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[31\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[23\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[23\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[15\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[31\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[31\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[23\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[23\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[15\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[30\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[30\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[22\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[22\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[14\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[30\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[30\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[22\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[22\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[14\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[29\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[29\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[21\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[21\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[13\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[29\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[29\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[21\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[21\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[13\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[28\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[28\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[20\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[20\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[12\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[28\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[28\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[20\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[20\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[12\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[27\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[27\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[19\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[11\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[27\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[27\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[19\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[11\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[26\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[26\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[18\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[10\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[26\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[26\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[18\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[10\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[25\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[25\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[17\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[9\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[1\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[25\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[25\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[17\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[9\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[1\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[24\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[24\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[16\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[8\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[0\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[24\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[24\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[16\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[8\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[0\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[10\] data_in GND " "Warning: Reduced register lrx292data_outa\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[11\] data_in GND " "Warning: Reduced register lrx292data_outa\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[12\] data_in GND " "Warning: Reduced register lrx292data_outa\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[13\] data_in GND " "Warning: Reduced register lrx292data_outa\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[14\] data_in GND " "Warning: Reduced register lrx292data_outa\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[15\] data_in GND " "Warning: Reduced register lrx292data_outa\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[16\] data_in GND " "Warning: Reduced register lrx292data_outa\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[17\] data_in GND " "Warning: Reduced register lrx292data_outa\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[18\] data_in GND " "Warning: Reduced register lrx292data_outa\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[19\] data_in GND " "Warning: Reduced register lrx292data_outa\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[0\] data_in GND " "Warning: Reduced register lrx292data_outa\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[1\] data_in GND " "Warning: Reduced register lrx292data_outa\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[2\] data_in GND " "Warning: Reduced register lrx292data_outa\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[3\] data_in GND " "Warning: Reduced register lrx292data_outa\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[4\] data_in GND " "Warning: Reduced register lrx292data_outa\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[5\] data_in GND " "Warning: Reduced register lrx292data_outa\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[6\] data_in GND " "Warning: Reduced register lrx292data_outa\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[7\] data_in GND " "Warning: Reduced register lrx292data_outa\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[8\] data_in GND " "Warning: Reduced register lrx292data_outa\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[9\] data_in GND " "Warning: Reduced register lrx292data_outa\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 356 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[0\] sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[1\] " "Info: Duplicate register sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[0\] merged to single register sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_framegen:mod4\|sdsdi_generator:sdi\|video_out\[0\] sd_framegen:mod4\|sdsdi_generator:sdi\|video_out\[1\] " "Info: Duplicate register sd_framegen:mod4\|sdsdi_generator:sdi\|video_out\[0\] merged to single register sd_framegen:mod4\|sdsdi_generator:sdi\|video_out\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "spi:mod1\|bitcount\[0\]~0 5 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: spi:mod1\|bitcount\[0\]~0" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "bitcount\[0\]~0" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|cnt\[0\]~0 32 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: hd_framegen:mod5\|video_sm:video\|color_lut:color\|cnt\[0\]~0" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "cnt\[0\]~0" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 55 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1i7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1i7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1i7 " "Info: Found entity 1: cntr_1i7" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_1i7.tdf" "cntr_1i7" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_1i7.tdf" 33 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t78.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t78 " "Info: Found entity 1: cntr_t78" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_t78.tdf" "cntr_t78" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_t78.tdf" 33 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state 4 0 " "Info: State machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state contains 4 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state 12 0 " "Info: State machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state contains 12 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state " "Info: Encoding result for state machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|v_state~32 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|v_state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|v_state~31 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|v_state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|v_state~30 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|v_state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|v_state~29 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|v_state~29" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v0 0000 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v0 uses code string 0000" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v1 0011 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v1 uses code string 0011" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v2 0101 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v2 uses code string 0101" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v3 1001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|v_state.v3 uses code string 1001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 59 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state " "Info: Encoding result for state machine \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~43 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~43" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~42 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~42" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~41 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~41" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~40 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~40" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~39 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~38 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~37 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~36 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~35 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~34 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~33 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hd_framegen:mod5\|video_sm:video\|h_state~32 " "Info: Encoded state bit hd_framegen:mod5\|video_sm:video\|h_state~32" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h0 000000000000 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h0 uses code string 000000000000" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h1 000000000011 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h1 uses code string 000000000011" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h2 000000000101 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h2 uses code string 000000000101" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h3 000000001001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h3 uses code string 000000001001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h4 000000010001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h4 uses code string 000000010001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h5 000000100001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h5 uses code string 000000100001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h6 000001000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h6 uses code string 000001000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h7 000010000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h7 uses code string 000010000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h8 000100000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h8 uses code string 000100000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h9 001000000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h9 uses code string 001000000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h10 010000000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h10 uses code string 010000000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h11 100000000001 " "Info: State \|hdvb0\|hd_framegen:mod5\|video_sm:video\|h_state.h11 uses code string 100000000001" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 57 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[3\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[4\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[5\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[6\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[7\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[8\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[9\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[10\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[1\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[1\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|ddio_out_igb:auto_generated\|dataout\[2\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf" 42 11 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 97 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[11\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[11\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[10\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[10\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[9\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[9\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[8\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[8\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[7\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[7\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[6\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[6\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[5\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[5\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[4\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[4\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[3\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[3\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[2\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[2\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[21\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[21\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[20\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[20\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[19\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[19\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[18\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[18\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[17\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[17\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[16\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[16\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[15\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[15\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[14\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[14\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[13\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[13\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[12\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[12\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[0\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[0\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[1\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|ddio_ina\[1\] converted to equivalent logic" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 41 10 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 82 3 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 560 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|input_cell_h\[0\] data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|input_cell_h\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 45 14 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|input_cell_h\[1\] data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|ddio_in_va9:auto_generated\|input_cell_h\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf" 45 14 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hd_framegen:mod5\|video_sm:video\|v_state~32 data_in GND " "Warning: Reduced register hd_framegen:mod5\|video_sm:video\|v_state~32 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[7\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[6\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[5\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[4\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[3\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[2\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[1\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[0\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[9\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[8\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/SCRAMTX.VHD" 45 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hd_framegen:mod5\|video_sm:video\|h_state~42 data_in GND " "Warning: Reduced register hd_framegen:mod5\|video_sm:video\|h_state~42 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "hd_framegen:mod5\|video_sm:video\|load_val\[6\] hd_framegen:mod5\|video_sm:video\|load_val\[7\] " "Info: Duplicate register hd_framegen:mod5\|video_sm:video\|load_val\[6\] merged to single register hd_framegen:mod5\|video_sm:video\|load_val\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 156 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 77 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 17 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 210 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 190 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 17 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 19 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/color_lut_db.vhd" 18 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0}
{ "Info" "IOPT_MLS_CREATED_ALOAD_CCT" "" "Info: Converted presettable and clearable register to equivalent circuits with latches. Registers will power-up to an undefined state, and DEVCLRn will place the registers in an undefined state." {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hd_framegen:mod5\|video_sm:video\|h_state~43 data_in GND " "Warning: Reduced register hd_framegen:mod5\|video_sm:video\|h_state~43 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hd_framegen:mod5\|video_sm:video\|load_val\[3\] data_in GND " "Warning: Reduced register hd_framegen:mod5\|video_sm:video\|load_val\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_DISABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently disabled" { { "Warning" "WOPT_MLS_NODE_NAME" "cd_mutea~1 " "Warning: Node cd_mutea~1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "cd_muteb~1 " "Warning: Node cd_muteb~1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "ifclk~1 " "Warning: Node ifclk~1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 49 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "pa7_flagd_slcs~1 " "Warning: Node pa7_flagd_slcs~1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 50 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[15\]~31 " "Warning: Node fd\[15\]~31" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[14\]~29 " "Warning: Node fd\[14\]~29" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[13\]~27 " "Warning: Node fd\[13\]~27" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[12\]~25 " "Warning: Node fd\[12\]~25" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[11\]~23 " "Warning: Node fd\[11\]~23" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[10\]~21 " "Warning: Node fd\[10\]~21" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[9\]~19 " "Warning: Node fd\[9\]~19" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[8\]~17 " "Warning: Node fd\[8\]~17" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[7\]~15 " "Warning: Node fd\[7\]~15" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[6\]~13 " "Warning: Node fd\[6\]~13" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[5\]~11 " "Warning: Node fd\[5\]~11" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[4\]~9 " "Warning: Node fd\[4\]~9" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[3\]~7 " "Warning: Node fd\[3\]~7" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[2\]~5 " "Warning: Node fd\[2\]~5" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[1\]~3 " "Warning: Node fd\[1\]~3" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[0\]~1 " "Warning: Node fd\[0\]~1" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[7\] GND " "Warning: Pin txdb\[7\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[6\] GND " "Warning: Pin txdb\[6\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[5\] GND " "Warning: Pin txdb\[5\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[4\] GND " "Warning: Pin txdb\[4\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[3\] GND " "Warning: Pin txdb\[3\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[2\] GND " "Warning: Pin txdb\[2\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[1\] GND " "Warning: Pin txdb\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[0\] GND " "Warning: Pin txdb\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txctb\[1\] GND " "Warning: Pin txctb\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txctb\[0\] GND " "Warning: Pin txctb\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sd_hdb GND " "Warning: Pin sd_hdb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 24 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rclkenb GND " "Warning: Pin rclkenb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 25 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "lpenb GND " "Warning: Pin lpenb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ulca VCC " "Warning: Pin ulca stuck at VCC" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ulcb VCC " "Warning: Pin ulcb stuck at VCC" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inselb GND " "Warning: Pin inselb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 28 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spdselb GND " "Warning: Pin spdselb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 29 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ldtden GND " "Warning: Pin ldtden stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 30 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclka_p GND " "Warning: Pin fclka_p stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclka_n GND " "Warning: Pin fclka_n stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclkb_p GND " "Warning: Pin fclkb_p stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclkb_n GND " "Warning: Pin fclkb_n stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[9\] GND " "Warning: Pin prxda\[9\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[8\] GND " "Warning: Pin prxda\[8\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[7\] GND " "Warning: Pin prxda\[7\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[6\] GND " "Warning: Pin prxda\[6\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[5\] GND " "Warning: Pin prxda\[5\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[4\] GND " "Warning: Pin prxda\[4\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[3\] GND " "Warning: Pin prxda\[3\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[2\] GND " "Warning: Pin prxda\[2\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[1\] GND " "Warning: Pin prxda\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxda\[0\] GND " "Warning: Pin prxda\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[9\] GND " "Warning: Pin prxdb\[9\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[8\] GND " "Warning: Pin prxdb\[8\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[7\] GND " "Warning: Pin prxdb\[7\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[6\] GND " "Warning: Pin prxdb\[6\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[5\] GND " "Warning: Pin prxdb\[5\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[4\] GND " "Warning: Pin prxdb\[4\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[3\] GND " "Warning: Pin prxdb\[3\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[2\] GND " "Warning: Pin prxdb\[2\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[1\] GND " "Warning: Pin prxdb\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxdb\[0\] GND " "Warning: Pin prxdb\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclka GND " "Warning: Pin prxclka stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclkb GND " "Warning: Pin prxclkb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led270b GND " "Warning: Pin led270b stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led360b GND " "Warning: Pin led360b stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led540b GND " "Warning: Pin led540b stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led7425b GND " "Warning: Pin led7425b stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledlfib GND " "Warning: Pin ledlfib stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 43 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledcdb GND " "Warning: Pin ledcdb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led2 GND " "Warning: Pin led2 stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[1\] GND " "Warning: Pin rdy\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[0\] GND " "Warning: Pin rdy\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "46 " "Warning: Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclka_p " "Warning: No output dependent on input pin rxclka_p" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 13 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclkb_p " "Warning: No output dependent on input pin rxclkb_p" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 13 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclka_n " "Warning: No output dependent on input pin rxclka_n" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 14 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclkb_n " "Warning: No output dependent on input pin rxclkb_n" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 14 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "cd_muteb2 " "Warning: No output dependent on input pin cd_muteb2" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 15 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[7\] " "Warning: No output dependent on input pin rxda\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[6\] " "Warning: No output dependent on input pin rxda\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[5\] " "Warning: No output dependent on input pin rxda\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[4\] " "Warning: No output dependent on input pin rxda\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[3\] " "Warning: No output dependent on input pin rxda\[3\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[2\] " "Warning: No output dependent on input pin rxda\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[1\] " "Warning: No output dependent on input pin rxda\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[0\] " "Warning: No output dependent on input pin rxda\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[7\] " "Warning: No output dependent on input pin rxdb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[6\] " "Warning: No output dependent on input pin rxdb\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[5\] " "Warning: No output dependent on input pin rxdb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[4\] " "Warning: No output dependent on input pin rxdb\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[3\] " "Warning: No output dependent on input pin rxdb\[3\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[2\] " "Warning: No output dependent on input pin rxdb\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[1\] " "Warning: No output dependent on input pin rxdb\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[0\] " "Warning: No output dependent on input pin rxdb\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[2\] " "Warning: No output dependent on input pin rxsta\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[1\] " "Warning: No output dependent on input pin rxsta\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[0\] " "Warning: No output dependent on input pin rxsta\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[2\] " "Warning: No output dependent on input pin rxstb\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[1\] " "Warning: No output dependent on input pin rxstb\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[0\] " "Warning: No output dependent on input pin rxstb\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "lfib " "Warning: No output dependent on input pin lfib" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 18 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerra " "Warning: No output dependent on input pin txerra" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 19 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerrb " "Warning: No output dependent on input pin txerrb" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 19 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[9\] " "Warning: No output dependent on input pin ptxdb\[9\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[8\] " "Warning: No output dependent on input pin ptxdb\[8\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[7\] " "Warning: No output dependent on input pin ptxdb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[6\] " "Warning: No output dependent on input pin ptxdb\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[5\] " "Warning: No output dependent on input pin ptxdb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[4\] " "Warning: No output dependent on input pin ptxdb\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[3\] " "Warning: No output dependent on input pin ptxdb\[3\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[2\] " "Warning: No output dependent on input pin ptxdb\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[1\] " "Warning: No output dependent on input pin ptxdb\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[0\] " "Warning: No output dependent on input pin ptxdb\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclka " "Warning: No output dependent on input pin ptxclka" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclkb " "Warning: No output dependent on input pin ptxclkb" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "clkout " "Warning: No output dependent on input pin clkout" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 48 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[2\] " "Warning: No output dependent on input pin ctl\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[1\] " "Warning: No output dependent on input pin ctl\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[0\] " "Warning: No output dependent on input pin ctl\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1748 " "Info: Implemented 1748 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "63 " "Info: Implemented 63 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "77 " "Info: Implemented 77 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "20 " "Info: Implemented 20 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "1588 " "Info: Implemented 1588 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 281 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 10:09:03 2005 " "Info: Processing ended: Mon Jan 24 10:09:03 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Info: Elapsed time: 00:01:02" {  } {  } 0}  } {  } 0}
