/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [17:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_37z;
  reg [43:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_4z;
  reg [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [46:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_4z[4:0];
  assign celloutsig_0_0z = in_data[78:67] - in_data[82:71];
  assign celloutsig_0_37z = celloutsig_0_11z[2:0] - celloutsig_0_28z[6:4];
  assign celloutsig_0_42z = { celloutsig_0_28z[3:0], celloutsig_0_27z } - { celloutsig_0_9z[6:0], celloutsig_0_31z };
  assign celloutsig_0_43z = { celloutsig_0_11z[2:1], celloutsig_0_37z } - celloutsig_0_24z[5:1];
  assign celloutsig_1_0z = in_data[127:103] - in_data[173:149];
  assign celloutsig_0_4z = { celloutsig_0_2z[3], celloutsig_0_2z } - { celloutsig_0_3z[40:38], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[148:145] - celloutsig_1_0z[7:4];
  assign celloutsig_1_2z = celloutsig_1_0z[21:6] - celloutsig_1_0z[21:6];
  assign celloutsig_1_3z = { in_data[138:108], celloutsig_1_2z } - in_data[172:126];
  assign celloutsig_1_5z = in_data[137:135] - celloutsig_1_0z[20:18];
  assign celloutsig_1_6z = { celloutsig_1_0z[24:21], celloutsig_1_5z } - celloutsig_1_0z[8:2];
  assign celloutsig_1_7z = celloutsig_1_3z[22:10] - celloutsig_1_0z[21:9];
  assign celloutsig_1_8z = { in_data[151:143], celloutsig_1_6z } - { celloutsig_1_3z[29:18], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_7z[8:0] - celloutsig_1_8z[14:6];
  assign celloutsig_1_19z = { celloutsig_1_3z[37:29], celloutsig_1_6z } - celloutsig_1_3z[38:23];
  assign celloutsig_0_6z = celloutsig_0_4z[4:0] - in_data[38:34];
  assign celloutsig_0_7z = in_data[46:16] - { in_data[21:16], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_4z[4:1] - { celloutsig_0_7z[8], celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3], celloutsig_0_2z, celloutsig_0_6z } - { celloutsig_0_0z[6:1], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_0z[5:0] - { celloutsig_0_9z[8:6], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2], celloutsig_0_4z } - { in_data[67:66], celloutsig_0_2z };
  assign celloutsig_0_12z = in_data[69:60] - celloutsig_0_5z;
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] - celloutsig_0_0z[2:0];
  assign celloutsig_0_14z = celloutsig_0_11z[5:1] - celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_3z[10:0] - { in_data[12:7], celloutsig_0_14z };
  assign celloutsig_0_16z = celloutsig_0_7z[24:8] - { celloutsig_0_0z[11:7], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_4z[4:2] - celloutsig_0_9z[8:6];
  assign celloutsig_0_18z = { celloutsig_0_6z[2], celloutsig_0_11z } - { celloutsig_0_9z[6:5], celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:3] - in_data[60:56];
  assign celloutsig_0_22z = { in_data[84:83], celloutsig_0_4z, celloutsig_0_18z } - { celloutsig_0_7z[4:1], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_22z[12:8] - celloutsig_0_15z[9:5];
  assign celloutsig_0_24z = { celloutsig_0_8z[3:2], _00_ } - { _00_[2:1], celloutsig_0_23z };
  assign celloutsig_0_25z = celloutsig_0_16z[13:6] - celloutsig_0_12z[8:1];
  assign celloutsig_0_27z = { celloutsig_0_16z[3:1], celloutsig_0_24z, celloutsig_0_25z } - { celloutsig_0_18z[4:1], celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_9z[5:4], celloutsig_0_2z, celloutsig_0_17z } - { celloutsig_0_27z[5:0], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_0z[9:0], celloutsig_0_23z } - { celloutsig_0_12z[8:4], celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 44'h00000000000;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[11:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[136:128], out_data[111:96], out_data[53:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
