<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_i2cs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_i2cs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__i2cs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_i2cs.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_I2CS_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_I2CS_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the I2CS register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a324086533369a6ce7fa53846384c6627">   46</a></span>&#160;<span class="preprocessor">#define I2CS_OAR                0x40020800  // I2C slave own address This </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// register consists of seven </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// address bits that identify the </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// CC2538 I2C device on the I2C </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// bus. </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a28686bb2a623a95f0f1f6c7d596c05fc">   51</a></span>&#160;<span class="preprocessor">#define I2CS_STAT               0x40020804  // I2C slave control and status </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// This register functions as a </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// control register when written, </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// and a status register when read. </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a5a419efa7b204a4646b6a0952b008a5d">   55</a></span>&#160;<span class="preprocessor">#define I2CS_CTRL               0x40020804  // I2C slave control and status </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// This register functions as a </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// control register when written, </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// and a status register when read. </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a0ef36a19d3ec246d5fe727a567096f1d">   59</a></span>&#160;<span class="preprocessor">#define I2CS_DR                 0x40020808  // I2C slave data This register </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// contains the data to be </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// transmitted when in the slave </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// transmit state, and the data </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// received when in the slave </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// receive state. </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ad2773304f3acd66a08ddf6c959786eb4">   65</a></span>&#160;<span class="preprocessor">#define I2CS_IMR                0x4002080C  // I2C slave interrupt mask This </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// register controls whether a raw </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// interrupt is promoted to a </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// controller interrupt. </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a6138f6657bc445e2b2973295e7e31d3b">   69</a></span>&#160;<span class="preprocessor">#define I2CS_RIS                0x40020810  // I2C slave raw interrupt status </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// This register specifies whether </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// an interrupt is pending. </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a94d19de005101a2d28501b11ab652a44">   72</a></span>&#160;<span class="preprocessor">#define I2CS_MIS                0x40020814  // I2C slave masked interrupt </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// status This register specifies </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// whether an interrupt was </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// signaled. </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a5b44afecc2394bce6f58a4b509c88b8f">   76</a></span>&#160;<span class="preprocessor">#define I2CS_ICR                0x40020818  // I2C slave interrupt clear This </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// register clears the raw </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// interrupt. A read of this </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// register returns no meaningful </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// data. </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_OAR register.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#af3a75880ec01fa4d6494c989aadcc713">   88</a></span>&#160;<span class="preprocessor">#define I2CS_OAR_OAR_M          0x0000007F  // I2C slave own address This </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// field specifies bits A6 through </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// A0 of the slave address. </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a221a9a2d5000d716571c9da6322d5e11">   91</a></span>&#160;<span class="preprocessor">#define I2CS_OAR_OAR_S          0</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_STAT register.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a23af137832ea1d694c850854c78cc8bd">   97</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_FBR           0x00000004  // First byte received 1: The </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// first byte following the slave&#39;s </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// own address has been received. </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// 0: The first byte has not been </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// received. This bit is only valid </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// when the RREQ bit is set and is </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// automatically cleared when data </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// has been read from the I2CSDR </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// register. Note: This bit is not </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// used for slave transmit </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// operations. </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a8296a921fafe1b08233fbf48a2a4acf1">  108</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_FBR_M         0x00000004</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aaecad9648820a645bf1bd188117677dc">  109</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_FBR_S         2</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ab3927a0b2f41d85369ccc1292b56137d">  110</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_TREQ          0x00000002  // Transmit request 1: The I2C </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// controller has been addressed as </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// a slave transmitter and is using </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// clock stretching to delay the </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// master until data has been </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// written to the I2CSDR register. </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// 0: No outstanding transmit </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// request. </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a49f4e3b41589ff8a0ef5cf6af8e1e147">  118</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_TREQ_M        0x00000002</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ad8e005c012cda823756d1560156c9809">  119</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_TREQ_S        1</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#af5be05c8961c08e4c6be5789f4f05b50">  120</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_RREQ          0x00000001  // Receive request 1: The I2C </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// controller has outstanding </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// receive data from the I2C master </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// and is using clock stretching to </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// delay the master until data has </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// been read from the I2CSDR </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// register. 0: No outstanding </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// receive data </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a987b37e83b9af79f013489a62e194f6b">  128</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_RREQ_M        0x00000001</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ab1f2cd72288c853f6306600214d47d37">  129</a></span>&#160;<span class="preprocessor">#define I2CS_STAT_RREQ_S        0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_CTRL register.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a48cc5df276ef8bf0a219d3f33e38a433">  135</a></span>&#160;<span class="preprocessor">#define I2CS_CTRL_DA            0x00000001  // Device active 0: Disables the </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// I2C slave operation 1: Enables </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// the I2C slave operation </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a13657a6da9b811c220c091f1d0969285">  138</a></span>&#160;<span class="preprocessor">#define I2CS_CTRL_DA_M          0x00000001</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#af53ae1da6796ae830b499afb3bbd74ee">  139</a></span>&#160;<span class="preprocessor">#define I2CS_CTRL_DA_S          0</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_DR register.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a5896c091b757adeda33c671556fdae67">  145</a></span>&#160;<span class="preprocessor">#define I2CS_DR_DATA_M          0x000000FF  // Data for transfer This field </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// contains the data for transfer </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// during a slave receive or </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// transmit operation. </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a07396443c28aa2487eab63a8dcb8e6f2">  149</a></span>&#160;<span class="preprocessor">#define I2CS_DR_DATA_S          0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_IMR register.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ad0f38c02cf7bd60b64d0e5bf85869805">  155</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STOPIM         0x00000004  // Stop condition interrupt mask </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// 1: The STOP condition interrupt </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// is sent to the interrupt </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// controller when the STOPRIS bit </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// in the I2CSRIS register is set. </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// 0: The STOPRIS interrupt is </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// supressed and not sent to the </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// interrupt controller. </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a318d2b6436f3a7f505581a78821cb228">  163</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STOPIM_M       0x00000004</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a71d1577024a7bbadb709e9de44a0baff">  164</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STOPIM_S       2</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ac6e6abdd554bc8c580b238ced1da5460">  165</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STARTIM        0x00000002  // Start condition interrupt mask </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// 1: The START condition interrupt </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// is sent to the interrupt </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// controller when the STARTRIS bit </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// in the I2CSRIS register is set. </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// 0: The STARTRIS interrupt is </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// supressed and not sent to the </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// interrupt controller. </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aeb7bffd878173ea7797e529a7861a847">  173</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STARTIM_M      0x00000002</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ad97385b07f35488b7043180ee918bf0e">  174</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_STARTIM_S      1</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aa36f0d91ae7ac197dcde40259caa851f">  175</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_DATAIM         0x00000001  // Data interrupt mask 1: The data </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// received or data requested </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// interrupt is sent to the </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// DATARIS bit in the I2CSRIS </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// register is set. 0: The DATARIS </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// interrupt is surpressed and not </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aab911732390f8bc5bed7312e0295792c">  184</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_DATAIM_M       0x00000001</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a25c1fd3bf310a12ed461c3d2798488ce">  185</a></span>&#160;<span class="preprocessor">#define I2CS_IMR_DATAIM_S       0</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_RIS register.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a018e18c4369dcd5ad93a4636ed865d0d">  191</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STOPRIS        0x00000004  // Stop condition raw interrupt </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// status 1: A STOP condition </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// interrupt is pending. 0: No </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// writing 1 to the STOPIC bit in </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// the I2CSICR register. </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a8c83fa3a303194df9d7747d5bcc48bee">  197</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STOPRIS_M      0x00000004</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a136ef13852c89c41724119ff395660fd">  198</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STOPRIS_S      2</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a80e5680f2525e383413a15367d23e9cf">  199</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STARTRIS       0x00000002  // Start condition raw interrupt </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// status 1: A START condition </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// interrupt is pending. 0: No </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// writing 1 to the STARTIC bit in </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// the I2CSICR register. </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aa42237ae86800480bbe9c1eff5022de7">  205</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STARTRIS_M     0x00000002</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#af8c25a98431a142a4a9a6097b2a046c3">  206</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_STARTRIS_S     1</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a284847866b302925aa279ae10fe2b73b">  207</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_DATARIS        0x00000001  // Data raw interrupt status 1: A </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// data received or data requested </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// interrupt is pending. 0: No </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// writing 1 to the DATAIC bit in </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// the I2CSICR register. </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a98c87cb7ff12f2e098a3bdaa7563c9ff">  213</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_DATARIS_M      0x00000001</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a53eb4630a9a929063f3e522d5b5b3cac">  214</a></span>&#160;<span class="preprocessor">#define I2CS_RIS_DATARIS_S      0</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_MIS register.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a502c156765e2ffa56b252e48dd6437c6">  220</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STOPMIS        0x00000004  // Stop condition masked interrupt </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// status 1: An unmasked STOP </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// condition interrupt is pending. </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// 0: An interrupt has not occurred </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// or is masked. This bit is </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// cleared by writing 1 to the </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// STOPIC bit in the I2CSICR </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a786ddece5a737c8fd9f12e7612baba89">  228</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STOPMIS_M      0x00000004</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ab3486a0194f49d16fe85728b33df8539">  229</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STOPMIS_S      2</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a515277fbe367154d47def1bd13676273">  230</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STARTMIS       0x00000002  // Start condition masked </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// START condition interrupt is </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// pending. 0: An interrupt has not </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// occurred or is masked. This bit </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// is cleared by writing 1 to the </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// STARTIC bit in the I2CSICR </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a4b7483f47b028ed0abc4e314669e3a6e">  238</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STARTMIS_M     0x00000002</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a2c421f62f82cd633caa27ffdf66ef35a">  239</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_STARTMIS_S     1</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a6d4f2991ca17834d0ddad4d6d5021a93">  240</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_DATAMIS        0x00000001  // Data masked interrupt status 1: </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// An unmasked data received or </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// data requested interrupt is </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// pending. 0: An interrupt has not </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// occurred or is masked. This bit </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// is cleared by writing 1 to the </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// DATAIC bit in the I2CSICR </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a568d9bcb91f626442bf37cc9ed7d81f0">  248</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_DATAMIS_M      0x00000001</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a0e4cfe19cbb81d86003a3b7564ee459c">  249</a></span>&#160;<span class="preprocessor">#define I2CS_MIS_DATAMIS_S      0</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CS_ICR register.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#aedfa076a9035a98466a17d14c21b57f4">  255</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STOPIC         0x00000004  // Stop condition interrupt clear </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// STOPRIS bit in the I2CSRIS </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// register and the STOPMIS bit in </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// the I2CSMIS register. A read of </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// this register returns no </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// meaningful data. </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a9a400d20a1a36aae1e0e8aeba2f9cec9">  262</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STOPIC_M       0x00000004</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a6fbcab495c6eff3a0c86930b1d4f1b72">  263</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STOPIC_S       2</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ae07a3ad91f1def940478500c5b1a081f">  264</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STARTIC        0x00000002  // Start condition interrupt vlear </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// STARTRIS bit in the I2CSRIS </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// register and the STARTMIS bit in </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// the I2CSMIS register. A read of </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// this register returns no </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// meaningful data. </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a22a4fd72bec54c89ee98b0dfaf0c0435">  271</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STARTIC_M      0x00000002</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#ab2c7baa6cfcd3c09c3ef35347aa2a45e">  272</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_STARTIC_S      1</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a9300ebe21886cc65362df5dbe1260082">  273</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_DATAIC         0x00000001  // Data interrupt clear Writing 1 </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// to this bit clears the DATARIS </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// bit in the I2CSRIS register and </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// the DATAMIS bit in the I2CSMIS </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// register. A read of this </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// register returns no meaningful </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// data. </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#a8e3b65749bad9556ccc6ad019231842d">  280</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_DATAIC_M       0x00000001</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__i2cs_8h.html#acf78bc0e2d31a6200c80e140bd61e56f">  281</a></span>&#160;<span class="preprocessor">#define I2CS_ICR_DATAIC_S       0</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif // __HW_I2CS_H__</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:56 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
