Timing Analyzer report for add_isa
Tue Nov 28 15:54:44 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; add_isa                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.63        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.8%      ;
;     Processor 3            ;  20.9%      ;
;     Processor 4            ;  20.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 112.4 MHz ; 112.4 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -7.897 ; -350.047           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.440 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -143.065                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                        ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -7.897 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.863      ;
; -7.889 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.785      ;
; -7.820 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.716      ;
; -7.802 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.768      ;
; -7.791 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.701      ;
; -7.776 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 8.696      ;
; -7.772 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.682      ;
; -7.764 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 8.618      ;
; -7.695 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 8.549      ;
; -7.692 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.658      ;
; -7.690 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.586      ;
; -7.681 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 8.601      ;
; -7.666 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 8.534      ;
; -7.657 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.050     ; 8.625      ;
; -7.647 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 8.515      ;
; -7.641 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.537      ;
; -7.614 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.524      ;
; -7.604 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.570      ;
; -7.584 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.494      ;
; -7.582 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.548      ;
; -7.574 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.470      ;
; -7.573 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.082     ; 8.509      ;
; -7.536 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 8.458      ;
; -7.505 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.122     ; 8.401      ;
; -7.487 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.052     ; 8.453      ;
; -7.479 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.050     ; 8.447      ;
; -7.476 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.386      ;
; -7.457 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.108     ; 8.367      ;
; -7.418 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 8.342      ;
; -7.386 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.082     ; 8.322      ;
; -7.342 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.050     ; 8.310      ;
; -7.258 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.082     ; 8.194      ;
; -6.968 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.888      ;
; -6.962 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.816      ;
; -6.913 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.767      ;
; -6.912 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.832      ;
; -6.900 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.754      ;
; -6.886 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.754      ;
; -6.880 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.800      ;
; -6.856 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.724      ;
; -6.831 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.685      ;
; -6.817 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.737      ;
; -6.802 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.670      ;
; -6.783 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.651      ;
; -6.755 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.677      ;
; -6.728 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.648      ;
; -6.716 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.570      ;
; -6.672 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.594      ;
; -6.667 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.521      ;
; -6.640 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.508      ;
; -6.634 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.554      ;
; -6.628 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 7.552      ;
; -6.610 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.478      ;
; -6.593 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.083     ; 7.528      ;
; -6.585 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.153     ; 7.450      ;
; -6.567 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.487      ;
; -6.555 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.409      ;
; -6.554 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 7.478      ;
; -6.524 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.153     ; 7.389      ;
; -6.509 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.431      ;
; -6.498 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.083     ; 7.433      ;
; -6.497 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.139     ; 7.376      ;
; -6.486 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.340      ;
; -6.485 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.405      ;
; -6.473 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.327      ;
; -6.472 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.392      ;
; -6.468 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.139     ; 7.347      ;
; -6.457 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.325      ;
; -6.438 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.306      ;
; -6.404 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.258      ;
; -6.390 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.310      ;
; -6.382 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 7.306      ;
; -6.375 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.243      ;
; -6.362 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.282      ;
; -6.356 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.224      ;
; -6.356 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.210      ;
; -6.328 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.047     ; 7.299      ;
; -6.327 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.249      ;
; -6.307 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.164     ; 7.161      ;
; -6.280 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.148      ;
; -6.274 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.098     ; 7.194      ;
; -6.269 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.113     ; 7.174      ;
; -6.250 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.150     ; 7.118      ;
; -6.245 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.167      ;
; -6.209 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 7.133      ;
; -6.149 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.096     ; 7.071      ;
; -6.127 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 7.051      ;
; -6.022 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.094     ; 6.946      ;
; -5.739 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.101     ; 6.656      ;
; -5.621 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.049     ; 6.590      ;
; -5.505 ; regM:MEM_WB_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.030     ; 6.493      ;
; -5.501 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.082     ; 6.437      ;
; -5.469 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.084     ; 6.403      ;
; -5.368 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.082     ; 6.304      ;
; -5.335 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.082     ; 6.271      ;
; -5.297 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegDst_reg|Q     ; clock        ; clock       ; 1.000        ; -0.070     ; 6.245      ;
; -5.285 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[0] ; clock        ; clock       ; 1.000        ; -0.102     ; 6.201      ;
; -5.279 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.030     ; 6.267      ;
; -5.203 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:EX_MEM_ALUOut_reg|Q[0] ; clock        ; clock       ; 1.000        ; -0.086     ; 6.135      ;
; -5.130 ; regN:pc|Q[1]                   ; regM:ID_EX_ALUOP_reg|Q[0]   ; clock        ; clock       ; 1.000        ; -0.070     ; 6.078      ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                           ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; regN:pc|Q[1]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regN:pc|Q[2]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regN:pc|Q[3]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.475 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.710      ;
; 0.634 ; reg1:ID_EX_RegWrite_reg|Q      ; reg1:EX_MEM_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.049      ; 0.869      ;
; 0.653 ; regM:EX_MEM_ALUOut_reg|Q[3]    ; regM:MEM_WB_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.049      ; 0.888      ;
; 0.655 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:MEM_WB_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.890      ;
; 0.664 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:MEM_WB_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.049      ; 0.899      ;
; 0.750 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.049      ; 0.985      ;
; 0.773 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.049      ; 1.008      ;
; 0.786 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.021      ;
; 0.882 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.049      ; 1.117      ;
; 0.901 ; regN:pc|Q[0]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 1.160      ;
; 0.902 ; regN:pc|Q[0]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 1.161      ;
; 0.905 ; regN:pc|Q[0]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 1.164      ;
; 0.911 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.049      ; 1.146      ;
; 0.918 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]       ; clock        ; clock       ; 0.000        ; 0.047      ; 1.151      ;
; 0.919 ; regN:pc|Q[2]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.048      ; 1.153      ;
; 0.919 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.178      ;
; 0.922 ; regN:pc|Q[1]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.048      ; 1.156      ;
; 0.923 ; regN:pc|Q[1]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.048      ; 1.157      ;
; 0.928 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.093      ; 1.207      ;
; 0.971 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.070      ; 1.227      ;
; 1.009 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.321      ;
; 1.030 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.342      ;
; 1.030 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.342      ;
; 1.058 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:MEM_WB_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.047      ; 1.291      ;
; 1.064 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.299      ;
; 1.080 ; regM:EX_MEM_ALUOut_reg|Q[2]    ; regM:MEM_WB_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.315      ;
; 1.114 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.426      ;
; 1.120 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.355      ;
; 1.131 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.366      ;
; 1.131 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.443      ;
; 1.147 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.459      ;
; 1.152 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.050      ; 1.388      ;
; 1.162 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.397      ;
; 1.168 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.403      ;
; 1.183 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.473      ;
; 1.209 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.084      ; 1.479      ;
; 1.219 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_RegDst_reg|Q        ; clock        ; clock       ; 0.000        ; 0.049      ; 1.454      ;
; 1.223 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.043      ; 1.452      ;
; 1.249 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.561      ;
; 1.254 ; reg1:EX_MEM_RegWrite_reg|Q     ; reg1:MEM_WB_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.084      ; 1.524      ;
; 1.263 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:MEM_WB_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.050      ; 1.499      ;
; 1.288 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.600      ;
; 1.290 ; regM:EX_MEM_ALUOut_reg|Q[0]    ; regM:MEM_WB_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.050      ; 1.526      ;
; 1.312 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.624      ;
; 1.326 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.108      ; 1.620      ;
; 1.352 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r14|Q[3] ; clock        ; clock       ; 0.000        ; -0.189     ; 1.349      ;
; 1.363 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.598      ;
; 1.372 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.649      ;
; 1.383 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.126      ; 1.695      ;
; 1.383 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.129      ; 1.698      ;
; 1.385 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.129      ; 1.700      ;
; 1.392 ; regM:EX_MEM_WriteAddr_reg|Q[0] ; regM:MEM_WB_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.044      ; 1.622      ;
; 1.393 ; regN:pc|Q[2]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.126      ; 1.705      ;
; 1.399 ; regN:pc|Q[1]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.126      ; 1.711      ;
; 1.438 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.129      ; 1.753      ;
; 1.441 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.753      ;
; 1.467 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.702      ;
; 1.499 ; regN:pc|Q[1]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.789      ;
; 1.521 ; regN:pc|Q[2]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.129      ; 1.836      ;
; 1.527 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.129      ; 1.842      ;
; 1.529 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.111      ; 1.826      ;
; 1.535 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.111      ; 1.832      ;
; 1.543 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]       ; clock        ; clock       ; 0.000        ; 0.104      ; 1.833      ;
; 1.546 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 1.858      ;
; 1.563 ; regN:pc|Q[3]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.129      ; 1.878      ;
; 1.564 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.037      ; 1.787      ;
; 1.571 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.111      ; 1.868      ;
; 1.576 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.811      ;
; 1.582 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.872      ;
; 1.615 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.850      ;
; 1.626 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r1|Q[3]  ; clock        ; clock       ; 0.000        ; 0.131      ; 1.943      ;
; 1.646 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.098      ; 1.930      ;
; 1.647 ; regM:ID_EX_WriteAddr_reg|Q[2]  ; regM:EX_MEM_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.066      ; 1.899      ;
; 1.651 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.928      ;
; 1.656 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r0|Q[3]  ; clock        ; clock       ; 0.000        ; 0.100      ; 1.942      ;
; 1.673 ; regN:pc|Q[0]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.049      ; 1.908      ;
; 1.689 ; regN:pc|Q[2]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.129      ; 2.004      ;
; 1.691 ; regN:pc|Q[2]                   ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.129      ; 2.006      ;
; 1.699 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.126      ; 2.011      ;
; 1.703 ; regN:pc|Q[2]                   ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.129      ; 2.018      ;
; 1.712 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.105      ; 2.003      ;
; 1.721 ; regN:pc|Q[0]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.970      ;
; 1.721 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.104      ; 2.011      ;
; 1.722 ; regN:pc|Q[3]                   ; reg1:ID_EX_RegDst_reg|Q        ; clock        ; clock       ; 0.000        ; 0.129      ; 2.037      ;
; 1.725 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.960      ;
; 1.725 ; reg1:ID_EX_MemRead_reg|Q       ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.049      ; 1.960      ;
; 1.752 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; register_file:rf|regN:r15|Q[2] ; clock        ; clock       ; 0.000        ; 0.076      ; 2.014      ;
; 1.754 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; register_file:rf|regN:r15|Q[1] ; clock        ; clock       ; 0.000        ; 0.076      ; 2.016      ;
; 1.765 ; regN:pc|Q[0]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.088      ; 2.039      ;
; 1.770 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.049      ; 2.005      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 122.77 MHz ; 122.77 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -7.145 ; -313.011          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -143.065                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                         ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -7.145 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 8.114      ;
; -7.098 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.997      ;
; -7.075 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.974      ;
; -7.059 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.971      ;
; -7.053 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 8.022      ;
; -7.036 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.948      ;
; -7.028 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.955      ;
; -6.993 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 7.962      ;
; -6.978 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.838      ;
; -6.955 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.815      ;
; -6.946 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.845      ;
; -6.939 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.812      ;
; -6.936 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.863      ;
; -6.925 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.049     ; 7.895      ;
; -6.923 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.822      ;
; -6.916 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.789      ;
; -6.907 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.819      ;
; -6.901 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 7.870      ;
; -6.889 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.832      ;
; -6.884 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.796      ;
; -6.849 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 7.818      ;
; -6.808 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 7.736      ;
; -6.802 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.701      ;
; -6.779 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.120     ; 7.678      ;
; -6.773 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.049     ; 7.743      ;
; -6.763 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.675      ;
; -6.757 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 7.726      ;
; -6.743 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 7.673      ;
; -6.740 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.107     ; 7.652      ;
; -6.737 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.680      ;
; -6.629 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.049     ; 7.599      ;
; -6.593 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.536      ;
; -6.341 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.268      ;
; -6.291 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.151      ;
; -6.268 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.128      ;
; -6.262 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.189      ;
; -6.252 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.125      ;
; -6.249 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.176      ;
; -6.229 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.102      ;
; -6.212 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.072      ;
; -6.189 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 7.049      ;
; -6.173 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.046      ;
; -6.170 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.097      ;
; -6.150 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 7.023      ;
; -6.121 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 7.049      ;
; -6.105 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 7.032      ;
; -6.056 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.986      ;
; -6.055 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.915      ;
; -6.042 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 6.970      ;
; -6.032 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.892      ;
; -6.016 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.889      ;
; -6.013 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.940      ;
; -5.993 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.866      ;
; -5.977 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.907      ;
; -5.977 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.076     ; 6.920      ;
; -5.925 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.798      ;
; -5.914 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.841      ;
; -5.902 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.775      ;
; -5.886 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.133     ; 6.772      ;
; -5.885 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 6.813      ;
; -5.882 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.076     ; 6.825      ;
; -5.864 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.724      ;
; -5.863 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.133     ; 6.749      ;
; -5.848 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.775      ;
; -5.841 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.701      ;
; -5.825 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.698      ;
; -5.822 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.749      ;
; -5.820 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.750      ;
; -5.802 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.675      ;
; -5.798 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.658      ;
; -5.788 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.715      ;
; -5.775 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.635      ;
; -5.759 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.632      ;
; -5.756 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.683      ;
; -5.738 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.598      ;
; -5.736 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.609      ;
; -5.720 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.043     ; 6.696      ;
; -5.716 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.102     ; 6.633      ;
; -5.715 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.159     ; 6.575      ;
; -5.699 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.572      ;
; -5.696 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.092     ; 6.623      ;
; -5.694 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 6.622      ;
; -5.676 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.146     ; 6.549      ;
; -5.629 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.559      ;
; -5.628 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 6.556      ;
; -5.568 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.091     ; 6.496      ;
; -5.563 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.493      ;
; -5.503 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.089     ; 6.433      ;
; -5.161 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.097     ; 6.083      ;
; -5.095 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 6.070      ;
; -4.979 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.084     ; 5.914      ;
; -4.945 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.891      ;
; -4.933 ; regM:MEM_WB_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 5.926      ;
; -4.840 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.084     ; 5.775      ;
; -4.796 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.084     ; 5.731      ;
; -4.772 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegDst_reg|Q     ; clock        ; clock       ; 1.000        ; -0.071     ; 5.720      ;
; -4.740 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 5.733      ;
; -4.735 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[0] ; clock        ; clock       ; 1.000        ; -0.101     ; 5.653      ;
; -4.703 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:EX_MEM_ALUOut_reg|Q[0] ; clock        ; clock       ; 1.000        ; -0.082     ; 5.640      ;
; -4.626 ; regN:pc|Q[0]                   ; reg1:ID_EX_RegDst_reg|Q     ; clock        ; clock       ; 1.000        ; -0.084     ; 5.561      ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; regN:pc|Q[3]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regN:pc|Q[1]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regN:pc|Q[2]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.429 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.644      ;
; 0.579 ; reg1:ID_EX_RegWrite_reg|Q      ; reg1:EX_MEM_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.044      ; 0.794      ;
; 0.596 ; regM:EX_MEM_ALUOut_reg|Q[3]    ; regM:MEM_WB_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.044      ; 0.811      ;
; 0.598 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:MEM_WB_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.813      ;
; 0.608 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:MEM_WB_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.043      ; 0.822      ;
; 0.686 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.901      ;
; 0.699 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.043      ; 0.913      ;
; 0.699 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.044      ; 0.914      ;
; 0.817 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.044      ; 1.032      ;
; 0.827 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.044      ; 1.042      ;
; 0.833 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.094      ; 1.098      ;
; 0.834 ; regN:pc|Q[0]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.065      ; 1.070      ;
; 0.835 ; regN:pc|Q[0]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.065      ; 1.071      ;
; 0.839 ; regN:pc|Q[0]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.065      ; 1.075      ;
; 0.846 ; regN:pc|Q[2]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.044      ; 1.061      ;
; 0.850 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]       ; clock        ; clock       ; 0.000        ; 0.034      ; 1.055      ;
; 0.852 ; regN:pc|Q[1]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.044      ; 1.067      ;
; 0.852 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.065      ; 1.088      ;
; 0.853 ; regN:pc|Q[1]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.044      ; 1.068      ;
; 0.882 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.124      ;
; 0.924 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.212      ;
; 0.933 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.221      ;
; 0.942 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.230      ;
; 0.969 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:MEM_WB_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.182      ;
; 0.971 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.043      ; 1.185      ;
; 0.991 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.044      ; 1.206      ;
; 0.993 ; regM:EX_MEM_ALUOut_reg|Q[2]    ; regM:MEM_WB_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.043      ; 1.207      ;
; 1.022 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.310      ;
; 1.022 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.042      ; 1.235      ;
; 1.032 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.247      ;
; 1.034 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.322      ;
; 1.057 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.345      ;
; 1.061 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.276      ;
; 1.063 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.278      ;
; 1.086 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.073      ; 1.330      ;
; 1.092 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.087      ; 1.350      ;
; 1.121 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_RegDst_reg|Q        ; clock        ; clock       ; 0.000        ; 0.044      ; 1.336      ;
; 1.128 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.039      ; 1.338      ;
; 1.136 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:MEM_WB_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.349      ;
; 1.141 ; reg1:EX_MEM_RegWrite_reg|Q     ; reg1:MEM_WB_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.073      ; 1.385      ;
; 1.144 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.432      ;
; 1.161 ; regM:EX_MEM_ALUOut_reg|Q[0]    ; regM:MEM_WB_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.042      ; 1.374      ;
; 1.183 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.471      ;
; 1.200 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.101      ; 1.472      ;
; 1.201 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.489      ;
; 1.207 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.044      ; 1.422      ;
; 1.237 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.117      ; 1.525      ;
; 1.245 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.111      ; 1.527      ;
; 1.245 ; regN:pc|Q[2]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.117      ; 1.533      ;
; 1.245 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r14|Q[3] ; clock        ; clock       ; 0.000        ; -0.181     ; 1.235      ;
; 1.248 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.111      ; 1.530      ;
; 1.251 ; regN:pc|Q[1]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.117      ; 1.539      ;
; 1.266 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.519      ;
; 1.273 ; regM:EX_MEM_WriteAddr_reg|Q[0] ; regM:MEM_WB_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.033      ; 1.477      ;
; 1.298 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.111      ; 1.580      ;
; 1.304 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.592      ;
; 1.337 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.043      ; 1.551      ;
; 1.344 ; regN:pc|Q[1]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.087      ; 1.602      ;
; 1.372 ; regN:pc|Q[2]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.111      ; 1.654      ;
; 1.377 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.101      ; 1.649      ;
; 1.378 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.111      ; 1.660      ;
; 1.383 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.101      ; 1.655      ;
; 1.397 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.035      ; 1.603      ;
; 1.406 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.694      ;
; 1.414 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.087      ; 1.672      ;
; 1.423 ; regN:pc|Q[3]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.111      ; 1.705      ;
; 1.423 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]       ; clock        ; clock       ; 0.000        ; 0.091      ; 1.685      ;
; 1.428 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.101      ; 1.700      ;
; 1.442 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.657      ;
; 1.457 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.043      ; 1.671      ;
; 1.490 ; regM:ID_EX_WriteAddr_reg|Q[2]  ; regM:EX_MEM_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.054      ; 1.715      ;
; 1.501 ; regN:pc|Q[0]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.044      ; 1.716      ;
; 1.505 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.758      ;
; 1.507 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r1|Q[3]  ; clock        ; clock       ; 0.000        ; 0.120      ; 1.798      ;
; 1.509 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.760      ;
; 1.533 ; regN:pc|Q[2]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.111      ; 1.815      ;
; 1.535 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.092      ; 1.798      ;
; 1.536 ; regN:pc|Q[2]                   ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.111      ; 1.818      ;
; 1.537 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r0|Q[3]  ; clock        ; clock       ; 0.000        ; 0.089      ; 1.797      ;
; 1.542 ; regN:pc|Q[2]                   ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.111      ; 1.824      ;
; 1.552 ; regN:pc|Q[3]                   ; reg1:ID_EX_RegDst_reg|Q        ; clock        ; clock       ; 0.000        ; 0.111      ; 1.834      ;
; 1.552 ; regN:pc|Q[0]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.048      ; 1.771      ;
; 1.555 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.117      ; 1.843      ;
; 1.559 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.774      ;
; 1.559 ; reg1:ID_EX_MemRead_reg|Q       ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.044      ; 1.774      ;
; 1.560 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; register_file:rf|regN:r15|Q[2] ; clock        ; clock       ; 0.000        ; 0.068      ; 1.799      ;
; 1.570 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.832      ;
; 1.587 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.044      ; 1.802      ;
; 1.594 ; regN:pc|Q[0]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.837      ;
; 1.594 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.085      ; 1.850      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -3.441 ; -125.651          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.201 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -124.977                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                         ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.441 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.419      ;
; -3.435 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.367      ;
; -3.396 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.328      ;
; -3.373 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.351      ;
; -3.373 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 4.330      ;
; -3.371 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.315      ;
; -3.365 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 4.278      ;
; -3.352 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.296      ;
; -3.326 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 4.239      ;
; -3.321 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.299      ;
; -3.315 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.247      ;
; -3.305 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 4.262      ;
; -3.301 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 4.226      ;
; -3.282 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.260      ;
; -3.282 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 4.207      ;
; -3.276 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.208      ;
; -3.276 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.208      ;
; -3.260 ; regN:pc|Q[1]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.019     ; 4.248      ;
; -3.253 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.231      ;
; -3.251 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.195      ;
; -3.237 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.075     ; 4.169      ;
; -3.232 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.176      ;
; -3.221 ; regN:pc|Q[1]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.045     ; 4.183      ;
; -3.214 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.029     ; 4.192      ;
; -3.212 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.156      ;
; -3.193 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.063     ; 4.137      ;
; -3.192 ; regN:pc|Q[0]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 4.159      ;
; -3.140 ; regN:pc|Q[2]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.019     ; 4.128      ;
; -3.133 ; regN:pc|Q[0]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 4.094      ;
; -3.101 ; regN:pc|Q[3]                   ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.019     ; 4.089      ;
; -3.101 ; regN:pc|Q[2]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.045     ; 4.063      ;
; -3.062 ; regN:pc|Q[3]                   ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.045     ; 4.024      ;
; -2.978 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.935      ;
; -2.970 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.883      ;
; -2.954 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.911      ;
; -2.946 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.859      ;
; -2.931 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.844      ;
; -2.910 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.867      ;
; -2.907 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.820      ;
; -2.906 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.831      ;
; -2.887 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.812      ;
; -2.886 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.843      ;
; -2.882 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.807      ;
; -2.863 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.788      ;
; -2.860 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.817      ;
; -2.854 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.096     ; 3.765      ;
; -2.850 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.807      ;
; -2.842 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.755      ;
; -2.815 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.096     ; 3.726      ;
; -2.807 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.764      ;
; -2.803 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.716      ;
; -2.799 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.712      ;
; -2.797 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.764      ;
; -2.792 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.749      ;
; -2.790 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.084     ; 3.713      ;
; -2.782 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.739      ;
; -2.778 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.703      ;
; -2.773 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.740      ;
; -2.771 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.084     ; 3.694      ;
; -2.760 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.673      ;
; -2.759 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.684      ;
; -2.748 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.705      ;
; -2.740 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.653      ;
; -2.739 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.696      ;
; -2.738 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.699      ;
; -2.735 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.660      ;
; -2.716 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.641      ;
; -2.714 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.675      ;
; -2.701 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.614      ;
; -2.680 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.637      ;
; -2.676 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.601      ;
; -2.669 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.636      ;
; -2.662 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.023     ; 3.646      ;
; -2.657 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.582      ;
; -2.642 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.599      ;
; -2.640 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.066     ; 3.581      ;
; -2.634 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.547      ;
; -2.626 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.593      ;
; -2.610 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.571      ;
; -2.595 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[2]    ; clock        ; clock       ; 1.000        ; -0.094     ; 3.508      ;
; -2.574 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[3]    ; clock        ; clock       ; 1.000        ; -0.050     ; 3.531      ;
; -2.570 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.495      ;
; -2.567 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.534      ;
; -2.567 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.528      ;
; -2.551 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[1]    ; clock        ; clock       ; 1.000        ; -0.082     ; 3.476      ;
; -2.508 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.469      ;
; -2.461 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src1_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.040     ; 3.428      ;
; -2.402 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_src2_reg|Q[0]    ; clock        ; clock       ; 1.000        ; -0.046     ; 3.363      ;
; -2.347 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.071     ; 3.283      ;
; -2.225 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.023     ; 3.209      ;
; -2.209 ; regM:MEM_WB_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.015     ; 3.201      ;
; -2.175 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.051     ; 3.131      ;
; -2.167 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.126      ;
; -2.140 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegDst_reg|Q     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.097      ;
; -2.118 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_ALUOut_reg|Q[0] ; clock        ; clock       ; 1.000        ; -0.065     ; 3.060      ;
; -2.109 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.051     ; 3.065      ;
; -2.094 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.015     ; 3.086      ;
; -2.091 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:EX_MEM_ALUOut_reg|Q[3] ; clock        ; clock       ; 1.000        ; -0.051     ; 3.047      ;
; -2.080 ; regN:pc|Q[1]                   ; regM:ID_EX_ALUOP_reg|Q[0]   ; clock        ; clock       ; 1.000        ; -0.050     ; 3.037      ;
; -2.052 ; regN:pc|Q[0]                   ; reg1:ID_EX_RegDst_reg|Q     ; clock        ; clock       ; 1.000        ; -0.051     ; 3.008      ;
+--------+--------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; regN:pc|Q[3]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regN:pc|Q[1]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regN:pc|Q[2]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:ID_EX_ReadPort2_reg|Q[1]  ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:ID_EX_ReadPort1_reg|Q[0]  ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.219 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.023      ; 0.326      ;
; 0.283 ; reg1:ID_EX_RegWrite_reg|Q      ; reg1:EX_MEM_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.023      ; 0.390      ;
; 0.292 ; regM:EX_MEM_ALUOut_reg|Q[3]    ; regM:MEM_WB_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.023      ; 0.399      ;
; 0.293 ; regM:EX_MEM_WriteAddr_reg|Q[1] ; regM:MEM_WB_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.023      ; 0.400      ;
; 0.298 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:MEM_WB_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.406      ;
; 0.336 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[3]    ; clock        ; clock       ; 0.000        ; 0.023      ; 0.443      ;
; 0.352 ; regM:IF_ID_Ins_reg|Q[5]        ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.023      ; 0.459      ;
; 0.357 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.465      ;
; 0.402 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.023      ; 0.509      ;
; 0.402 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.548      ;
; 0.407 ; regN:pc|Q[0]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.532      ;
; 0.408 ; regN:pc|Q[0]                   ; regN:pc|Q[1]                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.533      ;
; 0.411 ; regN:pc|Q[0]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.536      ;
; 0.411 ; regM:IF_ID_Ins_reg|Q[26]       ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.023      ; 0.518      ;
; 0.414 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.539      ;
; 0.419 ; regN:pc|Q[2]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.024      ; 0.527      ;
; 0.423 ; regM:ID_EX_ReadPort2_reg|Q[0]  ; regM:ID_EX_src2_reg|Q[1]       ; clock        ; clock       ; 0.000        ; 0.018      ; 0.525      ;
; 0.424 ; regN:pc|Q[1]                   ; regN:pc|Q[3]                   ; clock        ; clock       ; 0.000        ; 0.024      ; 0.532      ;
; 0.425 ; regN:pc|Q[1]                   ; regN:pc|Q[2]                   ; clock        ; clock       ; 0.000        ; 0.024      ; 0.533      ;
; 0.425 ; reg1:ID_EX_RegDst_reg|Q        ; regM:EX_MEM_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.050      ; 0.559      ;
; 0.460 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.605      ;
; 0.460 ; regM:EX_MEM_WriteAddr_reg|Q[2] ; regM:MEM_WB_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.025      ; 0.569      ;
; 0.467 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.612      ;
; 0.474 ; regM:EX_MEM_ALUOut_reg|Q[2]    ; regM:MEM_WB_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.582      ;
; 0.479 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.624      ;
; 0.490 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.035      ; 0.609      ;
; 0.490 ; regM:EX_MEM_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.598      ;
; 0.508 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.653      ;
; 0.515 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.660      ;
; 0.517 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.662      ;
; 0.529 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.637      ;
; 0.531 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.639      ;
; 0.534 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.048      ; 0.666      ;
; 0.538 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.646      ;
; 0.547 ; regM:ID_EX_ReadPort1_reg|Q[2]  ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.653      ;
; 0.549 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.657      ;
; 0.550 ; reg1:EX_MEM_RegWrite_reg|Q     ; reg1:MEM_WB_RegWrite_reg|Q     ; clock        ; clock       ; 0.000        ; 0.048      ; 0.682      ;
; 0.555 ; regM:EX_MEM_WriteAddr_reg|Q[3] ; regM:MEM_WB_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 0.663      ;
; 0.556 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.679      ;
; 0.558 ; regM:IF_ID_Ins_reg|Q[26]       ; reg1:ID_EX_RegDst_reg|Q        ; clock        ; clock       ; 0.000        ; 0.023      ; 0.665      ;
; 0.568 ; regM:EX_MEM_ALUOut_reg|Q[0]    ; regM:MEM_WB_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.676      ;
; 0.578 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.723      ;
; 0.596 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[1]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.741      ;
; 0.607 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.046      ; 0.737      ;
; 0.607 ; regM:ID_EX_ALUOP_reg|Q[0]      ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.035      ; 0.726      ;
; 0.609 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r14|Q[3] ; clock        ; clock       ; 0.000        ; -0.075     ; 0.618      ;
; 0.610 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.755      ;
; 0.612 ; regM:ID_EX_WriteAddr_reg|Q[0]  ; regM:EX_MEM_WriteAddr_reg|Q[1] ; clock        ; clock       ; 0.000        ; 0.053      ; 0.749      ;
; 0.642 ; regM:EX_MEM_WriteAddr_reg|Q[0] ; regM:MEM_WB_WriteAddr_reg|Q[0] ; clock        ; clock       ; 0.000        ; 0.007      ; 0.733      ;
; 0.652 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[5]        ; clock        ; clock       ; 0.000        ; 0.051      ; 0.787      ;
; 0.658 ; regN:pc|Q[2]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.061      ; 0.803      ;
; 0.660 ; regN:pc|Q[1]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.061      ; 0.805      ;
; 0.665 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.773      ;
; 0.677 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.061      ; 0.822      ;
; 0.693 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.838      ;
; 0.696 ; regN:pc|Q[3]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.051      ; 0.831      ;
; 0.698 ; regN:pc|Q[3]                   ; reg1:ID_EX_MemtoReg_reg|Q      ; clock        ; clock       ; 0.000        ; 0.051      ; 0.833      ;
; 0.698 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[0]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.844      ;
; 0.704 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.849      ;
; 0.704 ; regM:MEM_WB_ALUOut_reg|Q[0]    ; regM:EX_MEM_ALUOut_reg|Q[1]    ; clock        ; clock       ; 0.000        ; 0.022      ; 0.810      ;
; 0.709 ; regN:pc|Q[1]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.832      ;
; 0.720 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r1|Q[3]  ; clock        ; clock       ; 0.000        ; 0.077      ; 0.881      ;
; 0.721 ; regN:pc|Q[2]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.866      ;
; 0.723 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.868      ;
; 0.724 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; regM:EX_MEM_ALUOut_reg|Q[2]    ; clock        ; clock       ; 0.000        ; 0.024      ; 0.832      ;
; 0.728 ; regN:pc|Q[2]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.051      ; 0.863      ;
; 0.730 ; regN:pc|Q[1]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.051      ; 0.865      ;
; 0.731 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.839      ;
; 0.732 ; regM:MEM_WB_ALUOut_reg|Q[3]    ; register_file:rf|regN:r0|Q[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.880      ;
; 0.743 ; regN:pc|Q[3]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.039      ; 0.866      ;
; 0.743 ; regN:pc|Q[2]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.046      ; 0.873      ;
; 0.745 ; regM:ID_EX_WriteAddr_reg|Q[2]  ; regM:EX_MEM_WriteAddr_reg|Q[2] ; clock        ; clock       ; 0.000        ; 0.020      ; 0.849      ;
; 0.752 ; regN:pc|Q[3]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.897      ;
; 0.759 ; regN:pc|Q[3]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.051      ; 0.894      ;
; 0.759 ; regN:pc|Q[0]                   ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.024      ; 0.867      ;
; 0.770 ; regM:ID_EX_ReadPort1_reg|Q[3]  ; regM:EX_MEM_WriteAddr_reg|Q[3] ; clock        ; clock       ; 0.000        ; 0.037      ; 0.891      ;
; 0.773 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; regM:EX_MEM_ALUOut_reg|Q[0]    ; clock        ; clock       ; 0.000        ; 0.047      ; 0.904      ;
; 0.780 ; regN:pc|Q[1]                   ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.925      ;
; 0.783 ; regM:MEM_WB_ALUOut_reg|Q[2]    ; register_file:rf|regN:r15|Q[2] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.908      ;
; 0.784 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.930      ;
; 0.793 ; regM:MEM_WB_ALUOut_reg|Q[1]    ; register_file:rf|regN:r15|Q[1] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.918      ;
; 0.804 ; regN:pc|Q[3]                   ; regM:ID_EX_ALUOP_reg|Q[0]      ; clock        ; clock       ; 0.000        ; 0.051      ; 0.939      ;
; 0.811 ; regN:pc|Q[0]                   ; regM:ID_EX_ReadPort1_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.919      ;
; 0.811 ; regN:pc|Q[0]                   ; reg1:ID_EX_RegWrite_reg|Q      ; clock        ; clock       ; 0.000        ; 0.032      ; 0.927      ;
; 0.816 ; regN:pc|Q[0]                   ; regM:ID_EX_WriteAddr_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.020      ; 0.920      ;
; 0.821 ; reg1:ID_EX_MemRead_reg|Q       ; regM:ID_EX_ReadPort2_reg|Q[0]  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.929      ;
; 0.821 ; reg1:ID_EX_MemRead_reg|Q       ; reg1:ID_EX_MemRead_reg|Q       ; clock        ; clock       ; 0.000        ; 0.024      ; 0.929      ;
; 0.824 ; regN:pc|Q[1]                   ; regM:ID_EX_WriteAddr_reg|Q[2]  ; clock        ; clock       ; 0.000        ; 0.046      ; 0.954      ;
; 0.826 ; regN:pc|Q[2]                   ; regM:IF_ID_Ins_reg|Q[26]       ; clock        ; clock       ; 0.000        ; 0.051      ; 0.961      ;
; 0.826 ; regM:ID_EX_ReadPort1_reg|Q[1]  ; regM:ID_EX_src1_reg|Q[3]       ; clock        ; clock       ; 0.000        ; 0.051      ; 0.961      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.897   ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -7.897   ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -350.047 ; 0.0   ; 0.0      ; 0.0     ; -143.065            ;
;  clock           ; -350.047 ; 0.000 ; N/A      ; N/A     ; -143.065            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; current_pc[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 29520    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 29520    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; current_pc[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; current_pc[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 28 15:54:41 2023
Info: Command: quartus_sta add_isa -c add_isa
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Warning (332125): Found combinational loop of 23 nodes File: C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/hazarding_unit.vhd Line: 8
    Warning (332126): Node "hazunit|stall~4|combout"
    Warning (332126): Node "instr_mux|f[24]~1|datab"
    Warning (332126): Node "instr_mux|f[24]~1|combout"
    Warning (332126): Node "hazunit|stall~4|dataa"
    Warning (332126): Node "hazunit|stall~3|datad"
    Warning (332126): Node "hazunit|stall~3|combout"
    Warning (332126): Node "hazunit|stall~4|datac"
    Warning (332126): Node "hazunit|Equal1~0|dataa"
    Warning (332126): Node "hazunit|Equal1~0|combout"
    Warning (332126): Node "hazunit|stall~2|dataa"
    Warning (332126): Node "hazunit|stall~2|combout"
    Warning (332126): Node "hazunit|stall~4|datad"
    Warning (332126): Node "instr_mux|f[22]~3|datab"
    Warning (332126): Node "instr_mux|f[22]~3|combout"
    Warning (332126): Node "hazunit|stall~1|dataa"
    Warning (332126): Node "hazunit|stall~1|combout"
    Warning (332126): Node "hazunit|stall~2|datad"
    Warning (332126): Node "instr_mux|f[21]~4|datab"
    Warning (332126): Node "instr_mux|f[21]~4|combout"
    Warning (332126): Node "hazunit|stall~1|datac"
    Warning (332126): Node "instr_mux|f[17]~40|datab"
    Warning (332126): Node "instr_mux|f[17]~40|combout"
    Warning (332126): Node "hazunit|stall~2|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.897            -350.047 clock 
Info (332146): Worst-case hold slack is 0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.440               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -143.065 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.145            -313.011 clock 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -143.065 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.441            -125.651 clock 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -124.977 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Nov 28 15:54:44 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


