Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Sun Aug 24 14:38:23 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          1.19
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              14243
  Buf/Inv Cell Count:            5703
  Buf Cell Count:                 718
  Inv Cell Count:                4985
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12652
  Sequential Cell Count:         1591
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19549.353875
  Noncombinational Area:  7101.334773
  Buf/Inv Area:           7959.520915
  Total Buffer Area:          1690.09
  Total Inverter Area:        6269.43
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             26650.688648
  Design Area:           26650.688648


  Design Rules
  -----------------------------------
  Total Number of Nets:         14379
  Nets With Violations:          1852
  Max Trans Violations:          1852
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-112

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.17
  Mapping Optimization:                2.30
  -----------------------------------------
  Overall Compile Time:                4.41
  Overall Compile Wall Clock Time:     4.65

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
