{
  "processor": "Intel 8008",
  "year": 1972,
  "family": "Intel 8080 family",
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 0.5,
    "transistors": 3500,
    "technology": "10\u00b5m PMOS",
    "package": "18-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      8,
      22
    ],
    "t_states_per_instruction_range": [
      5,
      11
    ],
    "cycles_per_t_state": 2,
    "typical_cpi": 11.0,
    "notes": "All timings in T-states multiplied by 2 for machine cycles"
  },
  "validated_performance": {
    "ips_min": 30000,
    "ips_max": 80000,
    "mips_typical": 0.045
  },
  "notes": "First 8-bit microprocessor, predecessor to 8080",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 8008 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/MCS-8/intel-8008.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/intel/mcs-8/8008",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/Intel_8008",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "MOV_r_r",
      "opcode": "11DDDSSS",
      "category": "data_transfer",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "MOV_r_M",
      "opcode": "11DDD111",
      "category": "memory",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "MOV_M_r",
      "opcode": "11111SSS",
      "category": "memory",
      "t_states": 7,
      "expected_cycles": 14,
      "source": "datasheet table 2"
    },
    {
      "name": "MVI_r",
      "opcode": "00DDD110",
      "category": "data_transfer",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "MVI_M",
      "opcode": "00111110",
      "category": "memory",
      "t_states": 9,
      "expected_cycles": 18,
      "source": "datasheet table 2"
    },
    {
      "name": "ADD_r",
      "opcode": "10000SSS",
      "category": "alu",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "ADD_M",
      "opcode": "10000111",
      "category": "alu",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "ADI",
      "opcode": "00000100",
      "category": "alu",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "SUB_r",
      "opcode": "10010SSS",
      "category": "alu",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "SUB_M",
      "opcode": "10010111",
      "category": "alu",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "INR_r",
      "opcode": "00DDD000",
      "category": "alu",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "DCR_r",
      "opcode": "00DDD001",
      "category": "alu",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "JMP",
      "opcode": "01XXX100",
      "category": "control",
      "t_states": 11,
      "expected_cycles": 22,
      "source": "datasheet table 2"
    },
    {
      "name": "JMP_cond_taken",
      "opcode": "01CCC000",
      "category": "control",
      "t_states": 11,
      "expected_cycles": 22,
      "source": "datasheet table 2"
    },
    {
      "name": "JMP_cond_not_taken",
      "opcode": "01CCC000",
      "category": "control",
      "t_states": 9,
      "expected_cycles": 18,
      "source": "datasheet table 2"
    },
    {
      "name": "CALL",
      "opcode": "01XXX110",
      "category": "control",
      "t_states": 11,
      "expected_cycles": 22,
      "source": "datasheet table 2"
    },
    {
      "name": "RET",
      "opcode": "00XXX111",
      "category": "control",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "RST",
      "opcode": "00AAA101",
      "category": "control",
      "t_states": 5,
      "expected_cycles": 10,
      "source": "datasheet table 2"
    },
    {
      "name": "HLT",
      "opcode": "00000001/11111111",
      "category": "control",
      "t_states": 4,
      "expected_cycles": 8,
      "source": "datasheet table 2"
    },
    {
      "name": "NOP",
      "opcode": "11000000",
      "category": "control",
      "t_states": 4,
      "expected_cycles": 8,
      "source": "datasheet table 2"
    },
    {
      "name": "IN",
      "opcode": "0100MMM1",
      "category": "memory",
      "t_states": 8,
      "expected_cycles": 16,
      "source": "datasheet table 2"
    },
    {
      "name": "OUT",
      "opcode": "01RRRMMM",
      "category": "memory",
      "t_states": 6,
      "expected_cycles": 12,
      "source": "datasheet table 2"
    }
  ],
  "cross_validation": {
    "family": "Intel 8080 family",
    "members": [
      "i8008",
      "i8080",
      "i8085"
    ],
    "comparison": {
      "i8008": {
        "year": 1972,
        "clock_mhz": 0.5,
        "typical_cpi": 11.0,
        "technology": "10\u00b5m PMOS",
        "cycles_range": "8-22 (5-11 T-states \u00d7 2)"
      },
      "i8080": {
        "year": 1974,
        "clock_mhz": 2.0,
        "typical_cpi": 9.2,
        "technology": "6\u00b5m NMOS",
        "cycles_range": "4-18"
      },
      "i8085": {
        "year": 1976,
        "clock_mhz": 3.0,
        "typical_cpi": 5.5,
        "technology": "3\u00b5m NMOS",
        "cycles_range": "4-18"
      }
    },
    "architectural_evolution": [
      "8008->8080: NMOS technology, wider bus, more registers, faster cycles",
      "8080->8085: Single +5V supply, integrated clock, serial I/O, same ISA"
    ],
    "timing_consistency": {
      "verified": true,
      "notes": "8008 uses T-states (\u00d72 for cycles), 8080/8085 use direct cycle counts"
    }
  },
  "accuracy": {
    "expected_cpi": 11.0,
    "expected_ipc": 0.0909,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 11.0,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.009607,
    "sysid_loss_after": 0.009607,
    "sysid_cpi_error_percent": 0.97,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "mips_rating"
    ],
    "primary_source": "mips_rating",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.97
  }
}