<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_146{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_146{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_146{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_146{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_146{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:-1.1px;}
#t6_146{left:150px;bottom:1061px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_146{left:440px;bottom:1022px;letter-spacing:-0.13px;}
#t8_146{left:122px;bottom:1001px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_146{left:122px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_146{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tb_146{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tc_146{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#td_146{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_146{left:69px;bottom:854px;}
#tf_146{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_146{left:69px;bottom:831px;}
#th_146{left:95px;bottom:834px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ti_146{left:69px;bottom:808px;}
#tj_146{left:95px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_146{left:69px;bottom:785px;}
#tl_146{left:95px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tm_146{left:95px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_146{left:69px;bottom:745px;}
#to_146{left:95px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_146{left:69px;bottom:690px;letter-spacing:0.12px;}
#tq_146{left:151px;bottom:690px;letter-spacing:0.15px;word-spacing:-0.09px;}
#tr_146{left:150px;bottom:669px;letter-spacing:0.14px;word-spacing:0.01px;}
#ts_146{left:69px;bottom:645px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_146{left:69px;bottom:628px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tu_146{left:69px;bottom:603px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tv_146{left:722px;bottom:603px;}
#tw_146{left:730px;bottom:603px;letter-spacing:-0.14px;}
#tx_146{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:0.04px;}
#ty_146{left:107px;bottom:587px;}
#tz_146{left:111px;bottom:587px;letter-spacing:-0.17px;}
#t10_146{left:146px;bottom:587px;}
#t11_146{left:154px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_146{left:69px;bottom:562px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t13_146{left:69px;bottom:545px;letter-spacing:-0.2px;word-spacing:-0.48px;}
#t14_146{left:69px;bottom:529px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#t15_146{left:450px;bottom:529px;}
#t16_146{left:458px;bottom:529px;letter-spacing:-0.37px;word-spacing:-0.25px;}
#t17_146{left:581px;bottom:529px;}
#t18_146{left:589px;bottom:529px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t19_146{left:69px;bottom:502px;}
#t1a_146{left:95px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_146{left:95px;bottom:489px;letter-spacing:-0.14px;}
#t1c_146{left:95px;bottom:464px;}
#t1d_146{left:121px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t1e_146{left:517px;bottom:464px;}
#t1f_146{left:526px;bottom:464px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1g_146{left:95px;bottom:440px;letter-spacing:-0.16px;word-spacing:7.48px;}
#t1h_146{left:199px;bottom:440px;}
#t1i_146{left:208px;bottom:440px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1j_146{left:69px;bottom:414px;}
#t1k_146{left:95px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_146{left:374px;bottom:417px;}
#t1m_146{left:382px;bottom:417px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1n_146{left:95px;bottom:400px;letter-spacing:-0.24px;word-spacing:-0.41px;}
#t1o_146{left:69px;bottom:374px;}
#t1p_146{left:95px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1q_146{left:768px;bottom:377px;}
#t1r_146{left:776px;bottom:377px;}
#t1s_146{left:95px;bottom:360px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t1t_146{left:69px;bottom:334px;}
#t1u_146{left:95px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1v_146{left:634px;bottom:338px;}
#t1w_146{left:643px;bottom:338px;letter-spacing:-0.31px;word-spacing:-0.82px;}
#t1x_146{left:95px;bottom:321px;letter-spacing:-0.19px;word-spacing:-1.16px;}
#t1y_146{left:95px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1z_146{left:95px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t20_146{left:69px;bottom:261px;}
#t21_146{left:95px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t22_146{left:734px;bottom:271px;}
#t23_146{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t24_146{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t25_146{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_146{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_146{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_146{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_146{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_146{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_146{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_146{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s8_146{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_146{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts146" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg146" style="-webkit-user-select: none;"><object width="935" height="1210" data="146/146.svg" type="image/svg+xml" id="pdf146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_146" class="t s1_146">4-40 </span><span id="t2_146" class="t s1_146">Vol. 3A </span>
<span id="t3_146" class="t s2_146">PAGING </span>
<span id="t4_146" class="t s3_146">4.9.1 </span><span id="t5_146" class="t s3_146">Paging and Memory Typing When the PAT is Not Supported (Pentium Pro and Pentium </span>
<span id="t6_146" class="t s3_146">II Processors) </span>
<span id="t7_146" class="t s4_146">NOTE </span>
<span id="t8_146" class="t s5_146">The PAT is supported on all processors that support 4-level paging or 5-level paging. Thus, this </span>
<span id="t9_146" class="t s5_146">section applies only to 32-bit paging and PAE paging. </span>
<span id="ta_146" class="t s5_146">If the PAT is not supported, paging contributes to memory typing in conjunction with the memory-type range regis- </span>
<span id="tb_146" class="t s5_146">ters (MTRRs) as specified in Table 12-6 in Section 12.5.2.1. </span>
<span id="tc_146" class="t s5_146">For any access to a physical address, the table combines the memory type specified for that physical address by the </span>
<span id="td_146" class="t s5_146">MTRRs with a PCD value and a PWT value. The latter two values are determined as follows: </span>
<span id="te_146" class="t s6_146">• </span><span id="tf_146" class="t s5_146">For an access to a PDE with 32-bit paging, the PCD and PWT values come from CR3. </span>
<span id="tg_146" class="t s6_146">• </span><span id="th_146" class="t s5_146">For an access to a PDE with PAE paging, the PCD and PWT values come from the relevant PDPTE register. </span>
<span id="ti_146" class="t s6_146">• </span><span id="tj_146" class="t s5_146">For an access to a PTE, the PCD and PWT values come from the relevant PDE. </span>
<span id="tk_146" class="t s6_146">• </span><span id="tl_146" class="t s5_146">For an access to the physical address that is the translation of a linear address, the PCD and PWT values come </span>
<span id="tm_146" class="t s5_146">from the relevant PTE (if the translation uses a 4-KByte page) or the relevant PDE (otherwise). </span>
<span id="tn_146" class="t s6_146">• </span><span id="to_146" class="t s5_146">With PAE paging, the UC memory type is used when loading the PDPTEs (see Section 4.4.1). </span>
<span id="tp_146" class="t s3_146">4.9.2 </span><span id="tq_146" class="t s3_146">Paging and Memory Typing When the PAT is Supported (Pentium III and More Recent </span>
<span id="tr_146" class="t s3_146">Processor Families) </span>
<span id="ts_146" class="t s5_146">If the PAT is supported, paging contributes to memory typing in conjunction with the PAT and the memory-type </span>
<span id="tt_146" class="t s5_146">range registers (MTRRs) as specified in Table 12-7 in Section 12.5.2.2. </span>
<span id="tu_146" class="t s5_146">The PAT is a 64-bit MSR (IA32_PAT; MSR index 277H) comprising eight (8) 8-bit entries (entry </span><span id="tv_146" class="t s7_146">i </span><span id="tw_146" class="t s5_146">comprises </span>
<span id="tx_146" class="t s5_146">bits 8</span><span id="ty_146" class="t s7_146">i</span><span id="tz_146" class="t s5_146">+7:8</span><span id="t10_146" class="t s7_146">i </span><span id="t11_146" class="t s5_146">of the MSR). </span>
<span id="t12_146" class="t s5_146">For any access to a physical address, the table combines the memory type specified for that physical address by the </span>
<span id="t13_146" class="t s5_146">MTRRs with a memory type selected from the PAT. Table 12-11 in Section 12.12.3 specifies how a memory type is </span>
<span id="t14_146" class="t s5_146">selected from the PAT. Specifically, it comes from entry </span><span id="t15_146" class="t s7_146">i </span><span id="t16_146" class="t s5_146">of the PAT, where </span><span id="t17_146" class="t s7_146">i </span><span id="t18_146" class="t s5_146">is defined as follows: </span>
<span id="t19_146" class="t s6_146">• </span><span id="t1a_146" class="t s5_146">For an access to an entry in a paging structure whose address is in CR3 (e.g., the PML4 table with 4-level </span>
<span id="t1b_146" class="t s5_146">paging): </span>
<span id="t1c_146" class="t s5_146">— </span><span id="t1d_146" class="t s5_146">For 4-level paging or 5-level paging with CR4.PCIDE = 1, </span><span id="t1e_146" class="t s7_146">i </span><span id="t1f_146" class="t s5_146">= 0. </span>
<span id="t1g_146" class="t s5_146">— Otherwise, </span><span id="t1h_146" class="t s7_146">i </span><span id="t1i_146" class="t s5_146">= 2*PCD+PWT, where the PCD and PWT values come from CR3. </span>
<span id="t1j_146" class="t s6_146">• </span><span id="t1k_146" class="t s5_146">For an access to a PDE with PAE paging, </span><span id="t1l_146" class="t s7_146">i </span><span id="t1m_146" class="t s5_146">= 2*PCD+PWT, where the PCD and PWT values come from the </span>
<span id="t1n_146" class="t s5_146">relevant PDPTE register. </span>
<span id="t1o_146" class="t s6_146">• </span><span id="t1p_146" class="t s5_146">For an access to a paging-structure entry X whose address is in another paging-structure entry Y, </span><span id="t1q_146" class="t s7_146">i </span><span id="t1r_146" class="t s5_146">= </span>
<span id="t1s_146" class="t s5_146">2*PCD+PWT, where the PCD and PWT values come from Y. </span>
<span id="t1t_146" class="t s6_146">• </span><span id="t1u_146" class="t s5_146">For an access to the physical address that is the translation of a linear address, </span><span id="t1v_146" class="t s7_146">i </span><span id="t1w_146" class="t s5_146">= 4*PAT+2*PCD+PWT, where </span>
<span id="t1x_146" class="t s5_146">the PAT, PCD, and PWT values come from the relevant PTE (if the translation uses a 4-KByte page), the relevant </span>
<span id="t1y_146" class="t s5_146">PDE (if the translation uses a 2-MByte page or a 4-MByte page), or the relevant PDPTE (if the translation uses </span>
<span id="t1z_146" class="t s5_146">a 1-GByte page). </span>
<span id="t20_146" class="t s6_146">• </span><span id="t21_146" class="t s5_146">With PAE paging, the WB memory type is used when loading the PDPTEs (see Section 4.4.1). </span>
<span id="t22_146" class="t s8_146">1 </span>
<span id="t23_146" class="t s9_146">1. </span><span id="t24_146" class="t s9_146">Some older IA-32 processors used the UC memory type when loading the PDPTEs. Some processors may use the UC memory type if </span>
<span id="t25_146" class="t s9_146">CR0.CD = 1 or if the MTRRs are disabled. These behaviors are model-specific and not architectural. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
