// Seed: 1994281259
module module_0;
  assign id_1 = (id_1);
  parameter id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3,
    output uwire id_4,
    id_6
);
  assign id_4 = -1 ? -1 : -1'b0;
  assign id_3 = 1;
  module_0 modCall_1 ();
  wire id_7, id_8;
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  tri id_4 = 1;
endmodule
