{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684743218202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684743218202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 17:13:38 2023 " "Processing started: Mon May 22 17:13:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684743218202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684743218202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_SPI_master -c de0_SPI_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_SPI_master -c de0_SPI_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684743218202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684743218713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/spi/src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/spi/src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_master " "Found entity 1: SPI_master" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684743218764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684743218764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnd_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fnd_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_out " "Found entity 1: fnd_out" {  } { { "fnd_out.v" "" { Text "C:/altera/13.1/SPI/quartus/fnd_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684743218768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684743218768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_SPI_master " "Found entity 1: de0_SPI_master" {  } { { "de0_SPI_master.v" "" { Text "C:/altera/13.1/SPI/quartus/de0_SPI_master.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684743218771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684743218771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_SPI_master " "Elaborating entity \"de0_SPI_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684743218796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_master SPI_master:u_SPI_master1 " "Elaborating entity \"SPI_master\" for hierarchy \"SPI_master:u_SPI_master1\"" {  } { { "de0_SPI_master.v" "u_SPI_master1" { Text "C:/altera/13.1/SPI/quartus/de0_SPI_master.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684743218799 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_state SPI_master.v(56) " "Verilog HDL Always Construct warning at SPI_master.v(56): variable \"c_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684743218800 "|de0_SPI_master|SPI_master:u_SPI_master1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_state SPI_master.v(67) " "Verilog HDL Always Construct warning at SPI_master.v(67): variable \"n_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684743218800 "|de0_SPI_master|SPI_master:u_SPI_master1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_cnt2 SPI_master.v(88) " "Verilog HDL Always Construct warning at SPI_master.v(88): variable \"c_cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684743218800 "|de0_SPI_master|SPI_master:u_SPI_master1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_cnt2 SPI_master.v(89) " "Verilog HDL Always Construct warning at SPI_master.v(89): variable \"c_cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684743218800 "|de0_SPI_master|SPI_master:u_SPI_master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_out fnd_out:u_fnd_out2 " "Elaborating entity \"fnd_out\" for hierarchy \"fnd_out:u_fnd_out2\"" {  } { { "de0_SPI_master.v" "u_fnd_out2" { Text "C:/altera/13.1/SPI/quartus/de0_SPI_master.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684743218801 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 50 -1 0 } } { "../src/SPI_master.v" "" { Text "C:/altera/13.1/SPI/src/SPI_master.v" 74 -1 0 } } { "de0_SPI_master.v" "" { Text "C:/altera/13.1/SPI/quartus/de0_SPI_master.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684743219231 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684743219231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684743219366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1684743219473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684743219618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684743219618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684743219665 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684743219665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684743219665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684743219665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684743219752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 17:13:39 2023 " "Processing ended: Mon May 22 17:13:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684743219752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684743219752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684743219752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684743219752 ""}
