<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: sdk/bsp/peripherals/include/hw_memctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_memctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__memctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef HW_MEMCTRL_H_</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define HW_MEMCTRL_H_</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sdk__defs_8h.html">sdk_defs.h</a>&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html">   31</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a8244f7efcb36e2ceeceb9d0392f095c2">   32</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a8244f7efcb36e2ceeceb9d0392f095c2">ram1_cpuc</a> : 2;  </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#ab8b91233450ac883576c25eba6f70a41">   34</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#ab8b91233450ac883576c25eba6f70a41">ram1_cpus</a> : 2;  </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a11fbab2da6e4214e044bb729269be42b">   36</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a11fbab2da6e4214e044bb729269be42b">ram1_dma</a>  : 2;  </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#aeff062b2733166a68c8095ecf423dd4b">   38</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#aeff062b2733166a68c8095ecf423dd4b">ram1_snc</a>  : 2;  </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a31bf38ab24761851843704ee9a2317ab">   40</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a31bf38ab24761851843704ee9a2317ab">ram2_cpuc</a> : 2;  </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a5e1208e4e36853cee6ad49d0b67e8cb0">   42</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a5e1208e4e36853cee6ad49d0b67e8cb0">ram2_cpus</a> : 2;  </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a63159b856cc581e0e3cbc03cead38358">   44</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a63159b856cc581e0e3cbc03cead38358">ram2_dma</a>  : 2;  </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#adbd1a1bc3f68e2b0aaad8c80365cb338">   46</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#adbd1a1bc3f68e2b0aaad8c80365cb338">ram2_snc</a>  : 2;  </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#acb9b60e4eef755d62a0802c8043ee2a9">   48</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#acb9b60e4eef755d62a0802c8043ee2a9">ram3_cpuc</a> : 2;  </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a2effdd5fd1e9006e8b0cdb890c445dd3">   50</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a2effdd5fd1e9006e8b0cdb890c445dd3">ram3_cpus</a> : 2;  </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a7ffaadcdf713db3799edb9718dd77960">   52</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a7ffaadcdf713db3799edb9718dd77960">ram3_dma</a>  : 2;  </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a5473c3b6f15a998b6fb063ab9934f92b">   54</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a5473c3b6f15a998b6fb063ab9934f92b">ram4_cpus</a> : 2;  </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a214ceb3ad4a5c82680f0629701dec62c">   56</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a214ceb3ad4a5c82680f0629701dec62c">ram4_dma</a>  : 2;  </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#ae32974a0f749d4977d0bb97b29323d19">   58</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#ae32974a0f749d4977d0bb97b29323d19">ram5_cpus</a> : 2;  </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a72c115fd7a9d182cac82a55c89163bbd">   60</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a72c115fd7a9d182cac82a55c89163bbd">ram5_dma</a>  : 2;  </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a0c981acbab60237705383d979191f528">   62</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a0c981acbab60237705383d979191f528">ram6_cpus</a> : 2;  </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a148d57c645b91beeac5ea2433ceba357">   64</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a148d57c645b91beeac5ea2433ceba357">ram6_dma</a>  : 2;  </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a624394ad9240aba47daeac2c60ec4eda">   66</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a624394ad9240aba47daeac2c60ec4eda">ram7_cpus</a> : 2;  </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a7cf2ed87acc9ee992296552706ffae37">   68</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a7cf2ed87acc9ee992296552706ffae37">ram7_dma</a>  : 2;  </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a0bedd94c7392ba245dfd1461faf6c6c0">   70</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a0bedd94c7392ba245dfd1461faf6c6c0">ram8_cpus</a> : 2;  </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#ab930ed90ceabfb017313de95f070ef73">   72</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#ab930ed90ceabfb017313de95f070ef73">ram8_dma</a>  : 2;  </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structmemctrl__master__priorities__t.html#a972c30d580858c58e0ca5c320b1fb75f">   74</a></span>&#160;        uint8_t <a class="code" href="structmemctrl__master__priorities__t.html#a972c30d580858c58e0ca5c320b1fb75f">ram8_snc</a>  : 2;  </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        uint32_t padding  : 20; <span class="comment">/* Explicit padding */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <a class="code" href="structmemctrl__master__priorities__t.html">memctrl_master_priorities_t</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___m_e_m_c_t_r_l.html#ga07d0c653e3935c532465e899dec53db5">hw_memctrl_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___m_e_m_c_t_r_l.html#ga42e526987be4222bf8151c2fe273724d">hw_memctrl_config_cmac_region</a>(uint32_t data_base_addr, uint32_t shared_base_addr,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                        uint32_t end_addr);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___m_e_m_c_t_r_l.html#gaf54011ccea462d1e66608517f09caea1">hw_memctrl_config_master_priorities</a>(<a class="code" href="structmemctrl__master__priorities__t.html">memctrl_master_priorities_t</a> *master_priorities,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                                uint8_t cpuc_max_stall_cycles,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                                uint8_t cpus_max_stall_cycles,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                                uint8_t dma_max_stall_cycles,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                                uint8_t snc_max_stall_cycles);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HW_MEMCTRL_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a31bf38ab24761851843704ee9a2317ab"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a31bf38ab24761851843704ee9a2317ab">memctrl_master_priorities_t::ram2_cpuc</a></div><div class="ttdeci">uint8_t ram2_cpuc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:40</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a972c30d580858c58e0ca5c320b1fb75f"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a972c30d580858c58e0ca5c320b1fb75f">memctrl_master_priorities_t::ram8_snc</a></div><div class="ttdeci">uint8_t ram8_snc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:74</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a7ffaadcdf713db3799edb9718dd77960"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a7ffaadcdf713db3799edb9718dd77960">memctrl_master_priorities_t::ram3_dma</a></div><div class="ttdeci">uint8_t ram3_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:52</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_ab8b91233450ac883576c25eba6f70a41"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#ab8b91233450ac883576c25eba6f70a41">memctrl_master_priorities_t::ram1_cpus</a></div><div class="ttdeci">uint8_t ram1_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:34</div></div>
<div class="ttc" id="agroup___h_w___m_e_m_c_t_r_l_html_ga42e526987be4222bf8151c2fe273724d"><div class="ttname"><a href="group___h_w___m_e_m_c_t_r_l.html#ga42e526987be4222bf8151c2fe273724d">hw_memctrl_config_cmac_region</a></div><div class="ttdeci">void hw_memctrl_config_cmac_region(uint32_t data_base_addr, uint32_t shared_base_addr, uint32_t end_addr)</div><div class="ttdoc">Configures CMAC code, data and shared regions.</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a5473c3b6f15a998b6fb063ab9934f92b"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a5473c3b6f15a998b6fb063ab9934f92b">memctrl_master_priorities_t::ram4_cpus</a></div><div class="ttdeci">uint8_t ram4_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:54</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_aeff062b2733166a68c8095ecf423dd4b"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#aeff062b2733166a68c8095ecf423dd4b">memctrl_master_priorities_t::ram1_snc</a></div><div class="ttdeci">uint8_t ram1_snc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:38</div></div>
<div class="ttc" id="asdk__defs_8h_html"><div class="ttname"><a href="sdk__defs_8h.html">sdk_defs.h</a></div><div class="ttdoc">Central include header file with platform definitions.</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a214ceb3ad4a5c82680f0629701dec62c"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a214ceb3ad4a5c82680f0629701dec62c">memctrl_master_priorities_t::ram4_dma</a></div><div class="ttdeci">uint8_t ram4_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:56</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_acb9b60e4eef755d62a0802c8043ee2a9"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#acb9b60e4eef755d62a0802c8043ee2a9">memctrl_master_priorities_t::ram3_cpuc</a></div><div class="ttdeci">uint8_t ram3_cpuc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:48</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a11fbab2da6e4214e044bb729269be42b"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a11fbab2da6e4214e044bb729269be42b">memctrl_master_priorities_t::ram1_dma</a></div><div class="ttdeci">uint8_t ram1_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:36</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a8244f7efcb36e2ceeceb9d0392f095c2"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a8244f7efcb36e2ceeceb9d0392f095c2">memctrl_master_priorities_t::ram1_cpuc</a></div><div class="ttdeci">uint8_t ram1_cpuc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:32</div></div>
<div class="ttc" id="agroup___h_w___m_e_m_c_t_r_l_html_ga07d0c653e3935c532465e899dec53db5"><div class="ttname"><a href="group___h_w___m_e_m_c_t_r_l.html#ga07d0c653e3935c532465e899dec53db5">hw_memctrl_reset</a></div><div class="ttdeci">void hw_memctrl_reset(void)</div><div class="ttdoc">Resets memory controller's configuration.</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_ab930ed90ceabfb017313de95f070ef73"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#ab930ed90ceabfb017313de95f070ef73">memctrl_master_priorities_t::ram8_dma</a></div><div class="ttdeci">uint8_t ram8_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:72</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a624394ad9240aba47daeac2c60ec4eda"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a624394ad9240aba47daeac2c60ec4eda">memctrl_master_priorities_t::ram7_cpus</a></div><div class="ttdeci">uint8_t ram7_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:66</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a0c981acbab60237705383d979191f528"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a0c981acbab60237705383d979191f528">memctrl_master_priorities_t::ram6_cpus</a></div><div class="ttdeci">uint8_t ram6_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:62</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_ae32974a0f749d4977d0bb97b29323d19"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#ae32974a0f749d4977d0bb97b29323d19">memctrl_master_priorities_t::ram5_cpus</a></div><div class="ttdeci">uint8_t ram5_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:58</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a148d57c645b91beeac5ea2433ceba357"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a148d57c645b91beeac5ea2433ceba357">memctrl_master_priorities_t::ram6_dma</a></div><div class="ttdeci">uint8_t ram6_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:64</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_adbd1a1bc3f68e2b0aaad8c80365cb338"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#adbd1a1bc3f68e2b0aaad8c80365cb338">memctrl_master_priorities_t::ram2_snc</a></div><div class="ttdeci">uint8_t ram2_snc</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:46</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html"><div class="ttname"><a href="structmemctrl__master__priorities__t.html">memctrl_master_priorities_t</a></div><div class="ttdoc">Priorities for CPUC/CPUS/DMA/SNC accesses to RAM cells 1-8.</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:31</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a2effdd5fd1e9006e8b0cdb890c445dd3"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a2effdd5fd1e9006e8b0cdb890c445dd3">memctrl_master_priorities_t::ram3_cpus</a></div><div class="ttdeci">uint8_t ram3_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:50</div></div>
<div class="ttc" id="agroup___h_w___m_e_m_c_t_r_l_html_gaf54011ccea462d1e66608517f09caea1"><div class="ttname"><a href="group___h_w___m_e_m_c_t_r_l.html#gaf54011ccea462d1e66608517f09caea1">hw_memctrl_config_master_priorities</a></div><div class="ttdeci">void hw_memctrl_config_master_priorities(memctrl_master_priorities_t *master_priorities, uint8_t cpuc_max_stall_cycles, uint8_t cpus_max_stall_cycles, uint8_t dma_max_stall_cycles, uint8_t snc_max_stall_cycles)</div><div class="ttdoc">Configures RAM access priority for CPUC, CPUS, DMA and SNC.</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a7cf2ed87acc9ee992296552706ffae37"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a7cf2ed87acc9ee992296552706ffae37">memctrl_master_priorities_t::ram7_dma</a></div><div class="ttdeci">uint8_t ram7_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:68</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a0bedd94c7392ba245dfd1461faf6c6c0"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a0bedd94c7392ba245dfd1461faf6c6c0">memctrl_master_priorities_t::ram8_cpus</a></div><div class="ttdeci">uint8_t ram8_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:70</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a72c115fd7a9d182cac82a55c89163bbd"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a72c115fd7a9d182cac82a55c89163bbd">memctrl_master_priorities_t::ram5_dma</a></div><div class="ttdeci">uint8_t ram5_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:60</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a5e1208e4e36853cee6ad49d0b67e8cb0"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a5e1208e4e36853cee6ad49d0b67e8cb0">memctrl_master_priorities_t::ram2_cpus</a></div><div class="ttdeci">uint8_t ram2_cpus</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:42</div></div>
<div class="ttc" id="astructmemctrl__master__priorities__t_html_a63159b856cc581e0e3cbc03cead38358"><div class="ttname"><a href="structmemctrl__master__priorities__t.html#a63159b856cc581e0e3cbc03cead38358">memctrl_master_priorities_t::ram2_dma</a></div><div class="ttdeci">uint8_t ram2_dma</div><div class="ttdef"><b>Definition:</b> hw_memctrl.h:44</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:39 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
