{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 12:33:28 2016 " "Info: Processing started: Fri Sep 16 12:33:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_spi16_termo -c sss_spi16_termo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_spi16_termo -c sss_spi16_termo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_spi_in " "Info: Assuming node \"clk_spi_in\" is an undefined clock" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_spi_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3032 3584 3648 3080 "inst13" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3088 3488 3552 3168 "inst12" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst5 " "Info: Detected ripple clock \"inst5\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3072 2808 2872 3152 "inst5" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3584 3368 3432 3632 "inst37" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode249w\[3\] " "Info: Detected gated clock \"lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode249w\[3\]\" as buffer" {  } { { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 46 13 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode249w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode157w\[3\]~13 " "Info: Detected gated clock \"lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode157w\[3\]~13\" as buffer" {  } { { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 36 13 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode157w\[3\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2264 3296 3360 2312 "inst17" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst14 " "Info: Detected ripple clock \"inst14\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2216 3120 3184 2296 "inst14" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_spi_in register lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\] register inst12 184.67 MHz 5.415 ns Internal " "Info: Clock \"clk_spi_in\" has Internal fmax of 184.67 MHz between source register \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\]\" and destination register \"inst12\" (period= 5.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.537 ns + Longest register register " "Info: + Longest register to register delay is 3.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\] 1 REG LC_X27_Y12_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y12_N3; Fanout = 7; REG Node = 'lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.390 ns) 0.883 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode331w\[3\]~12 2 COMB LC_X27_Y12_N9 8 " "Info: 2: + IC(0.493 ns) + CELL(0.390 ns) = 0.883 ns; Loc. = LC_X27_Y12_N9; Fanout = 8; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode331w\[3\]~12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 54 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.101 ns) 2.720 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode219w\[3\] 3 COMB LC_X19_Y10_N2 2 " "Info: 3: + IC(1.736 ns) + CELL(0.101 ns) = 2.720 ns; Loc. = LC_X19_Y10_N2; Fanout = 2; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode219w\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 43 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.423 ns) 3.537 ns inst12 4 REG LC_X19_Y10_N3 2 " "Info: 4: + IC(0.394 ns) + CELL(0.423 ns) = 3.537 ns; Loc. = LC_X19_Y10_N3; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] inst12 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3088 3488 3552 3168 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 25.84 % ) " "Info: Total cell delay = 0.914 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 74.16 % ) " "Info: Total interconnect delay = 2.623 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] {} inst12 {} } { 0.000ns 0.493ns 1.736ns 0.394ns } { 0.000ns 0.390ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.647 ns - Smallest " "Info: - Smallest clock skew is -1.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in destination 7.588 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_spi_in\" to destination register is 7.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.101 ns) 3.287 ns inst16 2 COMB LC_X12_Y10_N2 8 " "Info: 2: + IC(1.881 ns) + CELL(0.101 ns) = 3.287 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { clk_spi_in inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.629 ns) 7.588 ns inst12 3 REG LC_X19_Y10_N3 2 " "Info: 3: + IC(3.672 ns) + CELL(0.629 ns) = 7.588 ns; Loc. = LC_X19_Y10_N3; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { inst16 inst12 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3088 3488 3552 3168 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 26.82 % ) " "Info: Total cell delay = 2.035 ns ( 26.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.553 ns ( 73.18 % ) " "Info: Total interconnect delay = 5.553 ns ( 73.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { clk_spi_in inst16 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { clk_spi_in {} clk_spi_in~out0 {} inst16 {} inst12 {} } { 0.000ns 0.000ns 1.881ns 3.672ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in source 9.235 ns - Longest register " "Info: - Longest clock path from clock \"clk_spi_in\" to source register is 9.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.827 ns) 4.087 ns inst14 2 REG LC_X12_Y10_N5 3 " "Info: 2: + IC(1.955 ns) + CELL(0.827 ns) = 4.087 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_spi_in inst14 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2216 3120 3184 2296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 4.934 ns inst16 3 COMB LC_X12_Y10_N2 8 " "Info: 3: + IC(0.457 ns) + CELL(0.390 ns) = 4.934 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst14 inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.629 ns) 9.235 ns lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\] 4 REG LC_X27_Y12_N3 7 " "Info: 4: + IC(3.672 ns) + CELL(0.629 ns) = 9.235 ns; Loc. = LC_X27_Y12_N3; Fanout = 7; REG Node = 'lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.151 ns ( 34.12 % ) " "Info: Total cell delay = 3.151 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.084 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.235 ns" { clk_spi_in inst14 inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.235 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { clk_spi_in inst16 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { clk_spi_in {} clk_spi_in~out0 {} inst16 {} inst12 {} } { 0.000ns 0.000ns 1.881ns 3.672ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.235 ns" { clk_spi_in inst14 inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.235 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3088 3488 3552 3168 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode331w[3]~12 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode219w[3] {} inst12 {} } { 0.000ns 0.493ns 1.736ns 0.394ns } { 0.000ns 0.390ns 0.101ns 0.423ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { clk_spi_in inst16 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { clk_spi_in {} clk_spi_in~out0 {} inst16 {} inst12 {} } { 0.000ns 0.000ns 1.881ns 3.672ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.235 ns" { clk_spi_in inst14 inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.235 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_spi_in 49 " "Warning: Circuit may not operate. Detected 49 non-operational path(s) clocked by clock \"clk_spi_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst10 lpm_shiftreg:inst27\|dffs\[11\] clk_spi_in 3.84 ns " "Info: Found hold time violation between source  pin or register \"inst10\" and destination pin or register \"lpm_shiftreg:inst27\|dffs\[11\]\" for clock \"clk_spi_in\" (Hold time is 3.84 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.329 ns + Largest " "Info: + Largest clock skew is 6.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in destination 14.757 ns + Longest register " "Info: + Longest clock path from clock \"clk_spi_in\" to destination register is 14.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.827 ns) 4.087 ns inst14 2 REG LC_X12_Y10_N5 3 " "Info: 2: + IC(1.955 ns) + CELL(0.827 ns) = 4.087 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_spi_in inst14 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2216 3120 3184 2296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 4.934 ns inst16 3 COMB LC_X12_Y10_N2 8 " "Info: 3: + IC(0.457 ns) + CELL(0.390 ns) = 4.934 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst14 inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.827 ns) 9.433 ns inst5 4 REG LC_X19_Y10_N9 2 " "Info: 4: + IC(3.672 ns) + CELL(0.827 ns) = 9.433 ns; Loc. = LC_X19_Y10_N9; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { inst16 inst5 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3072 2808 2872 3152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.258 ns) 10.181 ns inst13 5 COMB LC_X19_Y10_N8 18 " "Info: 5: + IC(0.490 ns) + CELL(0.258 ns) = 10.181 ns; Loc. = LC_X19_Y10_N8; Fanout = 18; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { inst5 inst13 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3032 3584 3648 3080 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.629 ns) 14.757 ns lpm_shiftreg:inst27\|dffs\[11\] 6 REG LC_X21_Y20_N8 2 " "Info: 6: + IC(3.947 ns) + CELL(0.629 ns) = 14.757 ns; Loc. = LC_X21_Y20_N8; Fanout = 2; REG Node = 'lpm_shiftreg:inst27\|dffs\[11\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { inst13 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.236 ns ( 28.71 % ) " "Info: Total cell delay = 4.236 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.521 ns ( 71.29 % ) " "Info: Total interconnect delay = 10.521 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.757 ns" { clk_spi_in inst14 inst16 inst5 inst13 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.757 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} inst5 {} inst13 {} lpm_shiftreg:inst27|dffs[11] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 0.490ns 3.947ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in source 8.428 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_spi_in\" to source register is 8.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.522 ns) 4.116 ns inst17 2 COMB LC_X12_Y10_N4 4 " "Info: 2: + IC(2.289 ns) + CELL(0.522 ns) = 4.116 ns; Loc. = LC_X12_Y10_N4; Fanout = 4; COMB Node = 'inst17'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk_spi_in inst17 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2264 3296 3360 2312 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.683 ns) + CELL(0.629 ns) 8.428 ns inst10 3 REG LC_X21_Y12_N3 19 " "Info: 3: + IC(3.683 ns) + CELL(0.629 ns) = 8.428 ns; Loc. = LC_X21_Y12_N3; Fanout = 19; REG Node = 'inst10'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { inst17 inst10 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2920 3488 3552 3000 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 29.14 % ) " "Info: Total cell delay = 2.456 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.972 ns ( 70.86 % ) " "Info: Total interconnect delay = 5.972 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { clk_spi_in inst17 inst10 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { clk_spi_in {} clk_spi_in~out0 {} inst17 {} inst10 {} } { 0.000ns 0.000ns 2.289ns 3.683ns } { 0.000ns 1.305ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.757 ns" { clk_spi_in inst14 inst16 inst5 inst13 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.757 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} inst5 {} inst13 {} lpm_shiftreg:inst27|dffs[11] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 0.490ns 3.947ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { clk_spi_in inst17 inst10 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { clk_spi_in {} clk_spi_in~out0 {} inst17 {} inst10 {} } { 0.000ns 0.000ns 2.289ns 3.683ns } { 0.000ns 1.305ns 0.522ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2920 3488 3552 3000 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.304 ns - Shortest register register " "Info: - Shortest register to register delay is 2.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10 1 REG LC_X21_Y12_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y12_N3; Fanout = 19; REG Node = 'inst10'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2920 3488 3552 3000 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.767 ns) 2.304 ns lpm_shiftreg:inst27\|dffs\[11\] 2 REG LC_X21_Y20_N8 2 " "Info: 2: + IC(1.537 ns) + CELL(0.767 ns) = 2.304 ns; Loc. = LC_X21_Y20_N8; Fanout = 2; REG Node = 'lpm_shiftreg:inst27\|dffs\[11\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { inst10 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.767 ns ( 33.29 % ) " "Info: Total cell delay = 0.767 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 66.71 % ) " "Info: Total interconnect delay = 1.537 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { inst10 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { inst10 {} lpm_shiftreg:inst27|dffs[11] {} } { 0.000ns 1.537ns } { 0.000ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.757 ns" { clk_spi_in inst14 inst16 inst5 inst13 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.757 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} inst5 {} inst13 {} lpm_shiftreg:inst27|dffs[11] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 0.490ns 3.947ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { clk_spi_in inst17 inst10 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { clk_spi_in {} clk_spi_in~out0 {} inst17 {} inst10 {} } { 0.000ns 0.000ns 2.289ns 3.683ns } { 0.000ns 1.305ns 0.522ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { inst10 lpm_shiftreg:inst27|dffs[11] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { inst10 {} lpm_shiftreg:inst27|dffs[11] {} } { 0.000ns 1.537ns } { 0.000ns 0.767ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg:inst27\|dffs\[0\] spi_din clk_spi_in -6.442 ns register " "Info: tsu for register \"lpm_shiftreg:inst27\|dffs\[0\]\" (data pin = \"spi_din\", clock pin = \"clk_spi_in\") is -6.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.456 ns + Longest pin register " "Info: + Longest pin to register delay is 6.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_din 1 PIN PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'spi_din'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3472 2688 2856 3488 "spi_din" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.055 ns) + CELL(0.102 ns) 6.456 ns lpm_shiftreg:inst27\|dffs\[0\] 2 REG LC_X29_Y19_N2 1 " "Info: 2: + IC(5.055 ns) + CELL(0.102 ns) = 6.456 ns; Loc. = LC_X29_Y19_N2; Fanout = 1; REG Node = 'lpm_shiftreg:inst27\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 21.70 % ) " "Info: Total cell delay = 1.401 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.055 ns ( 78.30 % ) " "Info: Total interconnect delay = 5.055 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { spi_din {} spi_din~out0 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 5.055ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in destination 12.931 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_spi_in\" to destination register is 12.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.101 ns) 3.287 ns inst16 2 COMB LC_X12_Y10_N2 8 " "Info: 2: + IC(1.881 ns) + CELL(0.101 ns) = 3.287 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { clk_spi_in inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.827 ns) 7.786 ns inst12 3 REG LC_X19_Y10_N3 2 " "Info: 3: + IC(3.672 ns) + CELL(0.827 ns) = 7.786 ns; Loc. = LC_X19_Y10_N3; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { inst16 inst12 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3088 3488 3552 3168 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.101 ns) 8.355 ns inst13 4 COMB LC_X19_Y10_N8 18 " "Info: 4: + IC(0.468 ns) + CELL(0.101 ns) = 8.355 ns; Loc. = LC_X19_Y10_N8; Fanout = 18; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { inst12 inst13 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3032 3584 3648 3080 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.629 ns) 12.931 ns lpm_shiftreg:inst27\|dffs\[0\] 5 REG LC_X29_Y19_N2 1 " "Info: 5: + IC(3.947 ns) + CELL(0.629 ns) = 12.931 ns; Loc. = LC_X29_Y19_N2; Fanout = 1; REG Node = 'lpm_shiftreg:inst27\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.963 ns ( 22.91 % ) " "Info: Total cell delay = 2.963 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.968 ns ( 77.09 % ) " "Info: Total interconnect delay = 9.968 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.931 ns" { clk_spi_in inst16 inst12 inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "12.931 ns" { clk_spi_in {} clk_spi_in~out0 {} inst16 {} inst12 {} inst13 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 1.881ns 3.672ns 0.468ns 3.947ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { spi_din {} spi_din~out0 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 5.055ns } { 0.000ns 1.299ns 0.102ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.931 ns" { clk_spi_in inst16 inst12 inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "12.931 ns" { clk_spi_in {} clk_spi_in~out0 {} inst16 {} inst12 {} inst13 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 1.881ns 3.672ns 0.468ns 3.947ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_spi_in spi_data_10\[14\] lpm_shiftreg:inst28\|dffs\[14\] 20.919 ns register " "Info: tco from clock \"clk_spi_in\" to destination pin \"spi_data_10\[14\]\" through register \"lpm_shiftreg:inst28\|dffs\[14\]\" is 20.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in source 15.153 ns + Longest register " "Info: + Longest clock path from clock \"clk_spi_in\" to source register is 15.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.827 ns) 4.087 ns inst14 2 REG LC_X12_Y10_N5 3 " "Info: 2: + IC(1.955 ns) + CELL(0.827 ns) = 4.087 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_spi_in inst14 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2216 3120 3184 2296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 4.934 ns inst16 3 COMB LC_X12_Y10_N2 8 " "Info: 3: + IC(0.457 ns) + CELL(0.390 ns) = 4.934 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst14 inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.827 ns) 9.433 ns lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\] 4 REG LC_X27_Y12_N2 21 " "Info: 4: + IC(3.672 ns) + CELL(0.827 ns) = 9.433 ns; Loc. = LC_X27_Y12_N2; Fanout = 21; REG Node = 'lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.390 ns) 10.916 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode157w\[3\]~13 5 COMB LC_X27_Y10_N7 8 " "Info: 5: + IC(1.093 ns) + CELL(0.390 ns) = 10.916 ns; Loc. = LC_X27_Y10_N7; Fanout = 8; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode157w\[3\]~13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 11.178 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode249w\[3\] 6 COMB LC_X27_Y10_N8 2 " "Info: 6: + IC(0.161 ns) + CELL(0.101 ns) = 11.178 ns; Loc. = LC_X27_Y10_N8; Fanout = 2; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode249w\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/db/decode_p0f.tdf" 46 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 11.440 ns inst37 7 COMB LC_X27_Y10_N9 10 " "Info: 7: + IC(0.161 ns) + CELL(0.101 ns) = 11.440 ns; Loc. = LC_X27_Y10_N9; Fanout = 10; COMB Node = 'inst37'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] inst37 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3584 3368 3432 3632 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.084 ns) + CELL(0.629 ns) 15.153 ns lpm_shiftreg:inst28\|dffs\[14\] 8 REG LC_X34_Y18_N6 1 " "Info: 8: + IC(3.084 ns) + CELL(0.629 ns) = 15.153 ns; Loc. = LC_X34_Y18_N6; Fanout = 1; REG Node = 'lpm_shiftreg:inst28\|dffs\[14\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { inst37 lpm_shiftreg:inst28|dffs[14] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.570 ns ( 30.16 % ) " "Info: Total cell delay = 4.570 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.583 ns ( 69.84 % ) " "Info: Total interconnect delay = 10.583 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.153 ns" { clk_spi_in inst14 inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] inst37 lpm_shiftreg:inst28|dffs[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.153 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] {} inst37 {} lpm_shiftreg:inst28|dffs[14] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 1.093ns 0.161ns 0.161ns 3.084ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.390ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.568 ns + Longest register pin " "Info: + Longest register to pin delay is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg:inst28\|dffs\[14\] 1 REG LC_X34_Y18_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y18_N6; Fanout = 1; REG Node = 'lpm_shiftreg:inst28\|dffs\[14\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg:inst28|dffs[14] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.689 ns) + CELL(1.879 ns) 5.568 ns spi_data_10\[14\] 2 PIN PIN_7 0 " "Info: 2: + IC(3.689 ns) + CELL(1.879 ns) = 5.568 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'spi_data_10\[14\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { lpm_shiftreg:inst28|dffs[14] spi_data_10[14] } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3544 3864 4049 3560 "spi_data_10\[16..7\]" "" } { 3536 3752 3864 3552 "spi_data_10\[16..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 33.75 % ) " "Info: Total cell delay = 1.879 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.689 ns ( 66.25 % ) " "Info: Total interconnect delay = 3.689 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { lpm_shiftreg:inst28|dffs[14] spi_data_10[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { lpm_shiftreg:inst28|dffs[14] {} spi_data_10[14] {} } { 0.000ns 3.689ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.153 ns" { clk_spi_in inst14 inst16 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] inst37 lpm_shiftreg:inst28|dffs[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.153 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode157w[3]~13 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode249w[3] {} inst37 {} lpm_shiftreg:inst28|dffs[14] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 1.093ns 0.161ns 0.161ns 3.084ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.390ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { lpm_shiftreg:inst28|dffs[14] spi_data_10[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { lpm_shiftreg:inst28|dffs[14] {} spi_data_10[14] {} } { 0.000ns 3.689ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk_spi_in spi_clk_90gr2_5meg 8.270 ns Longest " "Info: Longest tpd from source pin \"clk_spi_in\" to destination pin \"spi_clk_90gr2_5meg\" is 8.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.522 ns) 4.116 ns inst17 2 COMB LC_X12_Y10_N4 4 " "Info: 2: + IC(2.289 ns) + CELL(0.522 ns) = 4.116 ns; Loc. = LC_X12_Y10_N4; Fanout = 4; COMB Node = 'inst17'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk_spi_in inst17 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2264 3296 3360 2312 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(1.865 ns) 8.270 ns spi_clk_90gr2_5meg 3 PIN PIN_51 0 " "Info: 3: + IC(2.289 ns) + CELL(1.865 ns) = 8.270 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'spi_clk_90gr2_5meg'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { inst17 spi_clk_90gr2_5meg } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2280 3872 4067 2296 "spi_clk_90gr2_5meg" "" } { 3096 2936 3080 3112 "spi_clk_90gr2_5meg" "" } { 2944 3264 3488 2960 "spi_clk_90gr2_5meg" "" } { 3600 3208 3368 3616 "spi_clk_90gr2_5meg" "" } { 2272 3360 3872 2288 "spi_clk_90gr2_5meg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.692 ns ( 44.64 % ) " "Info: Total cell delay = 3.692 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.578 ns ( 55.36 % ) " "Info: Total interconnect delay = 4.578 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { clk_spi_in inst17 spi_clk_90gr2_5meg } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { clk_spi_in {} clk_spi_in~out0 {} inst17 {} spi_clk_90gr2_5meg {} } { 0.000ns 0.000ns 2.289ns 2.289ns } { 0.000ns 1.305ns 0.522ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst27\|dffs\[0\] spi_din clk_spi_in 8.314 ns register " "Info: th for register \"lpm_shiftreg:inst27\|dffs\[0\]\" (data pin = \"spi_din\", clock pin = \"clk_spi_in\") is 8.314 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_spi_in destination 14.757 ns + Longest register " "Info: + Longest clock path from clock \"clk_spi_in\" to destination register is 14.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clk_spi_in 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk_spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_spi_in } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2248 2744 2912 2264 "clk_spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.827 ns) 4.087 ns inst14 2 REG LC_X12_Y10_N5 3 " "Info: 2: + IC(1.955 ns) + CELL(0.827 ns) = 4.087 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_spi_in inst14 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2216 3120 3184 2296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 4.934 ns inst16 3 COMB LC_X12_Y10_N2 8 " "Info: 3: + IC(0.457 ns) + CELL(0.390 ns) = 4.934 ns; Loc. = LC_X12_Y10_N2; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst14 inst16 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 2208 3296 3360 2256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.827 ns) 9.433 ns inst5 4 REG LC_X19_Y10_N9 2 " "Info: 4: + IC(3.672 ns) + CELL(0.827 ns) = 9.433 ns; Loc. = LC_X19_Y10_N9; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { inst16 inst5 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3072 2808 2872 3152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.258 ns) 10.181 ns inst13 5 COMB LC_X19_Y10_N8 18 " "Info: 5: + IC(0.490 ns) + CELL(0.258 ns) = 10.181 ns; Loc. = LC_X19_Y10_N8; Fanout = 18; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { inst5 inst13 } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3032 3584 3648 3080 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.629 ns) 14.757 ns lpm_shiftreg:inst27\|dffs\[0\] 6 REG LC_X29_Y19_N2 1 " "Info: 6: + IC(3.947 ns) + CELL(0.629 ns) = 14.757 ns; Loc. = LC_X29_Y19_N2; Fanout = 1; REG Node = 'lpm_shiftreg:inst27\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.236 ns ( 28.71 % ) " "Info: Total cell delay = 4.236 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.521 ns ( 71.29 % ) " "Info: Total interconnect delay = 10.521 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.757 ns" { clk_spi_in inst14 inst16 inst5 inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.757 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} inst5 {} inst13 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 0.490ns 3.947ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.456 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_din 1 PIN PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'spi_din'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din } "NODE_NAME" } } { "sss_spi16_termo.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi16_termo/sss_spi16_termo.bdf" { { 3472 2688 2856 3488 "spi_din" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.055 ns) + CELL(0.102 ns) 6.456 ns lpm_shiftreg:inst27\|dffs\[0\] 2 REG LC_X29_Y19_N2 1 " "Info: 2: + IC(5.055 ns) + CELL(0.102 ns) = 6.456 ns; Loc. = LC_X29_Y19_N2; Fanout = 1; REG Node = 'lpm_shiftreg:inst27\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 21.70 % ) " "Info: Total cell delay = 1.401 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.055 ns ( 78.30 % ) " "Info: Total interconnect delay = 5.055 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { spi_din {} spi_din~out0 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 5.055ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.757 ns" { clk_spi_in inst14 inst16 inst5 inst13 lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.757 ns" { clk_spi_in {} clk_spi_in~out0 {} inst14 {} inst16 {} inst5 {} inst13 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 1.955ns 0.457ns 3.672ns 0.490ns 3.947ns } { 0.000ns 1.305ns 0.827ns 0.390ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { spi_din lpm_shiftreg:inst27|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { spi_din {} spi_din~out0 {} lpm_shiftreg:inst27|dffs[0] {} } { 0.000ns 0.000ns 5.055ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 12:33:28 2016 " "Info: Processing ended: Fri Sep 16 12:33:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
