Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 12:34:59 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mani_readout_wrapper_timing_summary_routed.rpt -pb mani_readout_wrapper_timing_summary_routed.pb -rpx mani_readout_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mani_readout_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.547        0.000                      0                 3748        0.027        0.000                      0                 3748        4.020        0.000                       0                  1932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.547        0.000                      0                 3748        0.027        0.000                      0                 3748        4.020        0.000                       0                  1932  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 3.522ns (50.263%)  route 3.485ns (49.737%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.848     9.379    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I1_O)        0.361     9.740 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.199     9.939    mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.465    12.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X52Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/C
                         clock pessimism              0.266    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.270    12.486    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.493ns (50.436%)  route 3.433ns (49.564%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.994     9.526    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I1_O)        0.332     9.858 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.858    mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.464    12.643    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.031    12.783    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.493ns (51.396%)  route 3.303ns (48.604%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.865     9.396    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.332     9.728 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.728    mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.476    12.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.031    12.661    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 3.493ns (51.426%)  route 3.299ns (48.574%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.861     9.392    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.332     9.724 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.724    mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.476    12.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.029    12.659    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.522ns (50.643%)  route 3.433ns (49.357%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.994     9.526    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I1_O)        0.361     9.887 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.887    mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.464    12.643    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.075    12.827    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.488ns (51.360%)  route 3.303ns (48.640%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.865     9.396    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.327     9.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.723    mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.476    12.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.075    12.705    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 3.487ns (51.383%)  route 3.299ns (48.617%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.861     9.392    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.326     9.718 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.718    mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.476    12.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.075    12.705    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.493ns (50.906%)  route 3.369ns (49.094%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.930     9.462    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332     9.794 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.794    mani_readout_i/LTC2324_read_0/inst/clk_counter[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y95         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[25]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.031    12.785    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.523ns (51.120%)  route 3.369ns (48.880%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.930     9.462    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.362     9.824 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.824    mani_readout_i/LTC2324_read_0/inst/clk_counter[26]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y95         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[26]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.075    12.829    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 3.493ns (51.369%)  route 3.307ns (48.631%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.606     3.957    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     4.786 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.903    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.137    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.371    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.694 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.811     6.506    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.306     6.812 r  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.812    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.362 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2/CO[3]
                         net (fo=3, routed)           1.021     8.382    mani_readout_i/LTC2324_read_0/inst/clk_counter1_carry__2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.149     8.531 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.868     9.400    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I1_O)        0.332     9.732 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.732    mani_readout_i/LTC2324_read_0/inst/clk_counter[13]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.465    12.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y91         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[13]/C
                         clock pessimism              0.288    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029    12.807    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  3.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.548     0.884    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.158     1.189    mani_readout_i/state/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X49Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.819     1.185    mani_readout_i/state/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.012     1.162    mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.556     0.892    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.112     1.145    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y89         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.823     1.189    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.576     0.912    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y94         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.163    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y94         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X30Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[6]/Q
                         net (fo=2, routed)           0.127     1.203    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[6]
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.359 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.359    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[4]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.399 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.400    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[8]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.453 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.453    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.931     1.297    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X30Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.557     0.893    mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=69, routed)          0.252     1.285    mani_readout_i/data3/U0/bus2ip_reset
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/data3/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[19]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.557     0.893    mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=69, routed)          0.252     1.285    mani_readout_i/data3/U0/bus2ip_reset
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/data3/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.557     0.893    mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=69, routed)          0.252     1.285    mani_readout_i/data3/U0/bus2ip_reset
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/data3/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.557     0.893    mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=69, routed)          0.252     1.285    mani_readout_i/data3/U0/bus2ip_reset
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/data3/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    mani_readout_i/data3/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mani_readout_i/data1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.068%)  route 0.152ns (44.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.639     0.975    mani_readout_i/data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y100        FDSE                                         r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=1, routed)           0.152     1.268    mani_readout_i/data1/U0/gpio_core_1/Not_Dual.gpio_OE_reg_n_0_[7]
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.313 r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.313    mani_readout_i/data1/U0/gpio_core_1/Read_Reg_In[7]
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.825     1.191    mani_readout_i/data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    mani_readout_i/data1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mani_readout_i/data2/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.639     0.975    mani_readout_i/data2/U0/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  mani_readout_i/data2/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/data2/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.178     1.294    mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X37Y97         FDRE                                         r  mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.825     1.191    mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.071     1.227    mani_readout_i/data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.124ns (6.267%)  route 1.855ns (93.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.855     1.855    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     1.979 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.979    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.653     2.832    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.045ns (5.727%)  route 0.741ns (94.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.741     0.741    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.786    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.841ns  (logic 0.608ns (21.405%)  route 2.233ns (78.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.639     2.933    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           1.570     4.959    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.152     5.111 r  mani_readout_i/LTC2324_read_0/inst/state[1]_INST_0/O
                         net (fo=1, routed)           0.663     5.774    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X50Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.461     2.640    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 0.456ns (25.079%)  route 1.362ns (74.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.639     2.933    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=38, routed)          1.362     4.751    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X48Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.472     2.651    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 0.574ns (33.870%)  route 1.121ns (66.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.639     2.933    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.599     3.988    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.118     4.106 r  mani_readout_i/LTC2324_read_0/inst/state[0]_INST_0/O
                         net (fo=1, routed)           0.522     4.628    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y87         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.462     2.641    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.356%)  route 0.871ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X39Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mani_readout_i/LTC2324_read_0/inst/data_reg[34]/Q
                         net (fo=2, routed)           0.871     4.465    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X39Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.653     2.832    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.518ns (36.214%)  route 0.912ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.640     2.934    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           0.912     4.364    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X50Y100        FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.641     2.820    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.411%)  route 0.763ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X35Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mani_readout_i/LTC2324_read_0/inst/data_reg[44]/Q
                         net (fo=2, routed)           0.763     4.357    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X34Y106        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.654     2.833    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y106        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.419ns (36.955%)  route 0.715ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  mani_readout_i/LTC2324_read_0/inst/data_reg[61]/Q
                         net (fo=2, routed)           0.715     4.272    mani_readout_i/data1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X47Y99         FDRE                                         r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.479     2.658    mani_readout_i/data1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  mani_readout_i/data1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.733%)  route 0.663ns (59.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X35Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mani_readout_i/LTC2324_read_0/inst/data_reg[45]/Q
                         net (fo=2, routed)           0.663     4.257    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X34Y105        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.654     2.833    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.508%)  route 0.596ns (53.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X36Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mani_readout_i/LTC2324_read_0/inst/data_reg[39]/Q
                         net (fo=2, routed)           0.596     4.252    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X36Y103        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.653     2.832    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.739%)  route 0.615ns (56.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X36Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.478     3.616 r  mani_readout_i/LTC2324_read_0/inst/data_reg[41]/Q
                         net (fo=2, routed)           0.615     4.231    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X34Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.654     2.833    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.556%)  route 0.123ns (45.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/Q
                         net (fo=2, routed)           0.123     1.160    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X51Y98         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.821     1.187    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y98         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.494%)  route 0.116ns (41.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/Q
                         net (fo=2, routed)           0.116     1.169    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X51Y99         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.821     1.187    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.833%)  route 0.125ns (43.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y97         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.125     1.177    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X49Y97         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.825     1.191    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.557%)  route 0.162ns (53.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/Q
                         net (fo=2, routed)           0.162     1.190    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X49Y93         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X36Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  mani_readout_i/LTC2324_read_0/inst/data_reg[38]/Q
                         net (fo=2, routed)           0.062     1.200    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X37Y105        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.910     1.276    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y105        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.672%)  route 0.160ns (49.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y96         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/Q
                         net (fo=2, routed)           0.160     1.211    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X49Y96         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y96         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.624%)  route 0.166ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y97         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/Q
                         net (fo=2, routed)           0.166     1.219    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X51Y97         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.821     1.187    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y97         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.362%)  route 0.168ns (50.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y96         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           0.168     1.220    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X48Y96         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.215%)  route 0.122ns (48.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.640     0.976    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X35Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.128     1.104 r  mani_readout_i/LTC2324_read_0/inst/data_reg[46]/Q
                         net (fo=2, routed)           0.122     1.226    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X35Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y104        FDRE                                         r  mani_readout_i/data2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.389%)  route 0.175ns (51.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.175     1.228    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X50Y98         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.821     1.187    mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  mani_readout_i/data4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.968ns  (logic 5.222ns (40.268%)  route 7.746ns (59.732%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.124     5.268 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.127     9.395    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.968 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    12.968    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.866ns  (logic 1.611ns (33.104%)  route 3.255ns (66.896%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           1.666     1.958    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.045     2.003 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.589     3.592    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.866 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     4.866    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.153ns (43.975%)  route 5.291ns (56.025%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.649     2.943    mani_readout_i/control/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.164     4.563    mani_readout_i/LTC2324_read_0/inst/control[2]
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.687 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.127     8.814    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.388 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    12.388    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.202ns (46.300%)  route 4.874ns (53.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.845     3.139    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           4.874     8.491    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.724    12.215 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.215    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.054ns (50.479%)  route 3.977ns (49.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.845     3.139    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           3.977     7.572    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598    11.170 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 4.080ns (52.936%)  route 3.627ns (47.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.637     2.931    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           3.627     7.014    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.638 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    10.638    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.465ns (51.961%)  route 1.354ns (48.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.551     0.887    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           1.354     2.382    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.706 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.439ns (49.369%)  route 1.476ns (50.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.639     0.975    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           1.476     2.592    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.890 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000     3.890    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.460ns (44.516%)  route 1.819ns (55.484%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.550     0.886    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/Q
                         net (fo=2, routed)           0.230     1.257    mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.589     2.891    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.165 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     4.165    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 1.455ns (43.865%)  route 1.862ns (56.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.641     0.977    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           1.862     2.987    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.307     4.294 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.294    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.969ns (29.729%)  route 4.653ns (70.271%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.118     5.262 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.435     5.697    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.023 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.600     6.622    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.465     2.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.969ns (29.729%)  route 4.653ns (70.271%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.118     5.262 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.435     5.697    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.023 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.600     6.622    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.465     2.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.495ns  (logic 1.969ns (30.312%)  route 4.526ns (69.688%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.118     5.262 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.435     5.697    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.023 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.472     6.495    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.466     2.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.495ns  (logic 1.969ns (30.312%)  route 4.526ns (69.688%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.118     5.262 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.435     5.697    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.023 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.472     6.495    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.466     2.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.495ns  (logic 1.969ns (30.312%)  route 4.526ns (69.688%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.619     5.144    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.118     5.262 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.435     5.697    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.023 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.472     6.495    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.466     2.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.703ns (26.707%)  route 4.673ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           4.170     5.720    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X32Y101        LUT5 (Prop_lut5_I1_O)        0.153     5.873 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.503     6.376    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.481     2.660    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.703ns (26.707%)  route 4.673ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           4.170     5.720    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X32Y101        LUT5 (Prop_lut5_I1_O)        0.153     5.873 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.503     6.376    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.481     2.660    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.703ns (26.707%)  route 4.673ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           4.170     5.720    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X32Y101        LUT5 (Prop_lut5_I1_O)        0.153     5.873 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.503     6.376    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.481     2.660    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.703ns (26.707%)  route 4.673ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           4.170     5.720    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X32Y101        LUT5 (Prop_lut5_I1_O)        0.153     5.873 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.503     6.376    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.481     2.660    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.703ns (26.707%)  route 4.673ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           4.170     5.720    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X32Y101        LUT5 (Prop_lut5_I1_O)        0.153     5.873 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.503     6.376    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.481     2.660    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.356ns (22.692%)  route 1.211ns (77.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.211     1.567    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.401ns (25.310%)  route 1.182ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.182     1.537    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.582 r  mani_readout_i/LTC2324_dummy_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.582    mani_readout_i/LTC2324_dummy_0/inst/state_i_1_n_0
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.362ns (20.783%)  route 1.379ns (79.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.379     1.696    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.741    mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.911     1.277    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.266ns (14.989%)  route 1.509ns (85.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdo_IBUF_inst/O
                         net (fo=1, routed)           1.509     1.775    mani_readout_i/LTC2324_read_0/inst/sdo
    SLICE_X51Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.820     1.186    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.400ns (21.589%)  route 1.451ns (78.411%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.320     1.675    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.044     1.719 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.131     1.851    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C





