
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'franz' on host 'fjrdev' (Linux_x86_64 version 5.15.0-105-generic) on Tue May 14 18:17:25 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac'
Sourcing Tcl script 'mac.tcl'
INFO: [HLS 200-1510] Running: open_project mac 
INFO: [HLS 200-10] Creating and opening project '/home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac'.
INFO: [HLS 200-1510] Running: set_top mac 
INFO: [HLS 200-1510] Running: add_files /home/franz/workspace/hls_component/add.h -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/franz/workspace/hls_component/add.h' to the project
INFO: [HLS 200-1510] Running: add_files /home/franz/workspace/hls_component/add.cpp -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/franz/workspace/hls_component/add.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsva2197-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 312.500000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname mac 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file '/home/franz/workspace/hls_component/add.cpp' ... 
WARNING: [HLS 207-5558] unexpected pragma parameter 'depth' (/home/franz/workspace/hls_component/add.cpp:6:44)
WARNING: [HLS 207-5558] unexpected pragma parameter 'depth' (/home/franz/workspace/hls_component/add.cpp:7:44)
WARNING: [HLS 207-5558] unexpected pragma parameter 'depth' (/home/franz/workspace/hls_component/add.cpp:8:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.61 seconds. CPU system time: 0.6 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/franz/workspace/hls_component/hls_component/sw_emu/mac/mac/mac/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (/home/franz/workspace/hls_component/add.cpp:3:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (/home/franz/workspace/hls_component/add.cpp:3:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'c' since this interface mode only supports scalar types (/home/franz/workspace/hls_component/add.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.78 seconds. Elapsed time: 9.28 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.64 seconds. CPU system time: 1.44 seconds. Elapsed time: 10.68 seconds; current allocated memory: 3.578 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 9.08 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 15.92 seconds; peak allocated memory: 1.085 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May 14 18:17:40 2024...
