{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719136862852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719136862852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 13:01:02 2024 " "Processing started: Sun Jun 23 13:01:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719136862852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719136862852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image -c image " "Command: quartus_map --read_settings_files=on --write_settings_files=off image -c image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719136862852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719136863515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file shoot_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_detector " "Found entity 1: shoot_detector" {  } { { "shoot_detector.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/shoot_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file random_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_4bit " "Found entity 1: random_4bit" {  } { { "random_4bit.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/random_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file random_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_2bit " "Found entity 1: random_2bit" {  } { { "random_2bit.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/random_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_projectile.v 1 1 " "Found 1 design units, including 1 entities, in source file check_projectile.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_projectile " "Found entity 1: check_projectile" {  } { { "check_projectile.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/check_projectile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgainterface.v 1 1 " "Found 1 design units, including 1 entities, in source file vgainterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAInterface " "Found entity 1: VGAInterface" {  } { { "VGAInterface.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/VGAInterface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pixcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixCounter " "Found entity 1: PixCounter" {  } { { "PixCounter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/PixCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainactivity.v 1 1 " "Found 1 design units, including 1 entities, in source file mainactivity.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainActivity " "Found entity 1: MainActivity" {  } { { "MainActivity.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/MainActivity.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image.v 1 1 " "Found 1 design units, including 1 entities, in source file image.v" { { "Info" "ISGN_ENTITY_NAME" "1 image " "Found entity 1: image" {  } { { "image.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/image.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Background BACKGROUND Picture.v(95) " "Verilog HDL Declaration information at Picture.v(95): object \"Background\" differs only in case from object \"BACKGROUND\" in the same scope" {  } { { "Picture.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Picture.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GameOver GAMEOVER Picture.v(105) " "Verilog HDL Declaration information at Picture.v(105): object \"GameOver\" differs only in case from object \"GAMEOVER\" in the same scope" {  } { { "Picture.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Picture.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture.v 1 1 " "Found 1 design units, including 1 entities, in source file picture.v" { { "Info" "ISGN_ENTITY_NAME" "1 Picture " "Found entity 1: Picture" {  } { { "Picture.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Picture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ship_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ship_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship_controller " "Found entity 1: ship_controller" {  } { { "ship_controller.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_engine.v(121) " "Verilog HDL information at game_engine.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "game_engine.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/game_engine.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1719136863652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file game_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_engine " "Found entity 1: game_engine" {  } { { "game_engine.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/game_engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file positiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 positionDecoder " "Found entity 1: positionDecoder" {  } { { "positionDecoder.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/positionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreBoard " "Found entity 1: scoreBoard" {  } { { "scoreBoard.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/scoreBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard_display.v 2 2 " "Found 2 design units, including 2 entities, in source file scoreboard_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard_display " "Found entity 1: scoreboard_display" {  } { { "scoreboard_display.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/scoreboard_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863668 ""} { "Info" "ISGN_ENTITY_NAME" "2 ssdcm " "Found entity 2: ssdcm" {  } { { "scoreboard_display.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/scoreboard_display.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719136863668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719136863668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(119) " "Verilog HDL Instantiation warning at top.v(119): instance has no name" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1719136863684 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "image.v(119) " "Verilog HDL Instantiation warning at image.v(119): instance has no name" {  } { { "image.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/image.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1719136863684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719136863996 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR top.v(15) " "Output port \"DRAM_ADDR\" at top.v(15) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA top.v(16) " "Output port \"DRAM_BA\" at top.v(16) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 top.v(30) " "Output port \"HEX2\" at top.v(30) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 top.v(31) " "Output port \"HEX3\" at top.v(31) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 top.v(32) " "Output port \"HEX4\" at top.v(32) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 top.v(33) " "Output port \"HEX5\" at top.v(33) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(39) " "Output port \"LEDR\" at top.v(39) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[5..0\] top.v(46) " "Output port \"VGA_B\[5..0\]\" at top.v(46) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[4..0\] top.v(48) " "Output port \"VGA_G\[4..0\]\" at top.v(48) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[4..0\] top.v(50) " "Output port \"VGA_R\[4..0\]\" at top.v(50) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N top.v(17) " "Output port \"DRAM_CAS_N\" at top.v(17) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE top.v(18) " "Output port \"DRAM_CKE\" at top.v(18) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK top.v(19) " "Output port \"DRAM_CLK\" at top.v(19) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N top.v(20) " "Output port \"DRAM_CS_N\" at top.v(20) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM top.v(22) " "Output port \"DRAM_LDQM\" at top.v(22) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N top.v(23) " "Output port \"DRAM_RAS_N\" at top.v(23) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM top.v(24) " "Output port \"DRAM_UDQM\" at top.v(24) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N top.v(25) " "Output port \"DRAM_WE_N\" at top.v(25) has no driver" {  } { { "top.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719136864015 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainActivity MainActivity:qwert " "Elaborating entity \"MainActivity\" for hierarchy \"MainActivity:qwert\"" {  } { { "top.v" "qwert" { Text "C:/Users/zulal/Desktop/KlausShip_project/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAInterface MainActivity:qwert\|VGAInterface:VGA " "Elaborating entity \"VGAInterface\" for hierarchy \"MainActivity:qwert\|VGAInterface:VGA\"" {  } { { "MainActivity.v" "VGA" { Text "C:/Users/zulal/Desktop/KlausShip_project/MainActivity.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MainActivity:qwert\|VGAInterface:VGA\|Counter:TimeCounterHorizontal " "Elaborating entity \"Counter\" for hierarchy \"MainActivity:qwert\|VGAInterface:VGA\|Counter:TimeCounterHorizontal\"" {  } { { "VGAInterface.v" "TimeCounterHorizontal" { Text "C:/Users/zulal/Desktop/KlausShip_project/VGAInterface.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(39) " "Verilog HDL assignment warning at Counter.v(39): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864137 "|image|MainActivity:qwert|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(47) " "Verilog HDL assignment warning at Counter.v(47): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Counter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864137 "|image|MainActivity:qwert|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MainActivity:qwert\|VGAInterface:VGA\|Counter:TimeCounterVertical " "Elaborating entity \"Counter\" for hierarchy \"MainActivity:qwert\|VGAInterface:VGA\|Counter:TimeCounterVertical\"" {  } { { "VGAInterface.v" "TimeCounterVertical" { Text "C:/Users/zulal/Desktop/KlausShip_project/VGAInterface.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(39) " "Verilog HDL assignment warning at Counter.v(39): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864137 "|image|MainActivity:qwert|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(47) " "Verilog HDL assignment warning at Counter.v(47): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/Counter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864137 "|image|MainActivity:qwert|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter MainActivity:qwert\|VGAInterface:VGA\|PixCounter:HorzPix " "Elaborating entity \"PixCounter\" for hierarchy \"MainActivity:qwert\|VGAInterface:VGA\|PixCounter:HorzPix\"" {  } { { "VGAInterface.v" "HorzPix" { Text "C:/Users/zulal/Desktop/KlausShip_project/VGAInterface.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixCounter.v(59) " "Verilog HDL assignment warning at PixCounter.v(59): truncated value with size 32 to match size of target (10)" {  } { { "PixCounter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/PixCounter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864153 "|image|MainActivity:qwert|VGAInterface:VGA|PixCounter:HorzPix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter MainActivity:qwert\|VGAInterface:VGA\|PixCounter:VertPix " "Elaborating entity \"PixCounter\" for hierarchy \"MainActivity:qwert\|VGAInterface:VGA\|PixCounter:VertPix\"" {  } { { "VGAInterface.v" "VertPix" { Text "C:/Users/zulal/Desktop/KlausShip_project/VGAInterface.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PixCounter.v(59) " "Verilog HDL assignment warning at PixCounter.v(59): truncated value with size 32 to match size of target (9)" {  } { { "PixCounter.v" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/PixCounter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136864169 "|image|MainActivity:qwert|VGAInterface:VGA|PixCounter:VertPix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Picture MainActivity:qwert\|Picture:axc " "Elaborating entity \"Picture\" for hierarchy \"MainActivity:qwert\|Picture:axc\"" {  } { { "MainActivity.v" "axc" { Text "C:/Users/zulal/Desktop/KlausShip_project/MainActivity.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719136864169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1) " "Verilog HDL assignment warning at ship_6.list(1): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2) " "Verilog HDL assignment warning at ship_6.list(2): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3) " "Verilog HDL assignment warning at ship_6.list(3): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(4) " "Verilog HDL assignment warning at ship_6.list(4): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(5) " "Verilog HDL assignment warning at ship_6.list(5): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(6) " "Verilog HDL assignment warning at ship_6.list(6): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(7) " "Verilog HDL assignment warning at ship_6.list(7): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(8) " "Verilog HDL assignment warning at ship_6.list(8): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(9) " "Verilog HDL assignment warning at ship_6.list(9): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(10) " "Verilog HDL assignment warning at ship_6.list(10): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(11) " "Verilog HDL assignment warning at ship_6.list(11): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(12) " "Verilog HDL assignment warning at ship_6.list(12): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(13) " "Verilog HDL assignment warning at ship_6.list(13): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(14) " "Verilog HDL assignment warning at ship_6.list(14): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(15) " "Verilog HDL assignment warning at ship_6.list(15): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(16) " "Verilog HDL assignment warning at ship_6.list(16): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(17) " "Verilog HDL assignment warning at ship_6.list(17): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(18) " "Verilog HDL assignment warning at ship_6.list(18): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(19) " "Verilog HDL assignment warning at ship_6.list(19): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(20) " "Verilog HDL assignment warning at ship_6.list(20): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(21) " "Verilog HDL assignment warning at ship_6.list(21): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(22) " "Verilog HDL assignment warning at ship_6.list(22): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(23) " "Verilog HDL assignment warning at ship_6.list(23): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(24) " "Verilog HDL assignment warning at ship_6.list(24): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(25) " "Verilog HDL assignment warning at ship_6.list(25): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(26) " "Verilog HDL assignment warning at ship_6.list(26): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(27) " "Verilog HDL assignment warning at ship_6.list(27): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(28) " "Verilog HDL assignment warning at ship_6.list(28): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(29) " "Verilog HDL assignment warning at ship_6.list(29): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(30) " "Verilog HDL assignment warning at ship_6.list(30): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(31) " "Verilog HDL assignment warning at ship_6.list(31): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(32) " "Verilog HDL assignment warning at ship_6.list(32): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(33) " "Verilog HDL assignment warning at ship_6.list(33): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(34) " "Verilog HDL assignment warning at ship_6.list(34): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(35) " "Verilog HDL assignment warning at ship_6.list(35): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(36) " "Verilog HDL assignment warning at ship_6.list(36): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(37) " "Verilog HDL assignment warning at ship_6.list(37): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(38) " "Verilog HDL assignment warning at ship_6.list(38): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(39) " "Verilog HDL assignment warning at ship_6.list(39): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(40) " "Verilog HDL assignment warning at ship_6.list(40): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(41) " "Verilog HDL assignment warning at ship_6.list(41): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(42) " "Verilog HDL assignment warning at ship_6.list(42): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(43) " "Verilog HDL assignment warning at ship_6.list(43): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(44) " "Verilog HDL assignment warning at ship_6.list(44): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(45) " "Verilog HDL assignment warning at ship_6.list(45): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(46) " "Verilog HDL assignment warning at ship_6.list(46): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(47) " "Verilog HDL assignment warning at ship_6.list(47): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(48) " "Verilog HDL assignment warning at ship_6.list(48): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(49) " "Verilog HDL assignment warning at ship_6.list(49): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(50) " "Verilog HDL assignment warning at ship_6.list(50): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(51) " "Verilog HDL assignment warning at ship_6.list(51): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(52) " "Verilog HDL assignment warning at ship_6.list(52): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(53) " "Verilog HDL assignment warning at ship_6.list(53): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(54) " "Verilog HDL assignment warning at ship_6.list(54): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(55) " "Verilog HDL assignment warning at ship_6.list(55): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(56) " "Verilog HDL assignment warning at ship_6.list(56): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(57) " "Verilog HDL assignment warning at ship_6.list(57): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(58) " "Verilog HDL assignment warning at ship_6.list(58): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(59) " "Verilog HDL assignment warning at ship_6.list(59): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(60) " "Verilog HDL assignment warning at ship_6.list(60): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(61) " "Verilog HDL assignment warning at ship_6.list(61): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(62) " "Verilog HDL assignment warning at ship_6.list(62): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(63) " "Verilog HDL assignment warning at ship_6.list(63): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(64) " "Verilog HDL assignment warning at ship_6.list(64): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(65) " "Verilog HDL assignment warning at ship_6.list(65): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(66) " "Verilog HDL assignment warning at ship_6.list(66): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(67) " "Verilog HDL assignment warning at ship_6.list(67): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(68) " "Verilog HDL assignment warning at ship_6.list(68): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(69) " "Verilog HDL assignment warning at ship_6.list(69): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(70) " "Verilog HDL assignment warning at ship_6.list(70): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(71) " "Verilog HDL assignment warning at ship_6.list(71): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(72) " "Verilog HDL assignment warning at ship_6.list(72): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(73) " "Verilog HDL assignment warning at ship_6.list(73): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(74) " "Verilog HDL assignment warning at ship_6.list(74): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(75) " "Verilog HDL assignment warning at ship_6.list(75): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(76) " "Verilog HDL assignment warning at ship_6.list(76): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(77) " "Verilog HDL assignment warning at ship_6.list(77): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(78) " "Verilog HDL assignment warning at ship_6.list(78): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(79) " "Verilog HDL assignment warning at ship_6.list(79): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(80) " "Verilog HDL assignment warning at ship_6.list(80): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(81) " "Verilog HDL assignment warning at ship_6.list(81): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(82) " "Verilog HDL assignment warning at ship_6.list(82): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(83) " "Verilog HDL assignment warning at ship_6.list(83): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(84) " "Verilog HDL assignment warning at ship_6.list(84): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(85) " "Verilog HDL assignment warning at ship_6.list(85): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(86) " "Verilog HDL assignment warning at ship_6.list(86): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(87) " "Verilog HDL assignment warning at ship_6.list(87): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(88) " "Verilog HDL assignment warning at ship_6.list(88): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(89) " "Verilog HDL assignment warning at ship_6.list(89): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(90) " "Verilog HDL assignment warning at ship_6.list(90): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(91) " "Verilog HDL assignment warning at ship_6.list(91): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(92) " "Verilog HDL assignment warning at ship_6.list(92): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(93) " "Verilog HDL assignment warning at ship_6.list(93): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(94) " "Verilog HDL assignment warning at ship_6.list(94): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(95) " "Verilog HDL assignment warning at ship_6.list(95): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(96) " "Verilog HDL assignment warning at ship_6.list(96): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(97) " "Verilog HDL assignment warning at ship_6.list(97): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(98) " "Verilog HDL assignment warning at ship_6.list(98): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(99) " "Verilog HDL assignment warning at ship_6.list(99): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(100) " "Verilog HDL assignment warning at ship_6.list(100): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(101) " "Verilog HDL assignment warning at ship_6.list(101): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(102) " "Verilog HDL assignment warning at ship_6.list(102): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(103) " "Verilog HDL assignment warning at ship_6.list(103): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(104) " "Verilog HDL assignment warning at ship_6.list(104): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(105) " "Verilog HDL assignment warning at ship_6.list(105): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(106) " "Verilog HDL assignment warning at ship_6.list(106): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(107) " "Verilog HDL assignment warning at ship_6.list(107): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(108) " "Verilog HDL assignment warning at ship_6.list(108): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(109) " "Verilog HDL assignment warning at ship_6.list(109): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(110) " "Verilog HDL assignment warning at ship_6.list(110): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(111) " "Verilog HDL assignment warning at ship_6.list(111): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(112) " "Verilog HDL assignment warning at ship_6.list(112): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(113) " "Verilog HDL assignment warning at ship_6.list(113): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(114) " "Verilog HDL assignment warning at ship_6.list(114): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(115) " "Verilog HDL assignment warning at ship_6.list(115): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(116) " "Verilog HDL assignment warning at ship_6.list(116): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(117) " "Verilog HDL assignment warning at ship_6.list(117): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(118) " "Verilog HDL assignment warning at ship_6.list(118): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(119) " "Verilog HDL assignment warning at ship_6.list(119): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(120) " "Verilog HDL assignment warning at ship_6.list(120): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(121) " "Verilog HDL assignment warning at ship_6.list(121): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(122) " "Verilog HDL assignment warning at ship_6.list(122): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(123) " "Verilog HDL assignment warning at ship_6.list(123): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(124) " "Verilog HDL assignment warning at ship_6.list(124): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(125) " "Verilog HDL assignment warning at ship_6.list(125): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(126) " "Verilog HDL assignment warning at ship_6.list(126): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(127) " "Verilog HDL assignment warning at ship_6.list(127): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(128) " "Verilog HDL assignment warning at ship_6.list(128): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(129) " "Verilog HDL assignment warning at ship_6.list(129): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(130) " "Verilog HDL assignment warning at ship_6.list(130): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(131) " "Verilog HDL assignment warning at ship_6.list(131): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(132) " "Verilog HDL assignment warning at ship_6.list(132): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(133) " "Verilog HDL assignment warning at ship_6.list(133): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(134) " "Verilog HDL assignment warning at ship_6.list(134): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(135) " "Verilog HDL assignment warning at ship_6.list(135): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(136) " "Verilog HDL assignment warning at ship_6.list(136): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(137) " "Verilog HDL assignment warning at ship_6.list(137): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(138) " "Verilog HDL assignment warning at ship_6.list(138): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(139) " "Verilog HDL assignment warning at ship_6.list(139): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(140) " "Verilog HDL assignment warning at ship_6.list(140): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(141) " "Verilog HDL assignment warning at ship_6.list(141): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(142) " "Verilog HDL assignment warning at ship_6.list(142): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(143) " "Verilog HDL assignment warning at ship_6.list(143): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(144) " "Verilog HDL assignment warning at ship_6.list(144): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(145) " "Verilog HDL assignment warning at ship_6.list(145): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(146) " "Verilog HDL assignment warning at ship_6.list(146): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(147) " "Verilog HDL assignment warning at ship_6.list(147): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(148) " "Verilog HDL assignment warning at ship_6.list(148): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(149) " "Verilog HDL assignment warning at ship_6.list(149): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(150) " "Verilog HDL assignment warning at ship_6.list(150): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(151) " "Verilog HDL assignment warning at ship_6.list(151): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(152) " "Verilog HDL assignment warning at ship_6.list(152): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(153) " "Verilog HDL assignment warning at ship_6.list(153): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(154) " "Verilog HDL assignment warning at ship_6.list(154): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(155) " "Verilog HDL assignment warning at ship_6.list(155): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(156) " "Verilog HDL assignment warning at ship_6.list(156): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(157) " "Verilog HDL assignment warning at ship_6.list(157): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(158) " "Verilog HDL assignment warning at ship_6.list(158): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(159) " "Verilog HDL assignment warning at ship_6.list(159): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(160) " "Verilog HDL assignment warning at ship_6.list(160): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(161) " "Verilog HDL assignment warning at ship_6.list(161): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(162) " "Verilog HDL assignment warning at ship_6.list(162): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(163) " "Verilog HDL assignment warning at ship_6.list(163): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(164) " "Verilog HDL assignment warning at ship_6.list(164): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(165) " "Verilog HDL assignment warning at ship_6.list(165): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(166) " "Verilog HDL assignment warning at ship_6.list(166): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(167) " "Verilog HDL assignment warning at ship_6.list(167): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(168) " "Verilog HDL assignment warning at ship_6.list(168): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(169) " "Verilog HDL assignment warning at ship_6.list(169): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(170) " "Verilog HDL assignment warning at ship_6.list(170): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(171) " "Verilog HDL assignment warning at ship_6.list(171): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(172) " "Verilog HDL assignment warning at ship_6.list(172): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(173) " "Verilog HDL assignment warning at ship_6.list(173): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(174) " "Verilog HDL assignment warning at ship_6.list(174): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(175) " "Verilog HDL assignment warning at ship_6.list(175): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(176) " "Verilog HDL assignment warning at ship_6.list(176): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(177) " "Verilog HDL assignment warning at ship_6.list(177): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(178) " "Verilog HDL assignment warning at ship_6.list(178): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(179) " "Verilog HDL assignment warning at ship_6.list(179): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(180) " "Verilog HDL assignment warning at ship_6.list(180): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(181) " "Verilog HDL assignment warning at ship_6.list(181): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(182) " "Verilog HDL assignment warning at ship_6.list(182): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(183) " "Verilog HDL assignment warning at ship_6.list(183): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(184) " "Verilog HDL assignment warning at ship_6.list(184): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(185) " "Verilog HDL assignment warning at ship_6.list(185): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(186) " "Verilog HDL assignment warning at ship_6.list(186): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(187) " "Verilog HDL assignment warning at ship_6.list(187): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(188) " "Verilog HDL assignment warning at ship_6.list(188): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(189) " "Verilog HDL assignment warning at ship_6.list(189): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(190) " "Verilog HDL assignment warning at ship_6.list(190): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(191) " "Verilog HDL assignment warning at ship_6.list(191): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(192) " "Verilog HDL assignment warning at ship_6.list(192): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(193) " "Verilog HDL assignment warning at ship_6.list(193): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(194) " "Verilog HDL assignment warning at ship_6.list(194): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(195) " "Verilog HDL assignment warning at ship_6.list(195): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(196) " "Verilog HDL assignment warning at ship_6.list(196): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(197) " "Verilog HDL assignment warning at ship_6.list(197): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(198) " "Verilog HDL assignment warning at ship_6.list(198): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(199) " "Verilog HDL assignment warning at ship_6.list(199): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(200) " "Verilog HDL assignment warning at ship_6.list(200): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(201) " "Verilog HDL assignment warning at ship_6.list(201): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(202) " "Verilog HDL assignment warning at ship_6.list(202): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(203) " "Verilog HDL assignment warning at ship_6.list(203): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(204) " "Verilog HDL assignment warning at ship_6.list(204): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(205) " "Verilog HDL assignment warning at ship_6.list(205): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(206) " "Verilog HDL assignment warning at ship_6.list(206): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(207) " "Verilog HDL assignment warning at ship_6.list(207): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(208) " "Verilog HDL assignment warning at ship_6.list(208): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(209) " "Verilog HDL assignment warning at ship_6.list(209): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(210) " "Verilog HDL assignment warning at ship_6.list(210): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(211) " "Verilog HDL assignment warning at ship_6.list(211): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865175 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(212) " "Verilog HDL assignment warning at ship_6.list(212): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(213) " "Verilog HDL assignment warning at ship_6.list(213): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(214) " "Verilog HDL assignment warning at ship_6.list(214): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(215) " "Verilog HDL assignment warning at ship_6.list(215): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(216) " "Verilog HDL assignment warning at ship_6.list(216): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(217) " "Verilog HDL assignment warning at ship_6.list(217): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(218) " "Verilog HDL assignment warning at ship_6.list(218): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(219) " "Verilog HDL assignment warning at ship_6.list(219): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(220) " "Verilog HDL assignment warning at ship_6.list(220): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(221) " "Verilog HDL assignment warning at ship_6.list(221): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(222) " "Verilog HDL assignment warning at ship_6.list(222): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(223) " "Verilog HDL assignment warning at ship_6.list(223): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(224) " "Verilog HDL assignment warning at ship_6.list(224): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(225) " "Verilog HDL assignment warning at ship_6.list(225): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(226) " "Verilog HDL assignment warning at ship_6.list(226): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(227) " "Verilog HDL assignment warning at ship_6.list(227): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(228) " "Verilog HDL assignment warning at ship_6.list(228): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(229) " "Verilog HDL assignment warning at ship_6.list(229): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(230) " "Verilog HDL assignment warning at ship_6.list(230): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(231) " "Verilog HDL assignment warning at ship_6.list(231): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(232) " "Verilog HDL assignment warning at ship_6.list(232): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(233) " "Verilog HDL assignment warning at ship_6.list(233): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(234) " "Verilog HDL assignment warning at ship_6.list(234): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(235) " "Verilog HDL assignment warning at ship_6.list(235): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(236) " "Verilog HDL assignment warning at ship_6.list(236): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(237) " "Verilog HDL assignment warning at ship_6.list(237): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(238) " "Verilog HDL assignment warning at ship_6.list(238): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(239) " "Verilog HDL assignment warning at ship_6.list(239): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(240) " "Verilog HDL assignment warning at ship_6.list(240): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(241) " "Verilog HDL assignment warning at ship_6.list(241): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(242) " "Verilog HDL assignment warning at ship_6.list(242): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(243) " "Verilog HDL assignment warning at ship_6.list(243): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(244) " "Verilog HDL assignment warning at ship_6.list(244): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(245) " "Verilog HDL assignment warning at ship_6.list(245): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(246) " "Verilog HDL assignment warning at ship_6.list(246): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(247) " "Verilog HDL assignment warning at ship_6.list(247): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(248) " "Verilog HDL assignment warning at ship_6.list(248): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(249) " "Verilog HDL assignment warning at ship_6.list(249): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(250) " "Verilog HDL assignment warning at ship_6.list(250): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(251) " "Verilog HDL assignment warning at ship_6.list(251): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(252) " "Verilog HDL assignment warning at ship_6.list(252): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(253) " "Verilog HDL assignment warning at ship_6.list(253): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(254) " "Verilog HDL assignment warning at ship_6.list(254): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(255) " "Verilog HDL assignment warning at ship_6.list(255): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(256) " "Verilog HDL assignment warning at ship_6.list(256): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(257) " "Verilog HDL assignment warning at ship_6.list(257): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(258) " "Verilog HDL assignment warning at ship_6.list(258): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(259) " "Verilog HDL assignment warning at ship_6.list(259): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(260) " "Verilog HDL assignment warning at ship_6.list(260): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(261) " "Verilog HDL assignment warning at ship_6.list(261): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(262) " "Verilog HDL assignment warning at ship_6.list(262): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(263) " "Verilog HDL assignment warning at ship_6.list(263): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(264) " "Verilog HDL assignment warning at ship_6.list(264): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(265) " "Verilog HDL assignment warning at ship_6.list(265): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(266) " "Verilog HDL assignment warning at ship_6.list(266): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(267) " "Verilog HDL assignment warning at ship_6.list(267): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(268) " "Verilog HDL assignment warning at ship_6.list(268): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(269) " "Verilog HDL assignment warning at ship_6.list(269): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(270) " "Verilog HDL assignment warning at ship_6.list(270): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(271) " "Verilog HDL assignment warning at ship_6.list(271): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(272) " "Verilog HDL assignment warning at ship_6.list(272): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(273) " "Verilog HDL assignment warning at ship_6.list(273): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(274) " "Verilog HDL assignment warning at ship_6.list(274): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(275) " "Verilog HDL assignment warning at ship_6.list(275): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(276) " "Verilog HDL assignment warning at ship_6.list(276): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(277) " "Verilog HDL assignment warning at ship_6.list(277): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(278) " "Verilog HDL assignment warning at ship_6.list(278): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(279) " "Verilog HDL assignment warning at ship_6.list(279): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(280) " "Verilog HDL assignment warning at ship_6.list(280): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(281) " "Verilog HDL assignment warning at ship_6.list(281): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(282) " "Verilog HDL assignment warning at ship_6.list(282): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(283) " "Verilog HDL assignment warning at ship_6.list(283): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(284) " "Verilog HDL assignment warning at ship_6.list(284): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(285) " "Verilog HDL assignment warning at ship_6.list(285): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(286) " "Verilog HDL assignment warning at ship_6.list(286): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(287) " "Verilog HDL assignment warning at ship_6.list(287): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(288) " "Verilog HDL assignment warning at ship_6.list(288): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(289) " "Verilog HDL assignment warning at ship_6.list(289): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(290) " "Verilog HDL assignment warning at ship_6.list(290): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(291) " "Verilog HDL assignment warning at ship_6.list(291): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(292) " "Verilog HDL assignment warning at ship_6.list(292): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(293) " "Verilog HDL assignment warning at ship_6.list(293): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(294) " "Verilog HDL assignment warning at ship_6.list(294): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(295) " "Verilog HDL assignment warning at ship_6.list(295): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(296) " "Verilog HDL assignment warning at ship_6.list(296): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(297) " "Verilog HDL assignment warning at ship_6.list(297): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(298) " "Verilog HDL assignment warning at ship_6.list(298): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(299) " "Verilog HDL assignment warning at ship_6.list(299): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(300) " "Verilog HDL assignment warning at ship_6.list(300): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(301) " "Verilog HDL assignment warning at ship_6.list(301): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(302) " "Verilog HDL assignment warning at ship_6.list(302): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(303) " "Verilog HDL assignment warning at ship_6.list(303): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(304) " "Verilog HDL assignment warning at ship_6.list(304): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(305) " "Verilog HDL assignment warning at ship_6.list(305): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(306) " "Verilog HDL assignment warning at ship_6.list(306): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(307) " "Verilog HDL assignment warning at ship_6.list(307): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(308) " "Verilog HDL assignment warning at ship_6.list(308): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(309) " "Verilog HDL assignment warning at ship_6.list(309): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(310) " "Verilog HDL assignment warning at ship_6.list(310): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(311) " "Verilog HDL assignment warning at ship_6.list(311): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(312) " "Verilog HDL assignment warning at ship_6.list(312): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(313) " "Verilog HDL assignment warning at ship_6.list(313): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(314) " "Verilog HDL assignment warning at ship_6.list(314): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(315) " "Verilog HDL assignment warning at ship_6.list(315): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(316) " "Verilog HDL assignment warning at ship_6.list(316): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(317) " "Verilog HDL assignment warning at ship_6.list(317): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(318) " "Verilog HDL assignment warning at ship_6.list(318): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(319) " "Verilog HDL assignment warning at ship_6.list(319): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(320) " "Verilog HDL assignment warning at ship_6.list(320): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(321) " "Verilog HDL assignment warning at ship_6.list(321): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(322) " "Verilog HDL assignment warning at ship_6.list(322): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(323) " "Verilog HDL assignment warning at ship_6.list(323): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(324) " "Verilog HDL assignment warning at ship_6.list(324): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(325) " "Verilog HDL assignment warning at ship_6.list(325): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(326) " "Verilog HDL assignment warning at ship_6.list(326): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(327) " "Verilog HDL assignment warning at ship_6.list(327): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(328) " "Verilog HDL assignment warning at ship_6.list(328): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(329) " "Verilog HDL assignment warning at ship_6.list(329): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(330) " "Verilog HDL assignment warning at ship_6.list(330): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(331) " "Verilog HDL assignment warning at ship_6.list(331): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(332) " "Verilog HDL assignment warning at ship_6.list(332): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(333) " "Verilog HDL assignment warning at ship_6.list(333): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(334) " "Verilog HDL assignment warning at ship_6.list(334): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(335) " "Verilog HDL assignment warning at ship_6.list(335): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(336) " "Verilog HDL assignment warning at ship_6.list(336): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(337) " "Verilog HDL assignment warning at ship_6.list(337): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(338) " "Verilog HDL assignment warning at ship_6.list(338): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(339) " "Verilog HDL assignment warning at ship_6.list(339): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(340) " "Verilog HDL assignment warning at ship_6.list(340): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(341) " "Verilog HDL assignment warning at ship_6.list(341): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(342) " "Verilog HDL assignment warning at ship_6.list(342): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(343) " "Verilog HDL assignment warning at ship_6.list(343): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(344) " "Verilog HDL assignment warning at ship_6.list(344): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(345) " "Verilog HDL assignment warning at ship_6.list(345): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(346) " "Verilog HDL assignment warning at ship_6.list(346): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(347) " "Verilog HDL assignment warning at ship_6.list(347): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(348) " "Verilog HDL assignment warning at ship_6.list(348): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(349) " "Verilog HDL assignment warning at ship_6.list(349): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(350) " "Verilog HDL assignment warning at ship_6.list(350): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(351) " "Verilog HDL assignment warning at ship_6.list(351): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(352) " "Verilog HDL assignment warning at ship_6.list(352): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(353) " "Verilog HDL assignment warning at ship_6.list(353): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(354) " "Verilog HDL assignment warning at ship_6.list(354): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(355) " "Verilog HDL assignment warning at ship_6.list(355): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(356) " "Verilog HDL assignment warning at ship_6.list(356): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(357) " "Verilog HDL assignment warning at ship_6.list(357): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(358) " "Verilog HDL assignment warning at ship_6.list(358): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(359) " "Verilog HDL assignment warning at ship_6.list(359): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(360) " "Verilog HDL assignment warning at ship_6.list(360): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(361) " "Verilog HDL assignment warning at ship_6.list(361): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(362) " "Verilog HDL assignment warning at ship_6.list(362): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(363) " "Verilog HDL assignment warning at ship_6.list(363): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(364) " "Verilog HDL assignment warning at ship_6.list(364): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(365) " "Verilog HDL assignment warning at ship_6.list(365): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(366) " "Verilog HDL assignment warning at ship_6.list(366): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(367) " "Verilog HDL assignment warning at ship_6.list(367): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(368) " "Verilog HDL assignment warning at ship_6.list(368): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(369) " "Verilog HDL assignment warning at ship_6.list(369): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(370) " "Verilog HDL assignment warning at ship_6.list(370): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(371) " "Verilog HDL assignment warning at ship_6.list(371): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(372) " "Verilog HDL assignment warning at ship_6.list(372): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(373) " "Verilog HDL assignment warning at ship_6.list(373): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(374) " "Verilog HDL assignment warning at ship_6.list(374): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(375) " "Verilog HDL assignment warning at ship_6.list(375): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(376) " "Verilog HDL assignment warning at ship_6.list(376): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(377) " "Verilog HDL assignment warning at ship_6.list(377): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(378) " "Verilog HDL assignment warning at ship_6.list(378): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(379) " "Verilog HDL assignment warning at ship_6.list(379): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(380) " "Verilog HDL assignment warning at ship_6.list(380): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(381) " "Verilog HDL assignment warning at ship_6.list(381): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(382) " "Verilog HDL assignment warning at ship_6.list(382): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(383) " "Verilog HDL assignment warning at ship_6.list(383): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(384) " "Verilog HDL assignment warning at ship_6.list(384): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(385) " "Verilog HDL assignment warning at ship_6.list(385): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(386) " "Verilog HDL assignment warning at ship_6.list(386): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(387) " "Verilog HDL assignment warning at ship_6.list(387): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(388) " "Verilog HDL assignment warning at ship_6.list(388): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(389) " "Verilog HDL assignment warning at ship_6.list(389): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(390) " "Verilog HDL assignment warning at ship_6.list(390): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(391) " "Verilog HDL assignment warning at ship_6.list(391): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(392) " "Verilog HDL assignment warning at ship_6.list(392): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(393) " "Verilog HDL assignment warning at ship_6.list(393): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(394) " "Verilog HDL assignment warning at ship_6.list(394): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(395) " "Verilog HDL assignment warning at ship_6.list(395): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(396) " "Verilog HDL assignment warning at ship_6.list(396): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(397) " "Verilog HDL assignment warning at ship_6.list(397): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(398) " "Verilog HDL assignment warning at ship_6.list(398): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(399) " "Verilog HDL assignment warning at ship_6.list(399): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(400) " "Verilog HDL assignment warning at ship_6.list(400): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(401) " "Verilog HDL assignment warning at ship_6.list(401): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(402) " "Verilog HDL assignment warning at ship_6.list(402): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(403) " "Verilog HDL assignment warning at ship_6.list(403): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(404) " "Verilog HDL assignment warning at ship_6.list(404): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(405) " "Verilog HDL assignment warning at ship_6.list(405): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(406) " "Verilog HDL assignment warning at ship_6.list(406): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(407) " "Verilog HDL assignment warning at ship_6.list(407): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(408) " "Verilog HDL assignment warning at ship_6.list(408): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(409) " "Verilog HDL assignment warning at ship_6.list(409): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(410) " "Verilog HDL assignment warning at ship_6.list(410): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(411) " "Verilog HDL assignment warning at ship_6.list(411): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(412) " "Verilog HDL assignment warning at ship_6.list(412): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(413) " "Verilog HDL assignment warning at ship_6.list(413): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(414) " "Verilog HDL assignment warning at ship_6.list(414): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(415) " "Verilog HDL assignment warning at ship_6.list(415): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(416) " "Verilog HDL assignment warning at ship_6.list(416): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(417) " "Verilog HDL assignment warning at ship_6.list(417): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(418) " "Verilog HDL assignment warning at ship_6.list(418): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(419) " "Verilog HDL assignment warning at ship_6.list(419): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(420) " "Verilog HDL assignment warning at ship_6.list(420): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(421) " "Verilog HDL assignment warning at ship_6.list(421): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(422) " "Verilog HDL assignment warning at ship_6.list(422): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(423) " "Verilog HDL assignment warning at ship_6.list(423): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(424) " "Verilog HDL assignment warning at ship_6.list(424): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(425) " "Verilog HDL assignment warning at ship_6.list(425): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(426) " "Verilog HDL assignment warning at ship_6.list(426): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(427) " "Verilog HDL assignment warning at ship_6.list(427): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(428) " "Verilog HDL assignment warning at ship_6.list(428): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(429) " "Verilog HDL assignment warning at ship_6.list(429): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(430) " "Verilog HDL assignment warning at ship_6.list(430): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(431) " "Verilog HDL assignment warning at ship_6.list(431): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(432) " "Verilog HDL assignment warning at ship_6.list(432): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(433) " "Verilog HDL assignment warning at ship_6.list(433): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865191 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(434) " "Verilog HDL assignment warning at ship_6.list(434): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(435) " "Verilog HDL assignment warning at ship_6.list(435): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(436) " "Verilog HDL assignment warning at ship_6.list(436): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(437) " "Verilog HDL assignment warning at ship_6.list(437): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(438) " "Verilog HDL assignment warning at ship_6.list(438): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(439) " "Verilog HDL assignment warning at ship_6.list(439): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(440) " "Verilog HDL assignment warning at ship_6.list(440): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(441) " "Verilog HDL assignment warning at ship_6.list(441): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(442) " "Verilog HDL assignment warning at ship_6.list(442): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(443) " "Verilog HDL assignment warning at ship_6.list(443): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(444) " "Verilog HDL assignment warning at ship_6.list(444): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(445) " "Verilog HDL assignment warning at ship_6.list(445): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(446) " "Verilog HDL assignment warning at ship_6.list(446): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(447) " "Verilog HDL assignment warning at ship_6.list(447): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(448) " "Verilog HDL assignment warning at ship_6.list(448): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(449) " "Verilog HDL assignment warning at ship_6.list(449): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(450) " "Verilog HDL assignment warning at ship_6.list(450): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(451) " "Verilog HDL assignment warning at ship_6.list(451): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(452) " "Verilog HDL assignment warning at ship_6.list(452): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(453) " "Verilog HDL assignment warning at ship_6.list(453): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(454) " "Verilog HDL assignment warning at ship_6.list(454): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(455) " "Verilog HDL assignment warning at ship_6.list(455): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(456) " "Verilog HDL assignment warning at ship_6.list(456): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(457) " "Verilog HDL assignment warning at ship_6.list(457): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(458) " "Verilog HDL assignment warning at ship_6.list(458): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(459) " "Verilog HDL assignment warning at ship_6.list(459): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(460) " "Verilog HDL assignment warning at ship_6.list(460): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(461) " "Verilog HDL assignment warning at ship_6.list(461): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(462) " "Verilog HDL assignment warning at ship_6.list(462): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(463) " "Verilog HDL assignment warning at ship_6.list(463): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(464) " "Verilog HDL assignment warning at ship_6.list(464): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(465) " "Verilog HDL assignment warning at ship_6.list(465): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(466) " "Verilog HDL assignment warning at ship_6.list(466): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(467) " "Verilog HDL assignment warning at ship_6.list(467): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(468) " "Verilog HDL assignment warning at ship_6.list(468): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(469) " "Verilog HDL assignment warning at ship_6.list(469): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(470) " "Verilog HDL assignment warning at ship_6.list(470): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(471) " "Verilog HDL assignment warning at ship_6.list(471): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(472) " "Verilog HDL assignment warning at ship_6.list(472): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(473) " "Verilog HDL assignment warning at ship_6.list(473): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(474) " "Verilog HDL assignment warning at ship_6.list(474): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(475) " "Verilog HDL assignment warning at ship_6.list(475): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(476) " "Verilog HDL assignment warning at ship_6.list(476): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(477) " "Verilog HDL assignment warning at ship_6.list(477): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(478) " "Verilog HDL assignment warning at ship_6.list(478): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(479) " "Verilog HDL assignment warning at ship_6.list(479): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(480) " "Verilog HDL assignment warning at ship_6.list(480): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(481) " "Verilog HDL assignment warning at ship_6.list(481): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(482) " "Verilog HDL assignment warning at ship_6.list(482): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(483) " "Verilog HDL assignment warning at ship_6.list(483): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(484) " "Verilog HDL assignment warning at ship_6.list(484): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(485) " "Verilog HDL assignment warning at ship_6.list(485): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(486) " "Verilog HDL assignment warning at ship_6.list(486): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(487) " "Verilog HDL assignment warning at ship_6.list(487): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(488) " "Verilog HDL assignment warning at ship_6.list(488): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(489) " "Verilog HDL assignment warning at ship_6.list(489): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(490) " "Verilog HDL assignment warning at ship_6.list(490): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(491) " "Verilog HDL assignment warning at ship_6.list(491): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(492) " "Verilog HDL assignment warning at ship_6.list(492): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(493) " "Verilog HDL assignment warning at ship_6.list(493): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(494) " "Verilog HDL assignment warning at ship_6.list(494): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(495) " "Verilog HDL assignment warning at ship_6.list(495): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(496) " "Verilog HDL assignment warning at ship_6.list(496): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(497) " "Verilog HDL assignment warning at ship_6.list(497): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(498) " "Verilog HDL assignment warning at ship_6.list(498): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(499) " "Verilog HDL assignment warning at ship_6.list(499): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(500) " "Verilog HDL assignment warning at ship_6.list(500): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(501) " "Verilog HDL assignment warning at ship_6.list(501): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(502) " "Verilog HDL assignment warning at ship_6.list(502): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(503) " "Verilog HDL assignment warning at ship_6.list(503): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(504) " "Verilog HDL assignment warning at ship_6.list(504): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(505) " "Verilog HDL assignment warning at ship_6.list(505): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(506) " "Verilog HDL assignment warning at ship_6.list(506): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(507) " "Verilog HDL assignment warning at ship_6.list(507): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(508) " "Verilog HDL assignment warning at ship_6.list(508): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(509) " "Verilog HDL assignment warning at ship_6.list(509): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(510) " "Verilog HDL assignment warning at ship_6.list(510): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(511) " "Verilog HDL assignment warning at ship_6.list(511): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(512) " "Verilog HDL assignment warning at ship_6.list(512): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(513) " "Verilog HDL assignment warning at ship_6.list(513): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(514) " "Verilog HDL assignment warning at ship_6.list(514): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(515) " "Verilog HDL assignment warning at ship_6.list(515): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(516) " "Verilog HDL assignment warning at ship_6.list(516): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(517) " "Verilog HDL assignment warning at ship_6.list(517): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(518) " "Verilog HDL assignment warning at ship_6.list(518): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(519) " "Verilog HDL assignment warning at ship_6.list(519): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(520) " "Verilog HDL assignment warning at ship_6.list(520): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(521) " "Verilog HDL assignment warning at ship_6.list(521): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(522) " "Verilog HDL assignment warning at ship_6.list(522): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(523) " "Verilog HDL assignment warning at ship_6.list(523): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(524) " "Verilog HDL assignment warning at ship_6.list(524): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(525) " "Verilog HDL assignment warning at ship_6.list(525): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(526) " "Verilog HDL assignment warning at ship_6.list(526): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(527) " "Verilog HDL assignment warning at ship_6.list(527): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(528) " "Verilog HDL assignment warning at ship_6.list(528): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(529) " "Verilog HDL assignment warning at ship_6.list(529): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(530) " "Verilog HDL assignment warning at ship_6.list(530): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(531) " "Verilog HDL assignment warning at ship_6.list(531): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(532) " "Verilog HDL assignment warning at ship_6.list(532): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(533) " "Verilog HDL assignment warning at ship_6.list(533): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(534) " "Verilog HDL assignment warning at ship_6.list(534): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(535) " "Verilog HDL assignment warning at ship_6.list(535): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(536) " "Verilog HDL assignment warning at ship_6.list(536): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(537) " "Verilog HDL assignment warning at ship_6.list(537): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(538) " "Verilog HDL assignment warning at ship_6.list(538): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(539) " "Verilog HDL assignment warning at ship_6.list(539): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(540) " "Verilog HDL assignment warning at ship_6.list(540): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(541) " "Verilog HDL assignment warning at ship_6.list(541): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(542) " "Verilog HDL assignment warning at ship_6.list(542): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(543) " "Verilog HDL assignment warning at ship_6.list(543): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(544) " "Verilog HDL assignment warning at ship_6.list(544): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(545) " "Verilog HDL assignment warning at ship_6.list(545): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(546) " "Verilog HDL assignment warning at ship_6.list(546): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(547) " "Verilog HDL assignment warning at ship_6.list(547): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(548) " "Verilog HDL assignment warning at ship_6.list(548): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(549) " "Verilog HDL assignment warning at ship_6.list(549): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(550) " "Verilog HDL assignment warning at ship_6.list(550): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(551) " "Verilog HDL assignment warning at ship_6.list(551): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(552) " "Verilog HDL assignment warning at ship_6.list(552): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(553) " "Verilog HDL assignment warning at ship_6.list(553): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(554) " "Verilog HDL assignment warning at ship_6.list(554): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(555) " "Verilog HDL assignment warning at ship_6.list(555): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(556) " "Verilog HDL assignment warning at ship_6.list(556): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(557) " "Verilog HDL assignment warning at ship_6.list(557): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(558) " "Verilog HDL assignment warning at ship_6.list(558): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(559) " "Verilog HDL assignment warning at ship_6.list(559): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(560) " "Verilog HDL assignment warning at ship_6.list(560): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(561) " "Verilog HDL assignment warning at ship_6.list(561): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(562) " "Verilog HDL assignment warning at ship_6.list(562): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(563) " "Verilog HDL assignment warning at ship_6.list(563): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(564) " "Verilog HDL assignment warning at ship_6.list(564): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(565) " "Verilog HDL assignment warning at ship_6.list(565): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(566) " "Verilog HDL assignment warning at ship_6.list(566): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(567) " "Verilog HDL assignment warning at ship_6.list(567): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865206 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(568) " "Verilog HDL assignment warning at ship_6.list(568): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(569) " "Verilog HDL assignment warning at ship_6.list(569): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(570) " "Verilog HDL assignment warning at ship_6.list(570): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(571) " "Verilog HDL assignment warning at ship_6.list(571): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(572) " "Verilog HDL assignment warning at ship_6.list(572): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(573) " "Verilog HDL assignment warning at ship_6.list(573): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(574) " "Verilog HDL assignment warning at ship_6.list(574): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(575) " "Verilog HDL assignment warning at ship_6.list(575): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(576) " "Verilog HDL assignment warning at ship_6.list(576): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(577) " "Verilog HDL assignment warning at ship_6.list(577): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(578) " "Verilog HDL assignment warning at ship_6.list(578): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(579) " "Verilog HDL assignment warning at ship_6.list(579): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(580) " "Verilog HDL assignment warning at ship_6.list(580): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(581) " "Verilog HDL assignment warning at ship_6.list(581): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(582) " "Verilog HDL assignment warning at ship_6.list(582): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(583) " "Verilog HDL assignment warning at ship_6.list(583): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(584) " "Verilog HDL assignment warning at ship_6.list(584): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(585) " "Verilog HDL assignment warning at ship_6.list(585): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(586) " "Verilog HDL assignment warning at ship_6.list(586): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(587) " "Verilog HDL assignment warning at ship_6.list(587): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(588) " "Verilog HDL assignment warning at ship_6.list(588): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(589) " "Verilog HDL assignment warning at ship_6.list(589): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(590) " "Verilog HDL assignment warning at ship_6.list(590): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(591) " "Verilog HDL assignment warning at ship_6.list(591): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(592) " "Verilog HDL assignment warning at ship_6.list(592): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(593) " "Verilog HDL assignment warning at ship_6.list(593): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(594) " "Verilog HDL assignment warning at ship_6.list(594): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(595) " "Verilog HDL assignment warning at ship_6.list(595): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(596) " "Verilog HDL assignment warning at ship_6.list(596): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(597) " "Verilog HDL assignment warning at ship_6.list(597): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(598) " "Verilog HDL assignment warning at ship_6.list(598): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(599) " "Verilog HDL assignment warning at ship_6.list(599): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(600) " "Verilog HDL assignment warning at ship_6.list(600): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(601) " "Verilog HDL assignment warning at ship_6.list(601): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(602) " "Verilog HDL assignment warning at ship_6.list(602): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(603) " "Verilog HDL assignment warning at ship_6.list(603): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(604) " "Verilog HDL assignment warning at ship_6.list(604): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(605) " "Verilog HDL assignment warning at ship_6.list(605): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(606) " "Verilog HDL assignment warning at ship_6.list(606): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(607) " "Verilog HDL assignment warning at ship_6.list(607): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(608) " "Verilog HDL assignment warning at ship_6.list(608): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(609) " "Verilog HDL assignment warning at ship_6.list(609): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(610) " "Verilog HDL assignment warning at ship_6.list(610): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(611) " "Verilog HDL assignment warning at ship_6.list(611): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(612) " "Verilog HDL assignment warning at ship_6.list(612): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(613) " "Verilog HDL assignment warning at ship_6.list(613): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(614) " "Verilog HDL assignment warning at ship_6.list(614): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(615) " "Verilog HDL assignment warning at ship_6.list(615): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(616) " "Verilog HDL assignment warning at ship_6.list(616): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(617) " "Verilog HDL assignment warning at ship_6.list(617): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(618) " "Verilog HDL assignment warning at ship_6.list(618): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(619) " "Verilog HDL assignment warning at ship_6.list(619): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(620) " "Verilog HDL assignment warning at ship_6.list(620): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(621) " "Verilog HDL assignment warning at ship_6.list(621): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(622) " "Verilog HDL assignment warning at ship_6.list(622): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(623) " "Verilog HDL assignment warning at ship_6.list(623): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(624) " "Verilog HDL assignment warning at ship_6.list(624): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(625) " "Verilog HDL assignment warning at ship_6.list(625): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(626) " "Verilog HDL assignment warning at ship_6.list(626): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(627) " "Verilog HDL assignment warning at ship_6.list(627): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(628) " "Verilog HDL assignment warning at ship_6.list(628): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(629) " "Verilog HDL assignment warning at ship_6.list(629): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(630) " "Verilog HDL assignment warning at ship_6.list(630): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(631) " "Verilog HDL assignment warning at ship_6.list(631): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(632) " "Verilog HDL assignment warning at ship_6.list(632): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(633) " "Verilog HDL assignment warning at ship_6.list(633): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(634) " "Verilog HDL assignment warning at ship_6.list(634): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(635) " "Verilog HDL assignment warning at ship_6.list(635): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(636) " "Verilog HDL assignment warning at ship_6.list(636): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(637) " "Verilog HDL assignment warning at ship_6.list(637): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(638) " "Verilog HDL assignment warning at ship_6.list(638): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(639) " "Verilog HDL assignment warning at ship_6.list(639): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(640) " "Verilog HDL assignment warning at ship_6.list(640): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(641) " "Verilog HDL assignment warning at ship_6.list(641): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(642) " "Verilog HDL assignment warning at ship_6.list(642): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(643) " "Verilog HDL assignment warning at ship_6.list(643): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(644) " "Verilog HDL assignment warning at ship_6.list(644): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(645) " "Verilog HDL assignment warning at ship_6.list(645): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(646) " "Verilog HDL assignment warning at ship_6.list(646): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(647) " "Verilog HDL assignment warning at ship_6.list(647): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(648) " "Verilog HDL assignment warning at ship_6.list(648): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(649) " "Verilog HDL assignment warning at ship_6.list(649): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(650) " "Verilog HDL assignment warning at ship_6.list(650): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(651) " "Verilog HDL assignment warning at ship_6.list(651): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(652) " "Verilog HDL assignment warning at ship_6.list(652): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(653) " "Verilog HDL assignment warning at ship_6.list(653): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(654) " "Verilog HDL assignment warning at ship_6.list(654): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(655) " "Verilog HDL assignment warning at ship_6.list(655): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(656) " "Verilog HDL assignment warning at ship_6.list(656): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865216 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(657) " "Verilog HDL assignment warning at ship_6.list(657): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(658) " "Verilog HDL assignment warning at ship_6.list(658): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(659) " "Verilog HDL assignment warning at ship_6.list(659): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(660) " "Verilog HDL assignment warning at ship_6.list(660): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(661) " "Verilog HDL assignment warning at ship_6.list(661): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(662) " "Verilog HDL assignment warning at ship_6.list(662): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(663) " "Verilog HDL assignment warning at ship_6.list(663): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(664) " "Verilog HDL assignment warning at ship_6.list(664): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(665) " "Verilog HDL assignment warning at ship_6.list(665): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(666) " "Verilog HDL assignment warning at ship_6.list(666): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(667) " "Verilog HDL assignment warning at ship_6.list(667): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(668) " "Verilog HDL assignment warning at ship_6.list(668): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(669) " "Verilog HDL assignment warning at ship_6.list(669): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(670) " "Verilog HDL assignment warning at ship_6.list(670): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(671) " "Verilog HDL assignment warning at ship_6.list(671): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(672) " "Verilog HDL assignment warning at ship_6.list(672): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(673) " "Verilog HDL assignment warning at ship_6.list(673): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(674) " "Verilog HDL assignment warning at ship_6.list(674): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(675) " "Verilog HDL assignment warning at ship_6.list(675): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(676) " "Verilog HDL assignment warning at ship_6.list(676): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(677) " "Verilog HDL assignment warning at ship_6.list(677): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(678) " "Verilog HDL assignment warning at ship_6.list(678): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(679) " "Verilog HDL assignment warning at ship_6.list(679): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(680) " "Verilog HDL assignment warning at ship_6.list(680): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(681) " "Verilog HDL assignment warning at ship_6.list(681): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(682) " "Verilog HDL assignment warning at ship_6.list(682): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(683) " "Verilog HDL assignment warning at ship_6.list(683): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(684) " "Verilog HDL assignment warning at ship_6.list(684): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(685) " "Verilog HDL assignment warning at ship_6.list(685): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(686) " "Verilog HDL assignment warning at ship_6.list(686): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(687) " "Verilog HDL assignment warning at ship_6.list(687): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(688) " "Verilog HDL assignment warning at ship_6.list(688): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(689) " "Verilog HDL assignment warning at ship_6.list(689): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(690) " "Verilog HDL assignment warning at ship_6.list(690): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(691) " "Verilog HDL assignment warning at ship_6.list(691): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(692) " "Verilog HDL assignment warning at ship_6.list(692): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(693) " "Verilog HDL assignment warning at ship_6.list(693): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(694) " "Verilog HDL assignment warning at ship_6.list(694): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(695) " "Verilog HDL assignment warning at ship_6.list(695): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(696) " "Verilog HDL assignment warning at ship_6.list(696): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(697) " "Verilog HDL assignment warning at ship_6.list(697): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(698) " "Verilog HDL assignment warning at ship_6.list(698): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(699) " "Verilog HDL assignment warning at ship_6.list(699): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(700) " "Verilog HDL assignment warning at ship_6.list(700): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(701) " "Verilog HDL assignment warning at ship_6.list(701): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(702) " "Verilog HDL assignment warning at ship_6.list(702): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(703) " "Verilog HDL assignment warning at ship_6.list(703): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(704) " "Verilog HDL assignment warning at ship_6.list(704): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(705) " "Verilog HDL assignment warning at ship_6.list(705): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(706) " "Verilog HDL assignment warning at ship_6.list(706): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(707) " "Verilog HDL assignment warning at ship_6.list(707): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(708) " "Verilog HDL assignment warning at ship_6.list(708): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(709) " "Verilog HDL assignment warning at ship_6.list(709): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(710) " "Verilog HDL assignment warning at ship_6.list(710): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(711) " "Verilog HDL assignment warning at ship_6.list(711): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(712) " "Verilog HDL assignment warning at ship_6.list(712): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(713) " "Verilog HDL assignment warning at ship_6.list(713): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(714) " "Verilog HDL assignment warning at ship_6.list(714): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(715) " "Verilog HDL assignment warning at ship_6.list(715): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(716) " "Verilog HDL assignment warning at ship_6.list(716): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(717) " "Verilog HDL assignment warning at ship_6.list(717): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(718) " "Verilog HDL assignment warning at ship_6.list(718): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(719) " "Verilog HDL assignment warning at ship_6.list(719): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(720) " "Verilog HDL assignment warning at ship_6.list(720): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(721) " "Verilog HDL assignment warning at ship_6.list(721): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(722) " "Verilog HDL assignment warning at ship_6.list(722): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(723) " "Verilog HDL assignment warning at ship_6.list(723): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(724) " "Verilog HDL assignment warning at ship_6.list(724): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(725) " "Verilog HDL assignment warning at ship_6.list(725): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(726) " "Verilog HDL assignment warning at ship_6.list(726): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(727) " "Verilog HDL assignment warning at ship_6.list(727): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(728) " "Verilog HDL assignment warning at ship_6.list(728): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(729) " "Verilog HDL assignment warning at ship_6.list(729): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(730) " "Verilog HDL assignment warning at ship_6.list(730): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(731) " "Verilog HDL assignment warning at ship_6.list(731): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(732) " "Verilog HDL assignment warning at ship_6.list(732): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(733) " "Verilog HDL assignment warning at ship_6.list(733): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(734) " "Verilog HDL assignment warning at ship_6.list(734): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(735) " "Verilog HDL assignment warning at ship_6.list(735): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(736) " "Verilog HDL assignment warning at ship_6.list(736): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(737) " "Verilog HDL assignment warning at ship_6.list(737): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(738) " "Verilog HDL assignment warning at ship_6.list(738): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(739) " "Verilog HDL assignment warning at ship_6.list(739): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(740) " "Verilog HDL assignment warning at ship_6.list(740): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(741) " "Verilog HDL assignment warning at ship_6.list(741): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(742) " "Verilog HDL assignment warning at ship_6.list(742): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(743) " "Verilog HDL assignment warning at ship_6.list(743): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(744) " "Verilog HDL assignment warning at ship_6.list(744): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(745) " "Verilog HDL assignment warning at ship_6.list(745): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(746) " "Verilog HDL assignment warning at ship_6.list(746): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(747) " "Verilog HDL assignment warning at ship_6.list(747): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(748) " "Verilog HDL assignment warning at ship_6.list(748): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(749) " "Verilog HDL assignment warning at ship_6.list(749): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(750) " "Verilog HDL assignment warning at ship_6.list(750): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(751) " "Verilog HDL assignment warning at ship_6.list(751): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(752) " "Verilog HDL assignment warning at ship_6.list(752): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(753) " "Verilog HDL assignment warning at ship_6.list(753): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(754) " "Verilog HDL assignment warning at ship_6.list(754): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(755) " "Verilog HDL assignment warning at ship_6.list(755): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(756) " "Verilog HDL assignment warning at ship_6.list(756): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(757) " "Verilog HDL assignment warning at ship_6.list(757): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(758) " "Verilog HDL assignment warning at ship_6.list(758): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(759) " "Verilog HDL assignment warning at ship_6.list(759): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(760) " "Verilog HDL assignment warning at ship_6.list(760): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(761) " "Verilog HDL assignment warning at ship_6.list(761): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(762) " "Verilog HDL assignment warning at ship_6.list(762): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(763) " "Verilog HDL assignment warning at ship_6.list(763): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(764) " "Verilog HDL assignment warning at ship_6.list(764): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(765) " "Verilog HDL assignment warning at ship_6.list(765): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(766) " "Verilog HDL assignment warning at ship_6.list(766): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(767) " "Verilog HDL assignment warning at ship_6.list(767): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(768) " "Verilog HDL assignment warning at ship_6.list(768): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(769) " "Verilog HDL assignment warning at ship_6.list(769): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(770) " "Verilog HDL assignment warning at ship_6.list(770): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(771) " "Verilog HDL assignment warning at ship_6.list(771): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(772) " "Verilog HDL assignment warning at ship_6.list(772): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(773) " "Verilog HDL assignment warning at ship_6.list(773): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(774) " "Verilog HDL assignment warning at ship_6.list(774): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(775) " "Verilog HDL assignment warning at ship_6.list(775): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(776) " "Verilog HDL assignment warning at ship_6.list(776): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(777) " "Verilog HDL assignment warning at ship_6.list(777): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(778) " "Verilog HDL assignment warning at ship_6.list(778): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(779) " "Verilog HDL assignment warning at ship_6.list(779): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(780) " "Verilog HDL assignment warning at ship_6.list(780): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(781) " "Verilog HDL assignment warning at ship_6.list(781): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(782) " "Verilog HDL assignment warning at ship_6.list(782): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(783) " "Verilog HDL assignment warning at ship_6.list(783): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(784) " "Verilog HDL assignment warning at ship_6.list(784): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(785) " "Verilog HDL assignment warning at ship_6.list(785): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(786) " "Verilog HDL assignment warning at ship_6.list(786): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(787) " "Verilog HDL assignment warning at ship_6.list(787): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(788) " "Verilog HDL assignment warning at ship_6.list(788): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(789) " "Verilog HDL assignment warning at ship_6.list(789): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(790) " "Verilog HDL assignment warning at ship_6.list(790): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(791) " "Verilog HDL assignment warning at ship_6.list(791): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(792) " "Verilog HDL assignment warning at ship_6.list(792): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(793) " "Verilog HDL assignment warning at ship_6.list(793): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(794) " "Verilog HDL assignment warning at ship_6.list(794): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(795) " "Verilog HDL assignment warning at ship_6.list(795): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(796) " "Verilog HDL assignment warning at ship_6.list(796): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(797) " "Verilog HDL assignment warning at ship_6.list(797): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(798) " "Verilog HDL assignment warning at ship_6.list(798): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(799) " "Verilog HDL assignment warning at ship_6.list(799): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(800) " "Verilog HDL assignment warning at ship_6.list(800): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(801) " "Verilog HDL assignment warning at ship_6.list(801): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(802) " "Verilog HDL assignment warning at ship_6.list(802): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(803) " "Verilog HDL assignment warning at ship_6.list(803): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(804) " "Verilog HDL assignment warning at ship_6.list(804): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(805) " "Verilog HDL assignment warning at ship_6.list(805): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(806) " "Verilog HDL assignment warning at ship_6.list(806): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(807) " "Verilog HDL assignment warning at ship_6.list(807): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(808) " "Verilog HDL assignment warning at ship_6.list(808): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(809) " "Verilog HDL assignment warning at ship_6.list(809): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(810) " "Verilog HDL assignment warning at ship_6.list(810): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(811) " "Verilog HDL assignment warning at ship_6.list(811): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(812) " "Verilog HDL assignment warning at ship_6.list(812): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(813) " "Verilog HDL assignment warning at ship_6.list(813): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(814) " "Verilog HDL assignment warning at ship_6.list(814): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(815) " "Verilog HDL assignment warning at ship_6.list(815): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(816) " "Verilog HDL assignment warning at ship_6.list(816): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(817) " "Verilog HDL assignment warning at ship_6.list(817): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(818) " "Verilog HDL assignment warning at ship_6.list(818): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865222 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(819) " "Verilog HDL assignment warning at ship_6.list(819): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(820) " "Verilog HDL assignment warning at ship_6.list(820): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(821) " "Verilog HDL assignment warning at ship_6.list(821): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(822) " "Verilog HDL assignment warning at ship_6.list(822): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(823) " "Verilog HDL assignment warning at ship_6.list(823): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(824) " "Verilog HDL assignment warning at ship_6.list(824): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(825) " "Verilog HDL assignment warning at ship_6.list(825): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(826) " "Verilog HDL assignment warning at ship_6.list(826): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(827) " "Verilog HDL assignment warning at ship_6.list(827): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(828) " "Verilog HDL assignment warning at ship_6.list(828): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(829) " "Verilog HDL assignment warning at ship_6.list(829): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(830) " "Verilog HDL assignment warning at ship_6.list(830): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(831) " "Verilog HDL assignment warning at ship_6.list(831): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(832) " "Verilog HDL assignment warning at ship_6.list(832): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(833) " "Verilog HDL assignment warning at ship_6.list(833): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(834) " "Verilog HDL assignment warning at ship_6.list(834): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(835) " "Verilog HDL assignment warning at ship_6.list(835): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(836) " "Verilog HDL assignment warning at ship_6.list(836): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(837) " "Verilog HDL assignment warning at ship_6.list(837): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(838) " "Verilog HDL assignment warning at ship_6.list(838): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(839) " "Verilog HDL assignment warning at ship_6.list(839): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(840) " "Verilog HDL assignment warning at ship_6.list(840): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(841) " "Verilog HDL assignment warning at ship_6.list(841): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(842) " "Verilog HDL assignment warning at ship_6.list(842): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(843) " "Verilog HDL assignment warning at ship_6.list(843): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(844) " "Verilog HDL assignment warning at ship_6.list(844): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(845) " "Verilog HDL assignment warning at ship_6.list(845): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(846) " "Verilog HDL assignment warning at ship_6.list(846): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(847) " "Verilog HDL assignment warning at ship_6.list(847): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(848) " "Verilog HDL assignment warning at ship_6.list(848): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(849) " "Verilog HDL assignment warning at ship_6.list(849): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(850) " "Verilog HDL assignment warning at ship_6.list(850): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(851) " "Verilog HDL assignment warning at ship_6.list(851): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(852) " "Verilog HDL assignment warning at ship_6.list(852): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(853) " "Verilog HDL assignment warning at ship_6.list(853): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(854) " "Verilog HDL assignment warning at ship_6.list(854): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(855) " "Verilog HDL assignment warning at ship_6.list(855): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(856) " "Verilog HDL assignment warning at ship_6.list(856): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(857) " "Verilog HDL assignment warning at ship_6.list(857): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(858) " "Verilog HDL assignment warning at ship_6.list(858): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(859) " "Verilog HDL assignment warning at ship_6.list(859): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(860) " "Verilog HDL assignment warning at ship_6.list(860): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(861) " "Verilog HDL assignment warning at ship_6.list(861): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(862) " "Verilog HDL assignment warning at ship_6.list(862): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(863) " "Verilog HDL assignment warning at ship_6.list(863): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(864) " "Verilog HDL assignment warning at ship_6.list(864): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(865) " "Verilog HDL assignment warning at ship_6.list(865): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(866) " "Verilog HDL assignment warning at ship_6.list(866): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(867) " "Verilog HDL assignment warning at ship_6.list(867): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(868) " "Verilog HDL assignment warning at ship_6.list(868): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(869) " "Verilog HDL assignment warning at ship_6.list(869): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(870) " "Verilog HDL assignment warning at ship_6.list(870): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(871) " "Verilog HDL assignment warning at ship_6.list(871): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(872) " "Verilog HDL assignment warning at ship_6.list(872): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(873) " "Verilog HDL assignment warning at ship_6.list(873): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(874) " "Verilog HDL assignment warning at ship_6.list(874): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(875) " "Verilog HDL assignment warning at ship_6.list(875): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(876) " "Verilog HDL assignment warning at ship_6.list(876): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(877) " "Verilog HDL assignment warning at ship_6.list(877): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(878) " "Verilog HDL assignment warning at ship_6.list(878): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(879) " "Verilog HDL assignment warning at ship_6.list(879): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(880) " "Verilog HDL assignment warning at ship_6.list(880): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(881) " "Verilog HDL assignment warning at ship_6.list(881): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(882) " "Verilog HDL assignment warning at ship_6.list(882): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(883) " "Verilog HDL assignment warning at ship_6.list(883): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(884) " "Verilog HDL assignment warning at ship_6.list(884): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(885) " "Verilog HDL assignment warning at ship_6.list(885): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(886) " "Verilog HDL assignment warning at ship_6.list(886): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(887) " "Verilog HDL assignment warning at ship_6.list(887): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(888) " "Verilog HDL assignment warning at ship_6.list(888): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(889) " "Verilog HDL assignment warning at ship_6.list(889): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(890) " "Verilog HDL assignment warning at ship_6.list(890): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(891) " "Verilog HDL assignment warning at ship_6.list(891): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(892) " "Verilog HDL assignment warning at ship_6.list(892): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(893) " "Verilog HDL assignment warning at ship_6.list(893): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(894) " "Verilog HDL assignment warning at ship_6.list(894): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(895) " "Verilog HDL assignment warning at ship_6.list(895): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(896) " "Verilog HDL assignment warning at ship_6.list(896): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(897) " "Verilog HDL assignment warning at ship_6.list(897): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(898) " "Verilog HDL assignment warning at ship_6.list(898): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(899) " "Verilog HDL assignment warning at ship_6.list(899): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(900) " "Verilog HDL assignment warning at ship_6.list(900): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(901) " "Verilog HDL assignment warning at ship_6.list(901): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(902) " "Verilog HDL assignment warning at ship_6.list(902): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(903) " "Verilog HDL assignment warning at ship_6.list(903): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(904) " "Verilog HDL assignment warning at ship_6.list(904): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(905) " "Verilog HDL assignment warning at ship_6.list(905): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(906) " "Verilog HDL assignment warning at ship_6.list(906): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(907) " "Verilog HDL assignment warning at ship_6.list(907): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(908) " "Verilog HDL assignment warning at ship_6.list(908): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(909) " "Verilog HDL assignment warning at ship_6.list(909): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(910) " "Verilog HDL assignment warning at ship_6.list(910): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(911) " "Verilog HDL assignment warning at ship_6.list(911): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(912) " "Verilog HDL assignment warning at ship_6.list(912): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(913) " "Verilog HDL assignment warning at ship_6.list(913): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(914) " "Verilog HDL assignment warning at ship_6.list(914): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(915) " "Verilog HDL assignment warning at ship_6.list(915): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(916) " "Verilog HDL assignment warning at ship_6.list(916): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(917) " "Verilog HDL assignment warning at ship_6.list(917): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(918) " "Verilog HDL assignment warning at ship_6.list(918): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(919) " "Verilog HDL assignment warning at ship_6.list(919): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(920) " "Verilog HDL assignment warning at ship_6.list(920): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(921) " "Verilog HDL assignment warning at ship_6.list(921): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(922) " "Verilog HDL assignment warning at ship_6.list(922): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(923) " "Verilog HDL assignment warning at ship_6.list(923): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(924) " "Verilog HDL assignment warning at ship_6.list(924): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(925) " "Verilog HDL assignment warning at ship_6.list(925): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(926) " "Verilog HDL assignment warning at ship_6.list(926): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(927) " "Verilog HDL assignment warning at ship_6.list(927): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(928) " "Verilog HDL assignment warning at ship_6.list(928): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(929) " "Verilog HDL assignment warning at ship_6.list(929): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(930) " "Verilog HDL assignment warning at ship_6.list(930): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(931) " "Verilog HDL assignment warning at ship_6.list(931): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(932) " "Verilog HDL assignment warning at ship_6.list(932): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(933) " "Verilog HDL assignment warning at ship_6.list(933): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(934) " "Verilog HDL assignment warning at ship_6.list(934): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(935) " "Verilog HDL assignment warning at ship_6.list(935): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(936) " "Verilog HDL assignment warning at ship_6.list(936): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(937) " "Verilog HDL assignment warning at ship_6.list(937): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(938) " "Verilog HDL assignment warning at ship_6.list(938): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(939) " "Verilog HDL assignment warning at ship_6.list(939): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(940) " "Verilog HDL assignment warning at ship_6.list(940): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(941) " "Verilog HDL assignment warning at ship_6.list(941): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(942) " "Verilog HDL assignment warning at ship_6.list(942): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(943) " "Verilog HDL assignment warning at ship_6.list(943): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(944) " "Verilog HDL assignment warning at ship_6.list(944): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(945) " "Verilog HDL assignment warning at ship_6.list(945): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(946) " "Verilog HDL assignment warning at ship_6.list(946): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(947) " "Verilog HDL assignment warning at ship_6.list(947): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(948) " "Verilog HDL assignment warning at ship_6.list(948): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(949) " "Verilog HDL assignment warning at ship_6.list(949): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(950) " "Verilog HDL assignment warning at ship_6.list(950): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(951) " "Verilog HDL assignment warning at ship_6.list(951): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(952) " "Verilog HDL assignment warning at ship_6.list(952): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(953) " "Verilog HDL assignment warning at ship_6.list(953): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(954) " "Verilog HDL assignment warning at ship_6.list(954): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(955) " "Verilog HDL assignment warning at ship_6.list(955): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(956) " "Verilog HDL assignment warning at ship_6.list(956): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(957) " "Verilog HDL assignment warning at ship_6.list(957): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(958) " "Verilog HDL assignment warning at ship_6.list(958): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(959) " "Verilog HDL assignment warning at ship_6.list(959): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(960) " "Verilog HDL assignment warning at ship_6.list(960): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(961) " "Verilog HDL assignment warning at ship_6.list(961): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(962) " "Verilog HDL assignment warning at ship_6.list(962): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(963) " "Verilog HDL assignment warning at ship_6.list(963): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(964) " "Verilog HDL assignment warning at ship_6.list(964): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(965) " "Verilog HDL assignment warning at ship_6.list(965): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(966) " "Verilog HDL assignment warning at ship_6.list(966): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(967) " "Verilog HDL assignment warning at ship_6.list(967): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(968) " "Verilog HDL assignment warning at ship_6.list(968): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(969) " "Verilog HDL assignment warning at ship_6.list(969): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(970) " "Verilog HDL assignment warning at ship_6.list(970): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(971) " "Verilog HDL assignment warning at ship_6.list(971): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(972) " "Verilog HDL assignment warning at ship_6.list(972): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(973) " "Verilog HDL assignment warning at ship_6.list(973): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(974) " "Verilog HDL assignment warning at ship_6.list(974): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(975) " "Verilog HDL assignment warning at ship_6.list(975): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(976) " "Verilog HDL assignment warning at ship_6.list(976): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(977) " "Verilog HDL assignment warning at ship_6.list(977): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865238 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(978) " "Verilog HDL assignment warning at ship_6.list(978): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(979) " "Verilog HDL assignment warning at ship_6.list(979): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(980) " "Verilog HDL assignment warning at ship_6.list(980): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(981) " "Verilog HDL assignment warning at ship_6.list(981): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(982) " "Verilog HDL assignment warning at ship_6.list(982): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(983) " "Verilog HDL assignment warning at ship_6.list(983): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(984) " "Verilog HDL assignment warning at ship_6.list(984): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(985) " "Verilog HDL assignment warning at ship_6.list(985): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(986) " "Verilog HDL assignment warning at ship_6.list(986): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(987) " "Verilog HDL assignment warning at ship_6.list(987): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(988) " "Verilog HDL assignment warning at ship_6.list(988): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(989) " "Verilog HDL assignment warning at ship_6.list(989): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(990) " "Verilog HDL assignment warning at ship_6.list(990): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(991) " "Verilog HDL assignment warning at ship_6.list(991): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(992) " "Verilog HDL assignment warning at ship_6.list(992): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(993) " "Verilog HDL assignment warning at ship_6.list(993): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(994) " "Verilog HDL assignment warning at ship_6.list(994): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(995) " "Verilog HDL assignment warning at ship_6.list(995): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(996) " "Verilog HDL assignment warning at ship_6.list(996): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(997) " "Verilog HDL assignment warning at ship_6.list(997): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(998) " "Verilog HDL assignment warning at ship_6.list(998): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(999) " "Verilog HDL assignment warning at ship_6.list(999): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1000) " "Verilog HDL assignment warning at ship_6.list(1000): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1001) " "Verilog HDL assignment warning at ship_6.list(1001): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1002) " "Verilog HDL assignment warning at ship_6.list(1002): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1003) " "Verilog HDL assignment warning at ship_6.list(1003): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1004) " "Verilog HDL assignment warning at ship_6.list(1004): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1005) " "Verilog HDL assignment warning at ship_6.list(1005): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1006) " "Verilog HDL assignment warning at ship_6.list(1006): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1007) " "Verilog HDL assignment warning at ship_6.list(1007): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1008) " "Verilog HDL assignment warning at ship_6.list(1008): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1009) " "Verilog HDL assignment warning at ship_6.list(1009): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1010) " "Verilog HDL assignment warning at ship_6.list(1010): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1011) " "Verilog HDL assignment warning at ship_6.list(1011): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1012) " "Verilog HDL assignment warning at ship_6.list(1012): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1013) " "Verilog HDL assignment warning at ship_6.list(1013): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1014) " "Verilog HDL assignment warning at ship_6.list(1014): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1015) " "Verilog HDL assignment warning at ship_6.list(1015): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1016) " "Verilog HDL assignment warning at ship_6.list(1016): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1017) " "Verilog HDL assignment warning at ship_6.list(1017): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1018) " "Verilog HDL assignment warning at ship_6.list(1018): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1019) " "Verilog HDL assignment warning at ship_6.list(1019): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1020) " "Verilog HDL assignment warning at ship_6.list(1020): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1021) " "Verilog HDL assignment warning at ship_6.list(1021): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1022) " "Verilog HDL assignment warning at ship_6.list(1022): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1023) " "Verilog HDL assignment warning at ship_6.list(1023): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1024) " "Verilog HDL assignment warning at ship_6.list(1024): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1025) " "Verilog HDL assignment warning at ship_6.list(1025): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1026) " "Verilog HDL assignment warning at ship_6.list(1026): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1027) " "Verilog HDL assignment warning at ship_6.list(1027): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1028) " "Verilog HDL assignment warning at ship_6.list(1028): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1029) " "Verilog HDL assignment warning at ship_6.list(1029): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1030) " "Verilog HDL assignment warning at ship_6.list(1030): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1031) " "Verilog HDL assignment warning at ship_6.list(1031): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1032) " "Verilog HDL assignment warning at ship_6.list(1032): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1033) " "Verilog HDL assignment warning at ship_6.list(1033): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1034) " "Verilog HDL assignment warning at ship_6.list(1034): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1035) " "Verilog HDL assignment warning at ship_6.list(1035): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1036) " "Verilog HDL assignment warning at ship_6.list(1036): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1037) " "Verilog HDL assignment warning at ship_6.list(1037): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1038) " "Verilog HDL assignment warning at ship_6.list(1038): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1039) " "Verilog HDL assignment warning at ship_6.list(1039): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1040) " "Verilog HDL assignment warning at ship_6.list(1040): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1041) " "Verilog HDL assignment warning at ship_6.list(1041): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1042) " "Verilog HDL assignment warning at ship_6.list(1042): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1043) " "Verilog HDL assignment warning at ship_6.list(1043): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1044) " "Verilog HDL assignment warning at ship_6.list(1044): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1045) " "Verilog HDL assignment warning at ship_6.list(1045): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1046) " "Verilog HDL assignment warning at ship_6.list(1046): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1047) " "Verilog HDL assignment warning at ship_6.list(1047): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1048) " "Verilog HDL assignment warning at ship_6.list(1048): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1049) " "Verilog HDL assignment warning at ship_6.list(1049): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1050) " "Verilog HDL assignment warning at ship_6.list(1050): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1051) " "Verilog HDL assignment warning at ship_6.list(1051): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1052) " "Verilog HDL assignment warning at ship_6.list(1052): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1053) " "Verilog HDL assignment warning at ship_6.list(1053): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1054) " "Verilog HDL assignment warning at ship_6.list(1054): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1055) " "Verilog HDL assignment warning at ship_6.list(1055): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1056) " "Verilog HDL assignment warning at ship_6.list(1056): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1057) " "Verilog HDL assignment warning at ship_6.list(1057): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1058) " "Verilog HDL assignment warning at ship_6.list(1058): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1059) " "Verilog HDL assignment warning at ship_6.list(1059): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1060) " "Verilog HDL assignment warning at ship_6.list(1060): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1061) " "Verilog HDL assignment warning at ship_6.list(1061): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1062) " "Verilog HDL assignment warning at ship_6.list(1062): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1063) " "Verilog HDL assignment warning at ship_6.list(1063): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1064) " "Verilog HDL assignment warning at ship_6.list(1064): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1065) " "Verilog HDL assignment warning at ship_6.list(1065): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1066) " "Verilog HDL assignment warning at ship_6.list(1066): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1067) " "Verilog HDL assignment warning at ship_6.list(1067): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1068) " "Verilog HDL assignment warning at ship_6.list(1068): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1069) " "Verilog HDL assignment warning at ship_6.list(1069): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1070) " "Verilog HDL assignment warning at ship_6.list(1070): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1071) " "Verilog HDL assignment warning at ship_6.list(1071): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1072) " "Verilog HDL assignment warning at ship_6.list(1072): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1073) " "Verilog HDL assignment warning at ship_6.list(1073): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1074) " "Verilog HDL assignment warning at ship_6.list(1074): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1075) " "Verilog HDL assignment warning at ship_6.list(1075): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1076) " "Verilog HDL assignment warning at ship_6.list(1076): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1077) " "Verilog HDL assignment warning at ship_6.list(1077): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1078) " "Verilog HDL assignment warning at ship_6.list(1078): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1079) " "Verilog HDL assignment warning at ship_6.list(1079): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1080) " "Verilog HDL assignment warning at ship_6.list(1080): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1081) " "Verilog HDL assignment warning at ship_6.list(1081): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1082) " "Verilog HDL assignment warning at ship_6.list(1082): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1083) " "Verilog HDL assignment warning at ship_6.list(1083): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1084) " "Verilog HDL assignment warning at ship_6.list(1084): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1085) " "Verilog HDL assignment warning at ship_6.list(1085): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1086) " "Verilog HDL assignment warning at ship_6.list(1086): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1087) " "Verilog HDL assignment warning at ship_6.list(1087): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1088) " "Verilog HDL assignment warning at ship_6.list(1088): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1089) " "Verilog HDL assignment warning at ship_6.list(1089): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1090) " "Verilog HDL assignment warning at ship_6.list(1090): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1091) " "Verilog HDL assignment warning at ship_6.list(1091): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1092) " "Verilog HDL assignment warning at ship_6.list(1092): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1093) " "Verilog HDL assignment warning at ship_6.list(1093): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1094) " "Verilog HDL assignment warning at ship_6.list(1094): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1095) " "Verilog HDL assignment warning at ship_6.list(1095): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1096) " "Verilog HDL assignment warning at ship_6.list(1096): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1097) " "Verilog HDL assignment warning at ship_6.list(1097): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1098) " "Verilog HDL assignment warning at ship_6.list(1098): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1099) " "Verilog HDL assignment warning at ship_6.list(1099): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1100) " "Verilog HDL assignment warning at ship_6.list(1100): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1101) " "Verilog HDL assignment warning at ship_6.list(1101): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1102) " "Verilog HDL assignment warning at ship_6.list(1102): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1103) " "Verilog HDL assignment warning at ship_6.list(1103): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1104) " "Verilog HDL assignment warning at ship_6.list(1104): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1105) " "Verilog HDL assignment warning at ship_6.list(1105): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1106) " "Verilog HDL assignment warning at ship_6.list(1106): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1107) " "Verilog HDL assignment warning at ship_6.list(1107): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1108) " "Verilog HDL assignment warning at ship_6.list(1108): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1109) " "Verilog HDL assignment warning at ship_6.list(1109): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1110) " "Verilog HDL assignment warning at ship_6.list(1110): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1111) " "Verilog HDL assignment warning at ship_6.list(1111): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1112) " "Verilog HDL assignment warning at ship_6.list(1112): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1113) " "Verilog HDL assignment warning at ship_6.list(1113): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1114) " "Verilog HDL assignment warning at ship_6.list(1114): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1115) " "Verilog HDL assignment warning at ship_6.list(1115): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1116) " "Verilog HDL assignment warning at ship_6.list(1116): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1117) " "Verilog HDL assignment warning at ship_6.list(1117): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1118) " "Verilog HDL assignment warning at ship_6.list(1118): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1119) " "Verilog HDL assignment warning at ship_6.list(1119): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1120) " "Verilog HDL assignment warning at ship_6.list(1120): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1121) " "Verilog HDL assignment warning at ship_6.list(1121): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1122) " "Verilog HDL assignment warning at ship_6.list(1122): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1123) " "Verilog HDL assignment warning at ship_6.list(1123): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1124) " "Verilog HDL assignment warning at ship_6.list(1124): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1125) " "Verilog HDL assignment warning at ship_6.list(1125): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1126) " "Verilog HDL assignment warning at ship_6.list(1126): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1127) " "Verilog HDL assignment warning at ship_6.list(1127): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1128) " "Verilog HDL assignment warning at ship_6.list(1128): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1129) " "Verilog HDL assignment warning at ship_6.list(1129): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1130) " "Verilog HDL assignment warning at ship_6.list(1130): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1131) " "Verilog HDL assignment warning at ship_6.list(1131): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1132) " "Verilog HDL assignment warning at ship_6.list(1132): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1133) " "Verilog HDL assignment warning at ship_6.list(1133): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1134) " "Verilog HDL assignment warning at ship_6.list(1134): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1135) " "Verilog HDL assignment warning at ship_6.list(1135): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1136) " "Verilog HDL assignment warning at ship_6.list(1136): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1137) " "Verilog HDL assignment warning at ship_6.list(1137): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1138) " "Verilog HDL assignment warning at ship_6.list(1138): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1139) " "Verilog HDL assignment warning at ship_6.list(1139): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1140) " "Verilog HDL assignment warning at ship_6.list(1140): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1141) " "Verilog HDL assignment warning at ship_6.list(1141): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1142) " "Verilog HDL assignment warning at ship_6.list(1142): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1143) " "Verilog HDL assignment warning at ship_6.list(1143): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1144) " "Verilog HDL assignment warning at ship_6.list(1144): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1145) " "Verilog HDL assignment warning at ship_6.list(1145): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1146) " "Verilog HDL assignment warning at ship_6.list(1146): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1147) " "Verilog HDL assignment warning at ship_6.list(1147): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1148) " "Verilog HDL assignment warning at ship_6.list(1148): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1149) " "Verilog HDL assignment warning at ship_6.list(1149): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1150) " "Verilog HDL assignment warning at ship_6.list(1150): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1151) " "Verilog HDL assignment warning at ship_6.list(1151): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1152) " "Verilog HDL assignment warning at ship_6.list(1152): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1153) " "Verilog HDL assignment warning at ship_6.list(1153): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1154) " "Verilog HDL assignment warning at ship_6.list(1154): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1155) " "Verilog HDL assignment warning at ship_6.list(1155): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1156) " "Verilog HDL assignment warning at ship_6.list(1156): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1157) " "Verilog HDL assignment warning at ship_6.list(1157): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1158) " "Verilog HDL assignment warning at ship_6.list(1158): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1159) " "Verilog HDL assignment warning at ship_6.list(1159): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1160) " "Verilog HDL assignment warning at ship_6.list(1160): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1161) " "Verilog HDL assignment warning at ship_6.list(1161): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865254 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1162) " "Verilog HDL assignment warning at ship_6.list(1162): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1163) " "Verilog HDL assignment warning at ship_6.list(1163): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1164) " "Verilog HDL assignment warning at ship_6.list(1164): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1165) " "Verilog HDL assignment warning at ship_6.list(1165): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1166) " "Verilog HDL assignment warning at ship_6.list(1166): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1167) " "Verilog HDL assignment warning at ship_6.list(1167): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1168) " "Verilog HDL assignment warning at ship_6.list(1168): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1169) " "Verilog HDL assignment warning at ship_6.list(1169): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1170) " "Verilog HDL assignment warning at ship_6.list(1170): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1171) " "Verilog HDL assignment warning at ship_6.list(1171): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1172) " "Verilog HDL assignment warning at ship_6.list(1172): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1173) " "Verilog HDL assignment warning at ship_6.list(1173): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1174) " "Verilog HDL assignment warning at ship_6.list(1174): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1175) " "Verilog HDL assignment warning at ship_6.list(1175): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1176) " "Verilog HDL assignment warning at ship_6.list(1176): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1177) " "Verilog HDL assignment warning at ship_6.list(1177): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1178) " "Verilog HDL assignment warning at ship_6.list(1178): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1179) " "Verilog HDL assignment warning at ship_6.list(1179): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1180) " "Verilog HDL assignment warning at ship_6.list(1180): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1181) " "Verilog HDL assignment warning at ship_6.list(1181): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1182) " "Verilog HDL assignment warning at ship_6.list(1182): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1183) " "Verilog HDL assignment warning at ship_6.list(1183): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1184) " "Verilog HDL assignment warning at ship_6.list(1184): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1185) " "Verilog HDL assignment warning at ship_6.list(1185): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1186) " "Verilog HDL assignment warning at ship_6.list(1186): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1187) " "Verilog HDL assignment warning at ship_6.list(1187): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1188) " "Verilog HDL assignment warning at ship_6.list(1188): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1189) " "Verilog HDL assignment warning at ship_6.list(1189): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1190) " "Verilog HDL assignment warning at ship_6.list(1190): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1191) " "Verilog HDL assignment warning at ship_6.list(1191): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1192) " "Verilog HDL assignment warning at ship_6.list(1192): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1193) " "Verilog HDL assignment warning at ship_6.list(1193): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1194) " "Verilog HDL assignment warning at ship_6.list(1194): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1195) " "Verilog HDL assignment warning at ship_6.list(1195): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1196) " "Verilog HDL assignment warning at ship_6.list(1196): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1197) " "Verilog HDL assignment warning at ship_6.list(1197): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1198) " "Verilog HDL assignment warning at ship_6.list(1198): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1199) " "Verilog HDL assignment warning at ship_6.list(1199): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1200) " "Verilog HDL assignment warning at ship_6.list(1200): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1201) " "Verilog HDL assignment warning at ship_6.list(1201): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1202) " "Verilog HDL assignment warning at ship_6.list(1202): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1203) " "Verilog HDL assignment warning at ship_6.list(1203): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1204) " "Verilog HDL assignment warning at ship_6.list(1204): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1205) " "Verilog HDL assignment warning at ship_6.list(1205): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1206) " "Verilog HDL assignment warning at ship_6.list(1206): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1207) " "Verilog HDL assignment warning at ship_6.list(1207): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1208) " "Verilog HDL assignment warning at ship_6.list(1208): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1209) " "Verilog HDL assignment warning at ship_6.list(1209): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1210) " "Verilog HDL assignment warning at ship_6.list(1210): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1211) " "Verilog HDL assignment warning at ship_6.list(1211): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1212) " "Verilog HDL assignment warning at ship_6.list(1212): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1213) " "Verilog HDL assignment warning at ship_6.list(1213): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1214) " "Verilog HDL assignment warning at ship_6.list(1214): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1215) " "Verilog HDL assignment warning at ship_6.list(1215): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1216) " "Verilog HDL assignment warning at ship_6.list(1216): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1217) " "Verilog HDL assignment warning at ship_6.list(1217): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1218) " "Verilog HDL assignment warning at ship_6.list(1218): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1219) " "Verilog HDL assignment warning at ship_6.list(1219): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1220) " "Verilog HDL assignment warning at ship_6.list(1220): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1221) " "Verilog HDL assignment warning at ship_6.list(1221): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1222) " "Verilog HDL assignment warning at ship_6.list(1222): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1223) " "Verilog HDL assignment warning at ship_6.list(1223): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1224) " "Verilog HDL assignment warning at ship_6.list(1224): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1225) " "Verilog HDL assignment warning at ship_6.list(1225): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1226) " "Verilog HDL assignment warning at ship_6.list(1226): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1227) " "Verilog HDL assignment warning at ship_6.list(1227): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1228) " "Verilog HDL assignment warning at ship_6.list(1228): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1229) " "Verilog HDL assignment warning at ship_6.list(1229): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1230) " "Verilog HDL assignment warning at ship_6.list(1230): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1231) " "Verilog HDL assignment warning at ship_6.list(1231): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1232) " "Verilog HDL assignment warning at ship_6.list(1232): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1233) " "Verilog HDL assignment warning at ship_6.list(1233): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1234) " "Verilog HDL assignment warning at ship_6.list(1234): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1235) " "Verilog HDL assignment warning at ship_6.list(1235): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1236) " "Verilog HDL assignment warning at ship_6.list(1236): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1237) " "Verilog HDL assignment warning at ship_6.list(1237): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1238) " "Verilog HDL assignment warning at ship_6.list(1238): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1239) " "Verilog HDL assignment warning at ship_6.list(1239): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1240) " "Verilog HDL assignment warning at ship_6.list(1240): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1241) " "Verilog HDL assignment warning at ship_6.list(1241): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1242) " "Verilog HDL assignment warning at ship_6.list(1242): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1243) " "Verilog HDL assignment warning at ship_6.list(1243): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1244) " "Verilog HDL assignment warning at ship_6.list(1244): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1245) " "Verilog HDL assignment warning at ship_6.list(1245): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1246) " "Verilog HDL assignment warning at ship_6.list(1246): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1247) " "Verilog HDL assignment warning at ship_6.list(1247): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1248) " "Verilog HDL assignment warning at ship_6.list(1248): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1249) " "Verilog HDL assignment warning at ship_6.list(1249): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1250) " "Verilog HDL assignment warning at ship_6.list(1250): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1251) " "Verilog HDL assignment warning at ship_6.list(1251): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1252) " "Verilog HDL assignment warning at ship_6.list(1252): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1253) " "Verilog HDL assignment warning at ship_6.list(1253): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1254) " "Verilog HDL assignment warning at ship_6.list(1254): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1255) " "Verilog HDL assignment warning at ship_6.list(1255): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1256) " "Verilog HDL assignment warning at ship_6.list(1256): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1257) " "Verilog HDL assignment warning at ship_6.list(1257): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1258) " "Verilog HDL assignment warning at ship_6.list(1258): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1259) " "Verilog HDL assignment warning at ship_6.list(1259): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1260) " "Verilog HDL assignment warning at ship_6.list(1260): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1261) " "Verilog HDL assignment warning at ship_6.list(1261): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1262) " "Verilog HDL assignment warning at ship_6.list(1262): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1263) " "Verilog HDL assignment warning at ship_6.list(1263): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1264) " "Verilog HDL assignment warning at ship_6.list(1264): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1265) " "Verilog HDL assignment warning at ship_6.list(1265): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1266) " "Verilog HDL assignment warning at ship_6.list(1266): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1267) " "Verilog HDL assignment warning at ship_6.list(1267): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1268) " "Verilog HDL assignment warning at ship_6.list(1268): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1269) " "Verilog HDL assignment warning at ship_6.list(1269): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1270) " "Verilog HDL assignment warning at ship_6.list(1270): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1271) " "Verilog HDL assignment warning at ship_6.list(1271): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1272) " "Verilog HDL assignment warning at ship_6.list(1272): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1273) " "Verilog HDL assignment warning at ship_6.list(1273): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1274) " "Verilog HDL assignment warning at ship_6.list(1274): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1275) " "Verilog HDL assignment warning at ship_6.list(1275): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1276) " "Verilog HDL assignment warning at ship_6.list(1276): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1277) " "Verilog HDL assignment warning at ship_6.list(1277): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1278) " "Verilog HDL assignment warning at ship_6.list(1278): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1279) " "Verilog HDL assignment warning at ship_6.list(1279): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1280) " "Verilog HDL assignment warning at ship_6.list(1280): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1281) " "Verilog HDL assignment warning at ship_6.list(1281): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1282) " "Verilog HDL assignment warning at ship_6.list(1282): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1283) " "Verilog HDL assignment warning at ship_6.list(1283): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1284) " "Verilog HDL assignment warning at ship_6.list(1284): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1285) " "Verilog HDL assignment warning at ship_6.list(1285): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1286) " "Verilog HDL assignment warning at ship_6.list(1286): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1287) " "Verilog HDL assignment warning at ship_6.list(1287): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1288) " "Verilog HDL assignment warning at ship_6.list(1288): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1289) " "Verilog HDL assignment warning at ship_6.list(1289): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1290) " "Verilog HDL assignment warning at ship_6.list(1290): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1291) " "Verilog HDL assignment warning at ship_6.list(1291): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1292) " "Verilog HDL assignment warning at ship_6.list(1292): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1293) " "Verilog HDL assignment warning at ship_6.list(1293): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1294) " "Verilog HDL assignment warning at ship_6.list(1294): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1295) " "Verilog HDL assignment warning at ship_6.list(1295): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1296) " "Verilog HDL assignment warning at ship_6.list(1296): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1297) " "Verilog HDL assignment warning at ship_6.list(1297): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1298) " "Verilog HDL assignment warning at ship_6.list(1298): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1299) " "Verilog HDL assignment warning at ship_6.list(1299): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1300) " "Verilog HDL assignment warning at ship_6.list(1300): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1301) " "Verilog HDL assignment warning at ship_6.list(1301): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1302) " "Verilog HDL assignment warning at ship_6.list(1302): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1303) " "Verilog HDL assignment warning at ship_6.list(1303): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1304) " "Verilog HDL assignment warning at ship_6.list(1304): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1305) " "Verilog HDL assignment warning at ship_6.list(1305): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1306) " "Verilog HDL assignment warning at ship_6.list(1306): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1307) " "Verilog HDL assignment warning at ship_6.list(1307): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1308) " "Verilog HDL assignment warning at ship_6.list(1308): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1309) " "Verilog HDL assignment warning at ship_6.list(1309): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1310) " "Verilog HDL assignment warning at ship_6.list(1310): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1311) " "Verilog HDL assignment warning at ship_6.list(1311): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1312) " "Verilog HDL assignment warning at ship_6.list(1312): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1313) " "Verilog HDL assignment warning at ship_6.list(1313): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1314) " "Verilog HDL assignment warning at ship_6.list(1314): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1315) " "Verilog HDL assignment warning at ship_6.list(1315): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1316) " "Verilog HDL assignment warning at ship_6.list(1316): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1317) " "Verilog HDL assignment warning at ship_6.list(1317): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865269 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1318) " "Verilog HDL assignment warning at ship_6.list(1318): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1319) " "Verilog HDL assignment warning at ship_6.list(1319): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1320) " "Verilog HDL assignment warning at ship_6.list(1320): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1321) " "Verilog HDL assignment warning at ship_6.list(1321): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1322) " "Verilog HDL assignment warning at ship_6.list(1322): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1323) " "Verilog HDL assignment warning at ship_6.list(1323): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1324) " "Verilog HDL assignment warning at ship_6.list(1324): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1325) " "Verilog HDL assignment warning at ship_6.list(1325): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1326) " "Verilog HDL assignment warning at ship_6.list(1326): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1327) " "Verilog HDL assignment warning at ship_6.list(1327): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1328) " "Verilog HDL assignment warning at ship_6.list(1328): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1329) " "Verilog HDL assignment warning at ship_6.list(1329): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1330) " "Verilog HDL assignment warning at ship_6.list(1330): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1331) " "Verilog HDL assignment warning at ship_6.list(1331): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1332) " "Verilog HDL assignment warning at ship_6.list(1332): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1333) " "Verilog HDL assignment warning at ship_6.list(1333): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1334) " "Verilog HDL assignment warning at ship_6.list(1334): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1335) " "Verilog HDL assignment warning at ship_6.list(1335): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1336) " "Verilog HDL assignment warning at ship_6.list(1336): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1337) " "Verilog HDL assignment warning at ship_6.list(1337): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1338) " "Verilog HDL assignment warning at ship_6.list(1338): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1339) " "Verilog HDL assignment warning at ship_6.list(1339): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1340) " "Verilog HDL assignment warning at ship_6.list(1340): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1341) " "Verilog HDL assignment warning at ship_6.list(1341): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1342) " "Verilog HDL assignment warning at ship_6.list(1342): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1343) " "Verilog HDL assignment warning at ship_6.list(1343): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1344) " "Verilog HDL assignment warning at ship_6.list(1344): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1345) " "Verilog HDL assignment warning at ship_6.list(1345): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1346) " "Verilog HDL assignment warning at ship_6.list(1346): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1347) " "Verilog HDL assignment warning at ship_6.list(1347): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1348) " "Verilog HDL assignment warning at ship_6.list(1348): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1349) " "Verilog HDL assignment warning at ship_6.list(1349): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1350) " "Verilog HDL assignment warning at ship_6.list(1350): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1351) " "Verilog HDL assignment warning at ship_6.list(1351): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1352) " "Verilog HDL assignment warning at ship_6.list(1352): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1353) " "Verilog HDL assignment warning at ship_6.list(1353): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1354) " "Verilog HDL assignment warning at ship_6.list(1354): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1355) " "Verilog HDL assignment warning at ship_6.list(1355): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1356) " "Verilog HDL assignment warning at ship_6.list(1356): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1357) " "Verilog HDL assignment warning at ship_6.list(1357): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1358) " "Verilog HDL assignment warning at ship_6.list(1358): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1359) " "Verilog HDL assignment warning at ship_6.list(1359): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1360) " "Verilog HDL assignment warning at ship_6.list(1360): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1361) " "Verilog HDL assignment warning at ship_6.list(1361): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1362) " "Verilog HDL assignment warning at ship_6.list(1362): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1363) " "Verilog HDL assignment warning at ship_6.list(1363): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1364) " "Verilog HDL assignment warning at ship_6.list(1364): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1365) " "Verilog HDL assignment warning at ship_6.list(1365): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1366) " "Verilog HDL assignment warning at ship_6.list(1366): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1367) " "Verilog HDL assignment warning at ship_6.list(1367): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1368) " "Verilog HDL assignment warning at ship_6.list(1368): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1369) " "Verilog HDL assignment warning at ship_6.list(1369): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1370) " "Verilog HDL assignment warning at ship_6.list(1370): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1371) " "Verilog HDL assignment warning at ship_6.list(1371): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1372) " "Verilog HDL assignment warning at ship_6.list(1372): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1373) " "Verilog HDL assignment warning at ship_6.list(1373): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1374) " "Verilog HDL assignment warning at ship_6.list(1374): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1375) " "Verilog HDL assignment warning at ship_6.list(1375): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1376) " "Verilog HDL assignment warning at ship_6.list(1376): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1377) " "Verilog HDL assignment warning at ship_6.list(1377): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1378) " "Verilog HDL assignment warning at ship_6.list(1378): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1379) " "Verilog HDL assignment warning at ship_6.list(1379): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1380) " "Verilog HDL assignment warning at ship_6.list(1380): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1381) " "Verilog HDL assignment warning at ship_6.list(1381): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1382) " "Verilog HDL assignment warning at ship_6.list(1382): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1383) " "Verilog HDL assignment warning at ship_6.list(1383): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1384) " "Verilog HDL assignment warning at ship_6.list(1384): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1385) " "Verilog HDL assignment warning at ship_6.list(1385): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1386) " "Verilog HDL assignment warning at ship_6.list(1386): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1387) " "Verilog HDL assignment warning at ship_6.list(1387): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1388) " "Verilog HDL assignment warning at ship_6.list(1388): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1389) " "Verilog HDL assignment warning at ship_6.list(1389): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1390) " "Verilog HDL assignment warning at ship_6.list(1390): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1391) " "Verilog HDL assignment warning at ship_6.list(1391): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1392) " "Verilog HDL assignment warning at ship_6.list(1392): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1393) " "Verilog HDL assignment warning at ship_6.list(1393): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1394) " "Verilog HDL assignment warning at ship_6.list(1394): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1395) " "Verilog HDL assignment warning at ship_6.list(1395): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1396) " "Verilog HDL assignment warning at ship_6.list(1396): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1397) " "Verilog HDL assignment warning at ship_6.list(1397): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1398) " "Verilog HDL assignment warning at ship_6.list(1398): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1399) " "Verilog HDL assignment warning at ship_6.list(1399): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1400) " "Verilog HDL assignment warning at ship_6.list(1400): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1401) " "Verilog HDL assignment warning at ship_6.list(1401): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1402) " "Verilog HDL assignment warning at ship_6.list(1402): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1403) " "Verilog HDL assignment warning at ship_6.list(1403): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1404) " "Verilog HDL assignment warning at ship_6.list(1404): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1405) " "Verilog HDL assignment warning at ship_6.list(1405): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1406) " "Verilog HDL assignment warning at ship_6.list(1406): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1407) " "Verilog HDL assignment warning at ship_6.list(1407): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1408) " "Verilog HDL assignment warning at ship_6.list(1408): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1409) " "Verilog HDL assignment warning at ship_6.list(1409): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1410) " "Verilog HDL assignment warning at ship_6.list(1410): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1411) " "Verilog HDL assignment warning at ship_6.list(1411): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1412) " "Verilog HDL assignment warning at ship_6.list(1412): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1413) " "Verilog HDL assignment warning at ship_6.list(1413): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1414) " "Verilog HDL assignment warning at ship_6.list(1414): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1415) " "Verilog HDL assignment warning at ship_6.list(1415): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1416) " "Verilog HDL assignment warning at ship_6.list(1416): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1417) " "Verilog HDL assignment warning at ship_6.list(1417): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1418) " "Verilog HDL assignment warning at ship_6.list(1418): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1419) " "Verilog HDL assignment warning at ship_6.list(1419): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1420) " "Verilog HDL assignment warning at ship_6.list(1420): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1421) " "Verilog HDL assignment warning at ship_6.list(1421): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1422) " "Verilog HDL assignment warning at ship_6.list(1422): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1423) " "Verilog HDL assignment warning at ship_6.list(1423): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1424) " "Verilog HDL assignment warning at ship_6.list(1424): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1425) " "Verilog HDL assignment warning at ship_6.list(1425): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1426) " "Verilog HDL assignment warning at ship_6.list(1426): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1427) " "Verilog HDL assignment warning at ship_6.list(1427): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1428) " "Verilog HDL assignment warning at ship_6.list(1428): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1429) " "Verilog HDL assignment warning at ship_6.list(1429): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1430) " "Verilog HDL assignment warning at ship_6.list(1430): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1431) " "Verilog HDL assignment warning at ship_6.list(1431): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1432) " "Verilog HDL assignment warning at ship_6.list(1432): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1433) " "Verilog HDL assignment warning at ship_6.list(1433): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1434) " "Verilog HDL assignment warning at ship_6.list(1434): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1435) " "Verilog HDL assignment warning at ship_6.list(1435): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1436) " "Verilog HDL assignment warning at ship_6.list(1436): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1437) " "Verilog HDL assignment warning at ship_6.list(1437): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1438) " "Verilog HDL assignment warning at ship_6.list(1438): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1439) " "Verilog HDL assignment warning at ship_6.list(1439): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1440) " "Verilog HDL assignment warning at ship_6.list(1440): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1441) " "Verilog HDL assignment warning at ship_6.list(1441): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1442) " "Verilog HDL assignment warning at ship_6.list(1442): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1443) " "Verilog HDL assignment warning at ship_6.list(1443): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1444) " "Verilog HDL assignment warning at ship_6.list(1444): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1445) " "Verilog HDL assignment warning at ship_6.list(1445): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1446) " "Verilog HDL assignment warning at ship_6.list(1446): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1447) " "Verilog HDL assignment warning at ship_6.list(1447): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1448) " "Verilog HDL assignment warning at ship_6.list(1448): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1449) " "Verilog HDL assignment warning at ship_6.list(1449): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1450) " "Verilog HDL assignment warning at ship_6.list(1450): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1451) " "Verilog HDL assignment warning at ship_6.list(1451): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1452) " "Verilog HDL assignment warning at ship_6.list(1452): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1453) " "Verilog HDL assignment warning at ship_6.list(1453): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1454) " "Verilog HDL assignment warning at ship_6.list(1454): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1455) " "Verilog HDL assignment warning at ship_6.list(1455): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1456) " "Verilog HDL assignment warning at ship_6.list(1456): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1457) " "Verilog HDL assignment warning at ship_6.list(1457): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1458) " "Verilog HDL assignment warning at ship_6.list(1458): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1459) " "Verilog HDL assignment warning at ship_6.list(1459): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1460) " "Verilog HDL assignment warning at ship_6.list(1460): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1461) " "Verilog HDL assignment warning at ship_6.list(1461): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1462) " "Verilog HDL assignment warning at ship_6.list(1462): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1463) " "Verilog HDL assignment warning at ship_6.list(1463): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1464) " "Verilog HDL assignment warning at ship_6.list(1464): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1465) " "Verilog HDL assignment warning at ship_6.list(1465): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1466) " "Verilog HDL assignment warning at ship_6.list(1466): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1467) " "Verilog HDL assignment warning at ship_6.list(1467): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1468) " "Verilog HDL assignment warning at ship_6.list(1468): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1469) " "Verilog HDL assignment warning at ship_6.list(1469): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1470) " "Verilog HDL assignment warning at ship_6.list(1470): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865285 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1471) " "Verilog HDL assignment warning at ship_6.list(1471): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1472) " "Verilog HDL assignment warning at ship_6.list(1472): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1473) " "Verilog HDL assignment warning at ship_6.list(1473): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1474) " "Verilog HDL assignment warning at ship_6.list(1474): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1475) " "Verilog HDL assignment warning at ship_6.list(1475): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1476) " "Verilog HDL assignment warning at ship_6.list(1476): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1477) " "Verilog HDL assignment warning at ship_6.list(1477): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1478) " "Verilog HDL assignment warning at ship_6.list(1478): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1479) " "Verilog HDL assignment warning at ship_6.list(1479): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1480) " "Verilog HDL assignment warning at ship_6.list(1480): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1481) " "Verilog HDL assignment warning at ship_6.list(1481): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1482) " "Verilog HDL assignment warning at ship_6.list(1482): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1483) " "Verilog HDL assignment warning at ship_6.list(1483): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1484) " "Verilog HDL assignment warning at ship_6.list(1484): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1485) " "Verilog HDL assignment warning at ship_6.list(1485): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1486) " "Verilog HDL assignment warning at ship_6.list(1486): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1487) " "Verilog HDL assignment warning at ship_6.list(1487): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1488) " "Verilog HDL assignment warning at ship_6.list(1488): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1489) " "Verilog HDL assignment warning at ship_6.list(1489): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1490) " "Verilog HDL assignment warning at ship_6.list(1490): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1491) " "Verilog HDL assignment warning at ship_6.list(1491): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1492) " "Verilog HDL assignment warning at ship_6.list(1492): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1493) " "Verilog HDL assignment warning at ship_6.list(1493): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1494) " "Verilog HDL assignment warning at ship_6.list(1494): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1495) " "Verilog HDL assignment warning at ship_6.list(1495): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1496) " "Verilog HDL assignment warning at ship_6.list(1496): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1497) " "Verilog HDL assignment warning at ship_6.list(1497): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1498) " "Verilog HDL assignment warning at ship_6.list(1498): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1499) " "Verilog HDL assignment warning at ship_6.list(1499): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1500) " "Verilog HDL assignment warning at ship_6.list(1500): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1501) " "Verilog HDL assignment warning at ship_6.list(1501): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1502) " "Verilog HDL assignment warning at ship_6.list(1502): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1503) " "Verilog HDL assignment warning at ship_6.list(1503): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1504) " "Verilog HDL assignment warning at ship_6.list(1504): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1505) " "Verilog HDL assignment warning at ship_6.list(1505): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1506) " "Verilog HDL assignment warning at ship_6.list(1506): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1507) " "Verilog HDL assignment warning at ship_6.list(1507): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1508) " "Verilog HDL assignment warning at ship_6.list(1508): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1509) " "Verilog HDL assignment warning at ship_6.list(1509): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1510) " "Verilog HDL assignment warning at ship_6.list(1510): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1511) " "Verilog HDL assignment warning at ship_6.list(1511): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1512) " "Verilog HDL assignment warning at ship_6.list(1512): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1513) " "Verilog HDL assignment warning at ship_6.list(1513): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1514) " "Verilog HDL assignment warning at ship_6.list(1514): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1515) " "Verilog HDL assignment warning at ship_6.list(1515): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1516) " "Verilog HDL assignment warning at ship_6.list(1516): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1517) " "Verilog HDL assignment warning at ship_6.list(1517): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1518) " "Verilog HDL assignment warning at ship_6.list(1518): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1519) " "Verilog HDL assignment warning at ship_6.list(1519): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1520) " "Verilog HDL assignment warning at ship_6.list(1520): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1521) " "Verilog HDL assignment warning at ship_6.list(1521): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1522) " "Verilog HDL assignment warning at ship_6.list(1522): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1523) " "Verilog HDL assignment warning at ship_6.list(1523): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1524) " "Verilog HDL assignment warning at ship_6.list(1524): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1525) " "Verilog HDL assignment warning at ship_6.list(1525): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1526) " "Verilog HDL assignment warning at ship_6.list(1526): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1527) " "Verilog HDL assignment warning at ship_6.list(1527): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1528) " "Verilog HDL assignment warning at ship_6.list(1528): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1529) " "Verilog HDL assignment warning at ship_6.list(1529): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1530) " "Verilog HDL assignment warning at ship_6.list(1530): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1531) " "Verilog HDL assignment warning at ship_6.list(1531): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1532) " "Verilog HDL assignment warning at ship_6.list(1532): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1533) " "Verilog HDL assignment warning at ship_6.list(1533): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1534) " "Verilog HDL assignment warning at ship_6.list(1534): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1535) " "Verilog HDL assignment warning at ship_6.list(1535): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1536) " "Verilog HDL assignment warning at ship_6.list(1536): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1537) " "Verilog HDL assignment warning at ship_6.list(1537): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1538) " "Verilog HDL assignment warning at ship_6.list(1538): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1539) " "Verilog HDL assignment warning at ship_6.list(1539): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1540) " "Verilog HDL assignment warning at ship_6.list(1540): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1541) " "Verilog HDL assignment warning at ship_6.list(1541): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1542) " "Verilog HDL assignment warning at ship_6.list(1542): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1543) " "Verilog HDL assignment warning at ship_6.list(1543): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1544) " "Verilog HDL assignment warning at ship_6.list(1544): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1545) " "Verilog HDL assignment warning at ship_6.list(1545): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1546) " "Verilog HDL assignment warning at ship_6.list(1546): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1547) " "Verilog HDL assignment warning at ship_6.list(1547): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1548) " "Verilog HDL assignment warning at ship_6.list(1548): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1549) " "Verilog HDL assignment warning at ship_6.list(1549): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1550) " "Verilog HDL assignment warning at ship_6.list(1550): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1551) " "Verilog HDL assignment warning at ship_6.list(1551): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1552) " "Verilog HDL assignment warning at ship_6.list(1552): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1553) " "Verilog HDL assignment warning at ship_6.list(1553): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1554) " "Verilog HDL assignment warning at ship_6.list(1554): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1555) " "Verilog HDL assignment warning at ship_6.list(1555): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1556) " "Verilog HDL assignment warning at ship_6.list(1556): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1557) " "Verilog HDL assignment warning at ship_6.list(1557): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1558) " "Verilog HDL assignment warning at ship_6.list(1558): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1559) " "Verilog HDL assignment warning at ship_6.list(1559): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1560) " "Verilog HDL assignment warning at ship_6.list(1560): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1561) " "Verilog HDL assignment warning at ship_6.list(1561): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1562) " "Verilog HDL assignment warning at ship_6.list(1562): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1563) " "Verilog HDL assignment warning at ship_6.list(1563): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1564) " "Verilog HDL assignment warning at ship_6.list(1564): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1565) " "Verilog HDL assignment warning at ship_6.list(1565): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1566) " "Verilog HDL assignment warning at ship_6.list(1566): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1567) " "Verilog HDL assignment warning at ship_6.list(1567): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1568) " "Verilog HDL assignment warning at ship_6.list(1568): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1569) " "Verilog HDL assignment warning at ship_6.list(1569): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1570) " "Verilog HDL assignment warning at ship_6.list(1570): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1571) " "Verilog HDL assignment warning at ship_6.list(1571): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1572) " "Verilog HDL assignment warning at ship_6.list(1572): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1573) " "Verilog HDL assignment warning at ship_6.list(1573): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1574) " "Verilog HDL assignment warning at ship_6.list(1574): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1575) " "Verilog HDL assignment warning at ship_6.list(1575): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1576) " "Verilog HDL assignment warning at ship_6.list(1576): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1577) " "Verilog HDL assignment warning at ship_6.list(1577): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1578) " "Verilog HDL assignment warning at ship_6.list(1578): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1579) " "Verilog HDL assignment warning at ship_6.list(1579): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1580) " "Verilog HDL assignment warning at ship_6.list(1580): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1581) " "Verilog HDL assignment warning at ship_6.list(1581): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1582) " "Verilog HDL assignment warning at ship_6.list(1582): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1583) " "Verilog HDL assignment warning at ship_6.list(1583): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1584) " "Verilog HDL assignment warning at ship_6.list(1584): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1585) " "Verilog HDL assignment warning at ship_6.list(1585): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1586) " "Verilog HDL assignment warning at ship_6.list(1586): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1587) " "Verilog HDL assignment warning at ship_6.list(1587): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1588) " "Verilog HDL assignment warning at ship_6.list(1588): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1589) " "Verilog HDL assignment warning at ship_6.list(1589): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1590) " "Verilog HDL assignment warning at ship_6.list(1590): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1591) " "Verilog HDL assignment warning at ship_6.list(1591): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1592) " "Verilog HDL assignment warning at ship_6.list(1592): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1593) " "Verilog HDL assignment warning at ship_6.list(1593): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1594) " "Verilog HDL assignment warning at ship_6.list(1594): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1595) " "Verilog HDL assignment warning at ship_6.list(1595): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1596) " "Verilog HDL assignment warning at ship_6.list(1596): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1597) " "Verilog HDL assignment warning at ship_6.list(1597): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1598) " "Verilog HDL assignment warning at ship_6.list(1598): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1599) " "Verilog HDL assignment warning at ship_6.list(1599): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1600) " "Verilog HDL assignment warning at ship_6.list(1600): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1601) " "Verilog HDL assignment warning at ship_6.list(1601): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1602) " "Verilog HDL assignment warning at ship_6.list(1602): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1603) " "Verilog HDL assignment warning at ship_6.list(1603): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1604) " "Verilog HDL assignment warning at ship_6.list(1604): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1605) " "Verilog HDL assignment warning at ship_6.list(1605): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1606) " "Verilog HDL assignment warning at ship_6.list(1606): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1607) " "Verilog HDL assignment warning at ship_6.list(1607): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1608) " "Verilog HDL assignment warning at ship_6.list(1608): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1609) " "Verilog HDL assignment warning at ship_6.list(1609): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1610) " "Verilog HDL assignment warning at ship_6.list(1610): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1611) " "Verilog HDL assignment warning at ship_6.list(1611): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1612) " "Verilog HDL assignment warning at ship_6.list(1612): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1613) " "Verilog HDL assignment warning at ship_6.list(1613): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1614) " "Verilog HDL assignment warning at ship_6.list(1614): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1615) " "Verilog HDL assignment warning at ship_6.list(1615): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1616) " "Verilog HDL assignment warning at ship_6.list(1616): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1617) " "Verilog HDL assignment warning at ship_6.list(1617): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1618) " "Verilog HDL assignment warning at ship_6.list(1618): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1619) " "Verilog HDL assignment warning at ship_6.list(1619): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1620) " "Verilog HDL assignment warning at ship_6.list(1620): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1621) " "Verilog HDL assignment warning at ship_6.list(1621): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1622) " "Verilog HDL assignment warning at ship_6.list(1622): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1623) " "Verilog HDL assignment warning at ship_6.list(1623): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1624) " "Verilog HDL assignment warning at ship_6.list(1624): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1625) " "Verilog HDL assignment warning at ship_6.list(1625): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1626) " "Verilog HDL assignment warning at ship_6.list(1626): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1627) " "Verilog HDL assignment warning at ship_6.list(1627): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1628) " "Verilog HDL assignment warning at ship_6.list(1628): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1629) " "Verilog HDL assignment warning at ship_6.list(1629): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1630) " "Verilog HDL assignment warning at ship_6.list(1630): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1631) " "Verilog HDL assignment warning at ship_6.list(1631): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1632) " "Verilog HDL assignment warning at ship_6.list(1632): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1633) " "Verilog HDL assignment warning at ship_6.list(1633): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1634) " "Verilog HDL assignment warning at ship_6.list(1634): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1635) " "Verilog HDL assignment warning at ship_6.list(1635): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865301 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1636) " "Verilog HDL assignment warning at ship_6.list(1636): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865316 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1637) " "Verilog HDL assignment warning at ship_6.list(1637): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865316 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1638) " "Verilog HDL assignment warning at ship_6.list(1638): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1639) " "Verilog HDL assignment warning at ship_6.list(1639): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1640) " "Verilog HDL assignment warning at ship_6.list(1640): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1641) " "Verilog HDL assignment warning at ship_6.list(1641): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1642) " "Verilog HDL assignment warning at ship_6.list(1642): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1643) " "Verilog HDL assignment warning at ship_6.list(1643): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1644) " "Verilog HDL assignment warning at ship_6.list(1644): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1645) " "Verilog HDL assignment warning at ship_6.list(1645): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1646) " "Verilog HDL assignment warning at ship_6.list(1646): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1647) " "Verilog HDL assignment warning at ship_6.list(1647): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1648) " "Verilog HDL assignment warning at ship_6.list(1648): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1649) " "Verilog HDL assignment warning at ship_6.list(1649): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1650) " "Verilog HDL assignment warning at ship_6.list(1650): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1651) " "Verilog HDL assignment warning at ship_6.list(1651): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1652) " "Verilog HDL assignment warning at ship_6.list(1652): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1653) " "Verilog HDL assignment warning at ship_6.list(1653): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1654) " "Verilog HDL assignment warning at ship_6.list(1654): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1655) " "Verilog HDL assignment warning at ship_6.list(1655): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1656) " "Verilog HDL assignment warning at ship_6.list(1656): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1657) " "Verilog HDL assignment warning at ship_6.list(1657): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1658) " "Verilog HDL assignment warning at ship_6.list(1658): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1659) " "Verilog HDL assignment warning at ship_6.list(1659): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1660) " "Verilog HDL assignment warning at ship_6.list(1660): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1661) " "Verilog HDL assignment warning at ship_6.list(1661): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1662) " "Verilog HDL assignment warning at ship_6.list(1662): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1663) " "Verilog HDL assignment warning at ship_6.list(1663): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1664) " "Verilog HDL assignment warning at ship_6.list(1664): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1665) " "Verilog HDL assignment warning at ship_6.list(1665): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1666) " "Verilog HDL assignment warning at ship_6.list(1666): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1667) " "Verilog HDL assignment warning at ship_6.list(1667): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1668) " "Verilog HDL assignment warning at ship_6.list(1668): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1669) " "Verilog HDL assignment warning at ship_6.list(1669): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1670) " "Verilog HDL assignment warning at ship_6.list(1670): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1671) " "Verilog HDL assignment warning at ship_6.list(1671): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1672) " "Verilog HDL assignment warning at ship_6.list(1672): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1673) " "Verilog HDL assignment warning at ship_6.list(1673): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1674) " "Verilog HDL assignment warning at ship_6.list(1674): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1675) " "Verilog HDL assignment warning at ship_6.list(1675): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1676) " "Verilog HDL assignment warning at ship_6.list(1676): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1677) " "Verilog HDL assignment warning at ship_6.list(1677): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1678) " "Verilog HDL assignment warning at ship_6.list(1678): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1679) " "Verilog HDL assignment warning at ship_6.list(1679): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1680) " "Verilog HDL assignment warning at ship_6.list(1680): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1681) " "Verilog HDL assignment warning at ship_6.list(1681): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1682) " "Verilog HDL assignment warning at ship_6.list(1682): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1683) " "Verilog HDL assignment warning at ship_6.list(1683): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1684) " "Verilog HDL assignment warning at ship_6.list(1684): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1685) " "Verilog HDL assignment warning at ship_6.list(1685): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1686) " "Verilog HDL assignment warning at ship_6.list(1686): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1687) " "Verilog HDL assignment warning at ship_6.list(1687): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1688) " "Verilog HDL assignment warning at ship_6.list(1688): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1689) " "Verilog HDL assignment warning at ship_6.list(1689): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1690) " "Verilog HDL assignment warning at ship_6.list(1690): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1691) " "Verilog HDL assignment warning at ship_6.list(1691): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1692) " "Verilog HDL assignment warning at ship_6.list(1692): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1693) " "Verilog HDL assignment warning at ship_6.list(1693): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1694) " "Verilog HDL assignment warning at ship_6.list(1694): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1695) " "Verilog HDL assignment warning at ship_6.list(1695): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1696) " "Verilog HDL assignment warning at ship_6.list(1696): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1697) " "Verilog HDL assignment warning at ship_6.list(1697): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1698) " "Verilog HDL assignment warning at ship_6.list(1698): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1699) " "Verilog HDL assignment warning at ship_6.list(1699): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1700) " "Verilog HDL assignment warning at ship_6.list(1700): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1701) " "Verilog HDL assignment warning at ship_6.list(1701): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1702) " "Verilog HDL assignment warning at ship_6.list(1702): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1703) " "Verilog HDL assignment warning at ship_6.list(1703): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1704) " "Verilog HDL assignment warning at ship_6.list(1704): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1705) " "Verilog HDL assignment warning at ship_6.list(1705): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1706) " "Verilog HDL assignment warning at ship_6.list(1706): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1707) " "Verilog HDL assignment warning at ship_6.list(1707): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1708) " "Verilog HDL assignment warning at ship_6.list(1708): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1709) " "Verilog HDL assignment warning at ship_6.list(1709): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1710) " "Verilog HDL assignment warning at ship_6.list(1710): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1711) " "Verilog HDL assignment warning at ship_6.list(1711): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1712) " "Verilog HDL assignment warning at ship_6.list(1712): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1713) " "Verilog HDL assignment warning at ship_6.list(1713): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1714) " "Verilog HDL assignment warning at ship_6.list(1714): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1715) " "Verilog HDL assignment warning at ship_6.list(1715): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1716) " "Verilog HDL assignment warning at ship_6.list(1716): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1717) " "Verilog HDL assignment warning at ship_6.list(1717): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1718) " "Verilog HDL assignment warning at ship_6.list(1718): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1719) " "Verilog HDL assignment warning at ship_6.list(1719): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1720) " "Verilog HDL assignment warning at ship_6.list(1720): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1721) " "Verilog HDL assignment warning at ship_6.list(1721): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1722) " "Verilog HDL assignment warning at ship_6.list(1722): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1723) " "Verilog HDL assignment warning at ship_6.list(1723): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1724) " "Verilog HDL assignment warning at ship_6.list(1724): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1725) " "Verilog HDL assignment warning at ship_6.list(1725): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1726) " "Verilog HDL assignment warning at ship_6.list(1726): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1727) " "Verilog HDL assignment warning at ship_6.list(1727): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1728) " "Verilog HDL assignment warning at ship_6.list(1728): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1729) " "Verilog HDL assignment warning at ship_6.list(1729): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1730) " "Verilog HDL assignment warning at ship_6.list(1730): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1731) " "Verilog HDL assignment warning at ship_6.list(1731): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1732) " "Verilog HDL assignment warning at ship_6.list(1732): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1733) " "Verilog HDL assignment warning at ship_6.list(1733): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1734) " "Verilog HDL assignment warning at ship_6.list(1734): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1735) " "Verilog HDL assignment warning at ship_6.list(1735): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1736) " "Verilog HDL assignment warning at ship_6.list(1736): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1737) " "Verilog HDL assignment warning at ship_6.list(1737): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1738) " "Verilog HDL assignment warning at ship_6.list(1738): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1739) " "Verilog HDL assignment warning at ship_6.list(1739): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1740) " "Verilog HDL assignment warning at ship_6.list(1740): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1741) " "Verilog HDL assignment warning at ship_6.list(1741): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1742) " "Verilog HDL assignment warning at ship_6.list(1742): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1743) " "Verilog HDL assignment warning at ship_6.list(1743): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1744) " "Verilog HDL assignment warning at ship_6.list(1744): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1745) " "Verilog HDL assignment warning at ship_6.list(1745): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1746) " "Verilog HDL assignment warning at ship_6.list(1746): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1747) " "Verilog HDL assignment warning at ship_6.list(1747): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1748) " "Verilog HDL assignment warning at ship_6.list(1748): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1749) " "Verilog HDL assignment warning at ship_6.list(1749): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1750) " "Verilog HDL assignment warning at ship_6.list(1750): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1751) " "Verilog HDL assignment warning at ship_6.list(1751): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1752) " "Verilog HDL assignment warning at ship_6.list(1752): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1753) " "Verilog HDL assignment warning at ship_6.list(1753): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1754) " "Verilog HDL assignment warning at ship_6.list(1754): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1755) " "Verilog HDL assignment warning at ship_6.list(1755): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1756) " "Verilog HDL assignment warning at ship_6.list(1756): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1757) " "Verilog HDL assignment warning at ship_6.list(1757): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1758) " "Verilog HDL assignment warning at ship_6.list(1758): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1759) " "Verilog HDL assignment warning at ship_6.list(1759): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1760) " "Verilog HDL assignment warning at ship_6.list(1760): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1761) " "Verilog HDL assignment warning at ship_6.list(1761): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1762) " "Verilog HDL assignment warning at ship_6.list(1762): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1763) " "Verilog HDL assignment warning at ship_6.list(1763): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1764) " "Verilog HDL assignment warning at ship_6.list(1764): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1765) " "Verilog HDL assignment warning at ship_6.list(1765): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1766) " "Verilog HDL assignment warning at ship_6.list(1766): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1767) " "Verilog HDL assignment warning at ship_6.list(1767): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1768) " "Verilog HDL assignment warning at ship_6.list(1768): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1769) " "Verilog HDL assignment warning at ship_6.list(1769): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1770) " "Verilog HDL assignment warning at ship_6.list(1770): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1771) " "Verilog HDL assignment warning at ship_6.list(1771): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1772) " "Verilog HDL assignment warning at ship_6.list(1772): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1773) " "Verilog HDL assignment warning at ship_6.list(1773): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1774) " "Verilog HDL assignment warning at ship_6.list(1774): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1775) " "Verilog HDL assignment warning at ship_6.list(1775): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1776) " "Verilog HDL assignment warning at ship_6.list(1776): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1777) " "Verilog HDL assignment warning at ship_6.list(1777): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1778) " "Verilog HDL assignment warning at ship_6.list(1778): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1779) " "Verilog HDL assignment warning at ship_6.list(1779): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1780) " "Verilog HDL assignment warning at ship_6.list(1780): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1781) " "Verilog HDL assignment warning at ship_6.list(1781): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1782) " "Verilog HDL assignment warning at ship_6.list(1782): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1783) " "Verilog HDL assignment warning at ship_6.list(1783): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1784) " "Verilog HDL assignment warning at ship_6.list(1784): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1785) " "Verilog HDL assignment warning at ship_6.list(1785): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1786) " "Verilog HDL assignment warning at ship_6.list(1786): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1787) " "Verilog HDL assignment warning at ship_6.list(1787): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1788) " "Verilog HDL assignment warning at ship_6.list(1788): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1789) " "Verilog HDL assignment warning at ship_6.list(1789): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1790) " "Verilog HDL assignment warning at ship_6.list(1790): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1791) " "Verilog HDL assignment warning at ship_6.list(1791): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1792) " "Verilog HDL assignment warning at ship_6.list(1792): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1793) " "Verilog HDL assignment warning at ship_6.list(1793): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1794) " "Verilog HDL assignment warning at ship_6.list(1794): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1795) " "Verilog HDL assignment warning at ship_6.list(1795): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1796) " "Verilog HDL assignment warning at ship_6.list(1796): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1797) " "Verilog HDL assignment warning at ship_6.list(1797): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1798) " "Verilog HDL assignment warning at ship_6.list(1798): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1799) " "Verilog HDL assignment warning at ship_6.list(1799): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1800) " "Verilog HDL assignment warning at ship_6.list(1800): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1801) " "Verilog HDL assignment warning at ship_6.list(1801): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1802) " "Verilog HDL assignment warning at ship_6.list(1802): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865317 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1803) " "Verilog HDL assignment warning at ship_6.list(1803): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1804) " "Verilog HDL assignment warning at ship_6.list(1804): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1805) " "Verilog HDL assignment warning at ship_6.list(1805): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1806) " "Verilog HDL assignment warning at ship_6.list(1806): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1807) " "Verilog HDL assignment warning at ship_6.list(1807): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1808) " "Verilog HDL assignment warning at ship_6.list(1808): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1809) " "Verilog HDL assignment warning at ship_6.list(1809): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1810) " "Verilog HDL assignment warning at ship_6.list(1810): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1811) " "Verilog HDL assignment warning at ship_6.list(1811): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1812) " "Verilog HDL assignment warning at ship_6.list(1812): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1813) " "Verilog HDL assignment warning at ship_6.list(1813): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1814) " "Verilog HDL assignment warning at ship_6.list(1814): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1815) " "Verilog HDL assignment warning at ship_6.list(1815): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1816) " "Verilog HDL assignment warning at ship_6.list(1816): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1817) " "Verilog HDL assignment warning at ship_6.list(1817): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1818) " "Verilog HDL assignment warning at ship_6.list(1818): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1819) " "Verilog HDL assignment warning at ship_6.list(1819): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1820) " "Verilog HDL assignment warning at ship_6.list(1820): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1821) " "Verilog HDL assignment warning at ship_6.list(1821): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1822) " "Verilog HDL assignment warning at ship_6.list(1822): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1823) " "Verilog HDL assignment warning at ship_6.list(1823): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1824) " "Verilog HDL assignment warning at ship_6.list(1824): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1825) " "Verilog HDL assignment warning at ship_6.list(1825): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1826) " "Verilog HDL assignment warning at ship_6.list(1826): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1827) " "Verilog HDL assignment warning at ship_6.list(1827): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1828) " "Verilog HDL assignment warning at ship_6.list(1828): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1829) " "Verilog HDL assignment warning at ship_6.list(1829): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1830) " "Verilog HDL assignment warning at ship_6.list(1830): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1831) " "Verilog HDL assignment warning at ship_6.list(1831): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1832) " "Verilog HDL assignment warning at ship_6.list(1832): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1833) " "Verilog HDL assignment warning at ship_6.list(1833): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1834) " "Verilog HDL assignment warning at ship_6.list(1834): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1835) " "Verilog HDL assignment warning at ship_6.list(1835): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1836) " "Verilog HDL assignment warning at ship_6.list(1836): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1837) " "Verilog HDL assignment warning at ship_6.list(1837): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1838) " "Verilog HDL assignment warning at ship_6.list(1838): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1839) " "Verilog HDL assignment warning at ship_6.list(1839): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1840) " "Verilog HDL assignment warning at ship_6.list(1840): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1841) " "Verilog HDL assignment warning at ship_6.list(1841): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1842) " "Verilog HDL assignment warning at ship_6.list(1842): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1843) " "Verilog HDL assignment warning at ship_6.list(1843): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1844) " "Verilog HDL assignment warning at ship_6.list(1844): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1845) " "Verilog HDL assignment warning at ship_6.list(1845): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1846) " "Verilog HDL assignment warning at ship_6.list(1846): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1847) " "Verilog HDL assignment warning at ship_6.list(1847): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1848) " "Verilog HDL assignment warning at ship_6.list(1848): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1849) " "Verilog HDL assignment warning at ship_6.list(1849): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1850) " "Verilog HDL assignment warning at ship_6.list(1850): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1851) " "Verilog HDL assignment warning at ship_6.list(1851): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1852) " "Verilog HDL assignment warning at ship_6.list(1852): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1853) " "Verilog HDL assignment warning at ship_6.list(1853): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1854) " "Verilog HDL assignment warning at ship_6.list(1854): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1855) " "Verilog HDL assignment warning at ship_6.list(1855): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1856) " "Verilog HDL assignment warning at ship_6.list(1856): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1857) " "Verilog HDL assignment warning at ship_6.list(1857): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1858) " "Verilog HDL assignment warning at ship_6.list(1858): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1859) " "Verilog HDL assignment warning at ship_6.list(1859): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1860) " "Verilog HDL assignment warning at ship_6.list(1860): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1861) " "Verilog HDL assignment warning at ship_6.list(1861): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1862) " "Verilog HDL assignment warning at ship_6.list(1862): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1863) " "Verilog HDL assignment warning at ship_6.list(1863): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1864) " "Verilog HDL assignment warning at ship_6.list(1864): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1865) " "Verilog HDL assignment warning at ship_6.list(1865): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1866) " "Verilog HDL assignment warning at ship_6.list(1866): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1867) " "Verilog HDL assignment warning at ship_6.list(1867): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1868) " "Verilog HDL assignment warning at ship_6.list(1868): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1869) " "Verilog HDL assignment warning at ship_6.list(1869): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1870) " "Verilog HDL assignment warning at ship_6.list(1870): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1871) " "Verilog HDL assignment warning at ship_6.list(1871): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1872) " "Verilog HDL assignment warning at ship_6.list(1872): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1873) " "Verilog HDL assignment warning at ship_6.list(1873): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1874) " "Verilog HDL assignment warning at ship_6.list(1874): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1875) " "Verilog HDL assignment warning at ship_6.list(1875): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1876) " "Verilog HDL assignment warning at ship_6.list(1876): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1877) " "Verilog HDL assignment warning at ship_6.list(1877): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1878) " "Verilog HDL assignment warning at ship_6.list(1878): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1879) " "Verilog HDL assignment warning at ship_6.list(1879): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1880) " "Verilog HDL assignment warning at ship_6.list(1880): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1881) " "Verilog HDL assignment warning at ship_6.list(1881): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1882) " "Verilog HDL assignment warning at ship_6.list(1882): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1883) " "Verilog HDL assignment warning at ship_6.list(1883): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1884) " "Verilog HDL assignment warning at ship_6.list(1884): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1885) " "Verilog HDL assignment warning at ship_6.list(1885): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1886) " "Verilog HDL assignment warning at ship_6.list(1886): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1887) " "Verilog HDL assignment warning at ship_6.list(1887): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1888) " "Verilog HDL assignment warning at ship_6.list(1888): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1889) " "Verilog HDL assignment warning at ship_6.list(1889): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1890) " "Verilog HDL assignment warning at ship_6.list(1890): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1891) " "Verilog HDL assignment warning at ship_6.list(1891): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1892) " "Verilog HDL assignment warning at ship_6.list(1892): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1893) " "Verilog HDL assignment warning at ship_6.list(1893): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1894) " "Verilog HDL assignment warning at ship_6.list(1894): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1895) " "Verilog HDL assignment warning at ship_6.list(1895): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1896) " "Verilog HDL assignment warning at ship_6.list(1896): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1897) " "Verilog HDL assignment warning at ship_6.list(1897): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1898) " "Verilog HDL assignment warning at ship_6.list(1898): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1899) " "Verilog HDL assignment warning at ship_6.list(1899): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1900) " "Verilog HDL assignment warning at ship_6.list(1900): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1901) " "Verilog HDL assignment warning at ship_6.list(1901): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1902) " "Verilog HDL assignment warning at ship_6.list(1902): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1903) " "Verilog HDL assignment warning at ship_6.list(1903): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1904) " "Verilog HDL assignment warning at ship_6.list(1904): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1905) " "Verilog HDL assignment warning at ship_6.list(1905): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1906) " "Verilog HDL assignment warning at ship_6.list(1906): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1907) " "Verilog HDL assignment warning at ship_6.list(1907): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1908) " "Verilog HDL assignment warning at ship_6.list(1908): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1909) " "Verilog HDL assignment warning at ship_6.list(1909): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1910) " "Verilog HDL assignment warning at ship_6.list(1910): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1911) " "Verilog HDL assignment warning at ship_6.list(1911): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1912) " "Verilog HDL assignment warning at ship_6.list(1912): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1913) " "Verilog HDL assignment warning at ship_6.list(1913): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1914) " "Verilog HDL assignment warning at ship_6.list(1914): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1915) " "Verilog HDL assignment warning at ship_6.list(1915): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1916) " "Verilog HDL assignment warning at ship_6.list(1916): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1917) " "Verilog HDL assignment warning at ship_6.list(1917): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1918) " "Verilog HDL assignment warning at ship_6.list(1918): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1919) " "Verilog HDL assignment warning at ship_6.list(1919): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1920) " "Verilog HDL assignment warning at ship_6.list(1920): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1921) " "Verilog HDL assignment warning at ship_6.list(1921): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1922) " "Verilog HDL assignment warning at ship_6.list(1922): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1923) " "Verilog HDL assignment warning at ship_6.list(1923): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1924) " "Verilog HDL assignment warning at ship_6.list(1924): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1925) " "Verilog HDL assignment warning at ship_6.list(1925): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1926) " "Verilog HDL assignment warning at ship_6.list(1926): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1927) " "Verilog HDL assignment warning at ship_6.list(1927): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1928) " "Verilog HDL assignment warning at ship_6.list(1928): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1929) " "Verilog HDL assignment warning at ship_6.list(1929): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1930) " "Verilog HDL assignment warning at ship_6.list(1930): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1931) " "Verilog HDL assignment warning at ship_6.list(1931): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1932) " "Verilog HDL assignment warning at ship_6.list(1932): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1933) " "Verilog HDL assignment warning at ship_6.list(1933): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1934) " "Verilog HDL assignment warning at ship_6.list(1934): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1935) " "Verilog HDL assignment warning at ship_6.list(1935): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1936) " "Verilog HDL assignment warning at ship_6.list(1936): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1937) " "Verilog HDL assignment warning at ship_6.list(1937): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1938) " "Verilog HDL assignment warning at ship_6.list(1938): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1939) " "Verilog HDL assignment warning at ship_6.list(1939): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1940) " "Verilog HDL assignment warning at ship_6.list(1940): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1941) " "Verilog HDL assignment warning at ship_6.list(1941): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1942) " "Verilog HDL assignment warning at ship_6.list(1942): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1943) " "Verilog HDL assignment warning at ship_6.list(1943): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1944) " "Verilog HDL assignment warning at ship_6.list(1944): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1945) " "Verilog HDL assignment warning at ship_6.list(1945): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1946) " "Verilog HDL assignment warning at ship_6.list(1946): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1947) " "Verilog HDL assignment warning at ship_6.list(1947): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1948) " "Verilog HDL assignment warning at ship_6.list(1948): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1949) " "Verilog HDL assignment warning at ship_6.list(1949): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1950) " "Verilog HDL assignment warning at ship_6.list(1950): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1951) " "Verilog HDL assignment warning at ship_6.list(1951): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1952) " "Verilog HDL assignment warning at ship_6.list(1952): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1953) " "Verilog HDL assignment warning at ship_6.list(1953): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1954) " "Verilog HDL assignment warning at ship_6.list(1954): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1955) " "Verilog HDL assignment warning at ship_6.list(1955): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1956) " "Verilog HDL assignment warning at ship_6.list(1956): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1957) " "Verilog HDL assignment warning at ship_6.list(1957): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1958) " "Verilog HDL assignment warning at ship_6.list(1958): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1959) " "Verilog HDL assignment warning at ship_6.list(1959): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1960) " "Verilog HDL assignment warning at ship_6.list(1960): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1961) " "Verilog HDL assignment warning at ship_6.list(1961): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1962) " "Verilog HDL assignment warning at ship_6.list(1962): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1963) " "Verilog HDL assignment warning at ship_6.list(1963): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865332 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1964) " "Verilog HDL assignment warning at ship_6.list(1964): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1965) " "Verilog HDL assignment warning at ship_6.list(1965): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1966) " "Verilog HDL assignment warning at ship_6.list(1966): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1967) " "Verilog HDL assignment warning at ship_6.list(1967): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1968) " "Verilog HDL assignment warning at ship_6.list(1968): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1969) " "Verilog HDL assignment warning at ship_6.list(1969): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1970) " "Verilog HDL assignment warning at ship_6.list(1970): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865348 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1971) " "Verilog HDL assignment warning at ship_6.list(1971): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1972) " "Verilog HDL assignment warning at ship_6.list(1972): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1973) " "Verilog HDL assignment warning at ship_6.list(1973): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1974) " "Verilog HDL assignment warning at ship_6.list(1974): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1975) " "Verilog HDL assignment warning at ship_6.list(1975): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1976) " "Verilog HDL assignment warning at ship_6.list(1976): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1977) " "Verilog HDL assignment warning at ship_6.list(1977): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1978) " "Verilog HDL assignment warning at ship_6.list(1978): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1979) " "Verilog HDL assignment warning at ship_6.list(1979): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1980) " "Verilog HDL assignment warning at ship_6.list(1980): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1981) " "Verilog HDL assignment warning at ship_6.list(1981): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1982) " "Verilog HDL assignment warning at ship_6.list(1982): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1983) " "Verilog HDL assignment warning at ship_6.list(1983): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1984) " "Verilog HDL assignment warning at ship_6.list(1984): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1985) " "Verilog HDL assignment warning at ship_6.list(1985): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(1986) " "Verilog HDL assignment warning at ship_6.list(1986): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1987) " "Verilog HDL assignment warning at ship_6.list(1987): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1988) " "Verilog HDL assignment warning at ship_6.list(1988): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1989) " "Verilog HDL assignment warning at ship_6.list(1989): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1990) " "Verilog HDL assignment warning at ship_6.list(1990): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1991) " "Verilog HDL assignment warning at ship_6.list(1991): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1992) " "Verilog HDL assignment warning at ship_6.list(1992): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1993) " "Verilog HDL assignment warning at ship_6.list(1993): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1994) " "Verilog HDL assignment warning at ship_6.list(1994): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1995) " "Verilog HDL assignment warning at ship_6.list(1995): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1996) " "Verilog HDL assignment warning at ship_6.list(1996): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1997) " "Verilog HDL assignment warning at ship_6.list(1997): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1998) " "Verilog HDL assignment warning at ship_6.list(1998): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(1999) " "Verilog HDL assignment warning at ship_6.list(1999): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2000) " "Verilog HDL assignment warning at ship_6.list(2000): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2001) " "Verilog HDL assignment warning at ship_6.list(2001): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2002) " "Verilog HDL assignment warning at ship_6.list(2002): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2003) " "Verilog HDL assignment warning at ship_6.list(2003): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2004) " "Verilog HDL assignment warning at ship_6.list(2004): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2005) " "Verilog HDL assignment warning at ship_6.list(2005): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2006) " "Verilog HDL assignment warning at ship_6.list(2006): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2007) " "Verilog HDL assignment warning at ship_6.list(2007): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2008) " "Verilog HDL assignment warning at ship_6.list(2008): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2009) " "Verilog HDL assignment warning at ship_6.list(2009): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2010) " "Verilog HDL assignment warning at ship_6.list(2010): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2011) " "Verilog HDL assignment warning at ship_6.list(2011): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2012) " "Verilog HDL assignment warning at ship_6.list(2012): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2013) " "Verilog HDL assignment warning at ship_6.list(2013): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2014) " "Verilog HDL assignment warning at ship_6.list(2014): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2015) " "Verilog HDL assignment warning at ship_6.list(2015): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2016) " "Verilog HDL assignment warning at ship_6.list(2016): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2017) " "Verilog HDL assignment warning at ship_6.list(2017): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2018) " "Verilog HDL assignment warning at ship_6.list(2018): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2019) " "Verilog HDL assignment warning at ship_6.list(2019): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2020) " "Verilog HDL assignment warning at ship_6.list(2020): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2021) " "Verilog HDL assignment warning at ship_6.list(2021): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2022) " "Verilog HDL assignment warning at ship_6.list(2022): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2023) " "Verilog HDL assignment warning at ship_6.list(2023): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2024) " "Verilog HDL assignment warning at ship_6.list(2024): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2025) " "Verilog HDL assignment warning at ship_6.list(2025): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2026) " "Verilog HDL assignment warning at ship_6.list(2026): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2027) " "Verilog HDL assignment warning at ship_6.list(2027): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2028) " "Verilog HDL assignment warning at ship_6.list(2028): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2029) " "Verilog HDL assignment warning at ship_6.list(2029): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2030) " "Verilog HDL assignment warning at ship_6.list(2030): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2031) " "Verilog HDL assignment warning at ship_6.list(2031): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2032) " "Verilog HDL assignment warning at ship_6.list(2032): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2033) " "Verilog HDL assignment warning at ship_6.list(2033): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2034) " "Verilog HDL assignment warning at ship_6.list(2034): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2035) " "Verilog HDL assignment warning at ship_6.list(2035): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2036) " "Verilog HDL assignment warning at ship_6.list(2036): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2037) " "Verilog HDL assignment warning at ship_6.list(2037): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2038) " "Verilog HDL assignment warning at ship_6.list(2038): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2039) " "Verilog HDL assignment warning at ship_6.list(2039): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2040) " "Verilog HDL assignment warning at ship_6.list(2040): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2041) " "Verilog HDL assignment warning at ship_6.list(2041): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2042) " "Verilog HDL assignment warning at ship_6.list(2042): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2043) " "Verilog HDL assignment warning at ship_6.list(2043): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2044) " "Verilog HDL assignment warning at ship_6.list(2044): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2045) " "Verilog HDL assignment warning at ship_6.list(2045): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2046) " "Verilog HDL assignment warning at ship_6.list(2046): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2047) " "Verilog HDL assignment warning at ship_6.list(2047): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2048) " "Verilog HDL assignment warning at ship_6.list(2048): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2049) " "Verilog HDL assignment warning at ship_6.list(2049): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2050) " "Verilog HDL assignment warning at ship_6.list(2050): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2051) " "Verilog HDL assignment warning at ship_6.list(2051): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2052) " "Verilog HDL assignment warning at ship_6.list(2052): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2053) " "Verilog HDL assignment warning at ship_6.list(2053): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2054) " "Verilog HDL assignment warning at ship_6.list(2054): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2055) " "Verilog HDL assignment warning at ship_6.list(2055): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2056) " "Verilog HDL assignment warning at ship_6.list(2056): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2057) " "Verilog HDL assignment warning at ship_6.list(2057): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2058) " "Verilog HDL assignment warning at ship_6.list(2058): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2059) " "Verilog HDL assignment warning at ship_6.list(2059): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2060) " "Verilog HDL assignment warning at ship_6.list(2060): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2061) " "Verilog HDL assignment warning at ship_6.list(2061): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2062) " "Verilog HDL assignment warning at ship_6.list(2062): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2063) " "Verilog HDL assignment warning at ship_6.list(2063): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2064) " "Verilog HDL assignment warning at ship_6.list(2064): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2065) " "Verilog HDL assignment warning at ship_6.list(2065): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2066) " "Verilog HDL assignment warning at ship_6.list(2066): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2067) " "Verilog HDL assignment warning at ship_6.list(2067): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2068) " "Verilog HDL assignment warning at ship_6.list(2068): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2069) " "Verilog HDL assignment warning at ship_6.list(2069): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2070) " "Verilog HDL assignment warning at ship_6.list(2070): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2071) " "Verilog HDL assignment warning at ship_6.list(2071): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2072) " "Verilog HDL assignment warning at ship_6.list(2072): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2073) " "Verilog HDL assignment warning at ship_6.list(2073): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2074) " "Verilog HDL assignment warning at ship_6.list(2074): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2075) " "Verilog HDL assignment warning at ship_6.list(2075): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2076) " "Verilog HDL assignment warning at ship_6.list(2076): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2077) " "Verilog HDL assignment warning at ship_6.list(2077): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2078) " "Verilog HDL assignment warning at ship_6.list(2078): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2079) " "Verilog HDL assignment warning at ship_6.list(2079): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2080) " "Verilog HDL assignment warning at ship_6.list(2080): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2081) " "Verilog HDL assignment warning at ship_6.list(2081): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2082) " "Verilog HDL assignment warning at ship_6.list(2082): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2083) " "Verilog HDL assignment warning at ship_6.list(2083): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2084) " "Verilog HDL assignment warning at ship_6.list(2084): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2085) " "Verilog HDL assignment warning at ship_6.list(2085): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2086) " "Verilog HDL assignment warning at ship_6.list(2086): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2087) " "Verilog HDL assignment warning at ship_6.list(2087): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2088) " "Verilog HDL assignment warning at ship_6.list(2088): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2089) " "Verilog HDL assignment warning at ship_6.list(2089): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2090) " "Verilog HDL assignment warning at ship_6.list(2090): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2091) " "Verilog HDL assignment warning at ship_6.list(2091): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2092) " "Verilog HDL assignment warning at ship_6.list(2092): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2093) " "Verilog HDL assignment warning at ship_6.list(2093): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2094) " "Verilog HDL assignment warning at ship_6.list(2094): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2095) " "Verilog HDL assignment warning at ship_6.list(2095): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2096) " "Verilog HDL assignment warning at ship_6.list(2096): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2097) " "Verilog HDL assignment warning at ship_6.list(2097): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2098) " "Verilog HDL assignment warning at ship_6.list(2098): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2099) " "Verilog HDL assignment warning at ship_6.list(2099): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2100) " "Verilog HDL assignment warning at ship_6.list(2100): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2101) " "Verilog HDL assignment warning at ship_6.list(2101): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2102) " "Verilog HDL assignment warning at ship_6.list(2102): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2103) " "Verilog HDL assignment warning at ship_6.list(2103): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2104) " "Verilog HDL assignment warning at ship_6.list(2104): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2105) " "Verilog HDL assignment warning at ship_6.list(2105): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2106) " "Verilog HDL assignment warning at ship_6.list(2106): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2107) " "Verilog HDL assignment warning at ship_6.list(2107): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2108) " "Verilog HDL assignment warning at ship_6.list(2108): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2109) " "Verilog HDL assignment warning at ship_6.list(2109): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2110) " "Verilog HDL assignment warning at ship_6.list(2110): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2111) " "Verilog HDL assignment warning at ship_6.list(2111): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2112) " "Verilog HDL assignment warning at ship_6.list(2112): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2113) " "Verilog HDL assignment warning at ship_6.list(2113): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2114) " "Verilog HDL assignment warning at ship_6.list(2114): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2115) " "Verilog HDL assignment warning at ship_6.list(2115): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2116) " "Verilog HDL assignment warning at ship_6.list(2116): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2117) " "Verilog HDL assignment warning at ship_6.list(2117): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2118) " "Verilog HDL assignment warning at ship_6.list(2118): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2119) " "Verilog HDL assignment warning at ship_6.list(2119): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2120) " "Verilog HDL assignment warning at ship_6.list(2120): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2121) " "Verilog HDL assignment warning at ship_6.list(2121): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2122) " "Verilog HDL assignment warning at ship_6.list(2122): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2123) " "Verilog HDL assignment warning at ship_6.list(2123): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2124) " "Verilog HDL assignment warning at ship_6.list(2124): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2125) " "Verilog HDL assignment warning at ship_6.list(2125): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2126) " "Verilog HDL assignment warning at ship_6.list(2126): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865349 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2127) " "Verilog HDL assignment warning at ship_6.list(2127): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2128) " "Verilog HDL assignment warning at ship_6.list(2128): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2129) " "Verilog HDL assignment warning at ship_6.list(2129): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2130) " "Verilog HDL assignment warning at ship_6.list(2130): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2131) " "Verilog HDL assignment warning at ship_6.list(2131): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2132) " "Verilog HDL assignment warning at ship_6.list(2132): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2133) " "Verilog HDL assignment warning at ship_6.list(2133): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2134) " "Verilog HDL assignment warning at ship_6.list(2134): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2135) " "Verilog HDL assignment warning at ship_6.list(2135): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2136) " "Verilog HDL assignment warning at ship_6.list(2136): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2137) " "Verilog HDL assignment warning at ship_6.list(2137): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2138) " "Verilog HDL assignment warning at ship_6.list(2138): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2139) " "Verilog HDL assignment warning at ship_6.list(2139): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2140) " "Verilog HDL assignment warning at ship_6.list(2140): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2141) " "Verilog HDL assignment warning at ship_6.list(2141): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2142) " "Verilog HDL assignment warning at ship_6.list(2142): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2143) " "Verilog HDL assignment warning at ship_6.list(2143): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2144) " "Verilog HDL assignment warning at ship_6.list(2144): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2145) " "Verilog HDL assignment warning at ship_6.list(2145): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2146) " "Verilog HDL assignment warning at ship_6.list(2146): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2147) " "Verilog HDL assignment warning at ship_6.list(2147): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2148) " "Verilog HDL assignment warning at ship_6.list(2148): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2149) " "Verilog HDL assignment warning at ship_6.list(2149): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2150) " "Verilog HDL assignment warning at ship_6.list(2150): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2151) " "Verilog HDL assignment warning at ship_6.list(2151): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2152) " "Verilog HDL assignment warning at ship_6.list(2152): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2153) " "Verilog HDL assignment warning at ship_6.list(2153): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2154) " "Verilog HDL assignment warning at ship_6.list(2154): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2155) " "Verilog HDL assignment warning at ship_6.list(2155): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2156) " "Verilog HDL assignment warning at ship_6.list(2156): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2157) " "Verilog HDL assignment warning at ship_6.list(2157): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2158) " "Verilog HDL assignment warning at ship_6.list(2158): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2159) " "Verilog HDL assignment warning at ship_6.list(2159): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2160) " "Verilog HDL assignment warning at ship_6.list(2160): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2161) " "Verilog HDL assignment warning at ship_6.list(2161): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2162) " "Verilog HDL assignment warning at ship_6.list(2162): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2163) " "Verilog HDL assignment warning at ship_6.list(2163): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2164) " "Verilog HDL assignment warning at ship_6.list(2164): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2165) " "Verilog HDL assignment warning at ship_6.list(2165): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2166) " "Verilog HDL assignment warning at ship_6.list(2166): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2167) " "Verilog HDL assignment warning at ship_6.list(2167): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2168) " "Verilog HDL assignment warning at ship_6.list(2168): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2169) " "Verilog HDL assignment warning at ship_6.list(2169): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2170) " "Verilog HDL assignment warning at ship_6.list(2170): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2171) " "Verilog HDL assignment warning at ship_6.list(2171): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2172) " "Verilog HDL assignment warning at ship_6.list(2172): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2173) " "Verilog HDL assignment warning at ship_6.list(2173): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2174) " "Verilog HDL assignment warning at ship_6.list(2174): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2175) " "Verilog HDL assignment warning at ship_6.list(2175): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2176) " "Verilog HDL assignment warning at ship_6.list(2176): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2177) " "Verilog HDL assignment warning at ship_6.list(2177): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2178) " "Verilog HDL assignment warning at ship_6.list(2178): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2179) " "Verilog HDL assignment warning at ship_6.list(2179): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2180) " "Verilog HDL assignment warning at ship_6.list(2180): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2181) " "Verilog HDL assignment warning at ship_6.list(2181): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2182) " "Verilog HDL assignment warning at ship_6.list(2182): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2183) " "Verilog HDL assignment warning at ship_6.list(2183): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2184) " "Verilog HDL assignment warning at ship_6.list(2184): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2185) " "Verilog HDL assignment warning at ship_6.list(2185): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2186) " "Verilog HDL assignment warning at ship_6.list(2186): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2187) " "Verilog HDL assignment warning at ship_6.list(2187): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2188) " "Verilog HDL assignment warning at ship_6.list(2188): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2189) " "Verilog HDL assignment warning at ship_6.list(2189): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2190) " "Verilog HDL assignment warning at ship_6.list(2190): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2191) " "Verilog HDL assignment warning at ship_6.list(2191): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2192) " "Verilog HDL assignment warning at ship_6.list(2192): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2193) " "Verilog HDL assignment warning at ship_6.list(2193): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2194) " "Verilog HDL assignment warning at ship_6.list(2194): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2195) " "Verilog HDL assignment warning at ship_6.list(2195): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2196) " "Verilog HDL assignment warning at ship_6.list(2196): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2197) " "Verilog HDL assignment warning at ship_6.list(2197): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2198) " "Verilog HDL assignment warning at ship_6.list(2198): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2199) " "Verilog HDL assignment warning at ship_6.list(2199): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2200) " "Verilog HDL assignment warning at ship_6.list(2200): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2201) " "Verilog HDL assignment warning at ship_6.list(2201): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2202) " "Verilog HDL assignment warning at ship_6.list(2202): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2203) " "Verilog HDL assignment warning at ship_6.list(2203): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2204) " "Verilog HDL assignment warning at ship_6.list(2204): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2205) " "Verilog HDL assignment warning at ship_6.list(2205): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2206) " "Verilog HDL assignment warning at ship_6.list(2206): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2207) " "Verilog HDL assignment warning at ship_6.list(2207): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2208) " "Verilog HDL assignment warning at ship_6.list(2208): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2209) " "Verilog HDL assignment warning at ship_6.list(2209): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2210) " "Verilog HDL assignment warning at ship_6.list(2210): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2211) " "Verilog HDL assignment warning at ship_6.list(2211): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2212) " "Verilog HDL assignment warning at ship_6.list(2212): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2213) " "Verilog HDL assignment warning at ship_6.list(2213): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2214) " "Verilog HDL assignment warning at ship_6.list(2214): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2215) " "Verilog HDL assignment warning at ship_6.list(2215): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2216) " "Verilog HDL assignment warning at ship_6.list(2216): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2217) " "Verilog HDL assignment warning at ship_6.list(2217): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2218) " "Verilog HDL assignment warning at ship_6.list(2218): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2219) " "Verilog HDL assignment warning at ship_6.list(2219): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2220) " "Verilog HDL assignment warning at ship_6.list(2220): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2221) " "Verilog HDL assignment warning at ship_6.list(2221): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2222) " "Verilog HDL assignment warning at ship_6.list(2222): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2223) " "Verilog HDL assignment warning at ship_6.list(2223): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2224) " "Verilog HDL assignment warning at ship_6.list(2224): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2225) " "Verilog HDL assignment warning at ship_6.list(2225): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2226) " "Verilog HDL assignment warning at ship_6.list(2226): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2227) " "Verilog HDL assignment warning at ship_6.list(2227): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2228) " "Verilog HDL assignment warning at ship_6.list(2228): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2229) " "Verilog HDL assignment warning at ship_6.list(2229): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2230) " "Verilog HDL assignment warning at ship_6.list(2230): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2231) " "Verilog HDL assignment warning at ship_6.list(2231): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2232) " "Verilog HDL assignment warning at ship_6.list(2232): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2233) " "Verilog HDL assignment warning at ship_6.list(2233): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2234) " "Verilog HDL assignment warning at ship_6.list(2234): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2235) " "Verilog HDL assignment warning at ship_6.list(2235): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2236) " "Verilog HDL assignment warning at ship_6.list(2236): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2237) " "Verilog HDL assignment warning at ship_6.list(2237): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2238) " "Verilog HDL assignment warning at ship_6.list(2238): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2239) " "Verilog HDL assignment warning at ship_6.list(2239): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2240) " "Verilog HDL assignment warning at ship_6.list(2240): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2241) " "Verilog HDL assignment warning at ship_6.list(2241): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2242) " "Verilog HDL assignment warning at ship_6.list(2242): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2243) " "Verilog HDL assignment warning at ship_6.list(2243): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2244) " "Verilog HDL assignment warning at ship_6.list(2244): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2245) " "Verilog HDL assignment warning at ship_6.list(2245): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2246) " "Verilog HDL assignment warning at ship_6.list(2246): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2247) " "Verilog HDL assignment warning at ship_6.list(2247): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2248) " "Verilog HDL assignment warning at ship_6.list(2248): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2249) " "Verilog HDL assignment warning at ship_6.list(2249): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2250) " "Verilog HDL assignment warning at ship_6.list(2250): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2251) " "Verilog HDL assignment warning at ship_6.list(2251): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2252) " "Verilog HDL assignment warning at ship_6.list(2252): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2253) " "Verilog HDL assignment warning at ship_6.list(2253): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2254) " "Verilog HDL assignment warning at ship_6.list(2254): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2255) " "Verilog HDL assignment warning at ship_6.list(2255): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2256) " "Verilog HDL assignment warning at ship_6.list(2256): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2257) " "Verilog HDL assignment warning at ship_6.list(2257): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2258) " "Verilog HDL assignment warning at ship_6.list(2258): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2259) " "Verilog HDL assignment warning at ship_6.list(2259): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2260) " "Verilog HDL assignment warning at ship_6.list(2260): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2261) " "Verilog HDL assignment warning at ship_6.list(2261): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2262) " "Verilog HDL assignment warning at ship_6.list(2262): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2263) " "Verilog HDL assignment warning at ship_6.list(2263): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2264) " "Verilog HDL assignment warning at ship_6.list(2264): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2265) " "Verilog HDL assignment warning at ship_6.list(2265): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2266) " "Verilog HDL assignment warning at ship_6.list(2266): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2267) " "Verilog HDL assignment warning at ship_6.list(2267): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2268) " "Verilog HDL assignment warning at ship_6.list(2268): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2269) " "Verilog HDL assignment warning at ship_6.list(2269): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2270) " "Verilog HDL assignment warning at ship_6.list(2270): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2271) " "Verilog HDL assignment warning at ship_6.list(2271): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2272) " "Verilog HDL assignment warning at ship_6.list(2272): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2273) " "Verilog HDL assignment warning at ship_6.list(2273): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2274) " "Verilog HDL assignment warning at ship_6.list(2274): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2275) " "Verilog HDL assignment warning at ship_6.list(2275): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2276) " "Verilog HDL assignment warning at ship_6.list(2276): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2277) " "Verilog HDL assignment warning at ship_6.list(2277): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2278) " "Verilog HDL assignment warning at ship_6.list(2278): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2279) " "Verilog HDL assignment warning at ship_6.list(2279): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2280) " "Verilog HDL assignment warning at ship_6.list(2280): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2281) " "Verilog HDL assignment warning at ship_6.list(2281): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2282) " "Verilog HDL assignment warning at ship_6.list(2282): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2283) " "Verilog HDL assignment warning at ship_6.list(2283): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865364 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2284) " "Verilog HDL assignment warning at ship_6.list(2284): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2285) " "Verilog HDL assignment warning at ship_6.list(2285): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2286) " "Verilog HDL assignment warning at ship_6.list(2286): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2287) " "Verilog HDL assignment warning at ship_6.list(2287): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2288) " "Verilog HDL assignment warning at ship_6.list(2288): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2289) " "Verilog HDL assignment warning at ship_6.list(2289): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2290) " "Verilog HDL assignment warning at ship_6.list(2290): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2291) " "Verilog HDL assignment warning at ship_6.list(2291): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2292) " "Verilog HDL assignment warning at ship_6.list(2292): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2293) " "Verilog HDL assignment warning at ship_6.list(2293): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2294) " "Verilog HDL assignment warning at ship_6.list(2294): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2295) " "Verilog HDL assignment warning at ship_6.list(2295): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2296) " "Verilog HDL assignment warning at ship_6.list(2296): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2297) " "Verilog HDL assignment warning at ship_6.list(2297): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2298) " "Verilog HDL assignment warning at ship_6.list(2298): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2299) " "Verilog HDL assignment warning at ship_6.list(2299): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2300) " "Verilog HDL assignment warning at ship_6.list(2300): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2301) " "Verilog HDL assignment warning at ship_6.list(2301): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2302) " "Verilog HDL assignment warning at ship_6.list(2302): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2303) " "Verilog HDL assignment warning at ship_6.list(2303): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2304) " "Verilog HDL assignment warning at ship_6.list(2304): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2305) " "Verilog HDL assignment warning at ship_6.list(2305): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2306) " "Verilog HDL assignment warning at ship_6.list(2306): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2307) " "Verilog HDL assignment warning at ship_6.list(2307): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2308) " "Verilog HDL assignment warning at ship_6.list(2308): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2309) " "Verilog HDL assignment warning at ship_6.list(2309): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2310) " "Verilog HDL assignment warning at ship_6.list(2310): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2311) " "Verilog HDL assignment warning at ship_6.list(2311): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2312) " "Verilog HDL assignment warning at ship_6.list(2312): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2313) " "Verilog HDL assignment warning at ship_6.list(2313): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2314) " "Verilog HDL assignment warning at ship_6.list(2314): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2315) " "Verilog HDL assignment warning at ship_6.list(2315): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2316) " "Verilog HDL assignment warning at ship_6.list(2316): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2317) " "Verilog HDL assignment warning at ship_6.list(2317): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2318) " "Verilog HDL assignment warning at ship_6.list(2318): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2319) " "Verilog HDL assignment warning at ship_6.list(2319): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2320) " "Verilog HDL assignment warning at ship_6.list(2320): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2321) " "Verilog HDL assignment warning at ship_6.list(2321): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2322) " "Verilog HDL assignment warning at ship_6.list(2322): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2323) " "Verilog HDL assignment warning at ship_6.list(2323): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2324) " "Verilog HDL assignment warning at ship_6.list(2324): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2325) " "Verilog HDL assignment warning at ship_6.list(2325): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2326) " "Verilog HDL assignment warning at ship_6.list(2326): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2327) " "Verilog HDL assignment warning at ship_6.list(2327): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2328) " "Verilog HDL assignment warning at ship_6.list(2328): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2329) " "Verilog HDL assignment warning at ship_6.list(2329): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2330) " "Verilog HDL assignment warning at ship_6.list(2330): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2331) " "Verilog HDL assignment warning at ship_6.list(2331): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2332) " "Verilog HDL assignment warning at ship_6.list(2332): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2333) " "Verilog HDL assignment warning at ship_6.list(2333): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2334) " "Verilog HDL assignment warning at ship_6.list(2334): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2335) " "Verilog HDL assignment warning at ship_6.list(2335): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2336) " "Verilog HDL assignment warning at ship_6.list(2336): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2337) " "Verilog HDL assignment warning at ship_6.list(2337): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2338) " "Verilog HDL assignment warning at ship_6.list(2338): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2339) " "Verilog HDL assignment warning at ship_6.list(2339): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2340) " "Verilog HDL assignment warning at ship_6.list(2340): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2341) " "Verilog HDL assignment warning at ship_6.list(2341): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2342) " "Verilog HDL assignment warning at ship_6.list(2342): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2343) " "Verilog HDL assignment warning at ship_6.list(2343): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2344) " "Verilog HDL assignment warning at ship_6.list(2344): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2345) " "Verilog HDL assignment warning at ship_6.list(2345): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2346) " "Verilog HDL assignment warning at ship_6.list(2346): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2347) " "Verilog HDL assignment warning at ship_6.list(2347): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2348) " "Verilog HDL assignment warning at ship_6.list(2348): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2349) " "Verilog HDL assignment warning at ship_6.list(2349): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2350) " "Verilog HDL assignment warning at ship_6.list(2350): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2351) " "Verilog HDL assignment warning at ship_6.list(2351): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2352) " "Verilog HDL assignment warning at ship_6.list(2352): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2353) " "Verilog HDL assignment warning at ship_6.list(2353): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2354) " "Verilog HDL assignment warning at ship_6.list(2354): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2355) " "Verilog HDL assignment warning at ship_6.list(2355): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2356) " "Verilog HDL assignment warning at ship_6.list(2356): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2357) " "Verilog HDL assignment warning at ship_6.list(2357): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2358) " "Verilog HDL assignment warning at ship_6.list(2358): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2359) " "Verilog HDL assignment warning at ship_6.list(2359): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2360) " "Verilog HDL assignment warning at ship_6.list(2360): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2361) " "Verilog HDL assignment warning at ship_6.list(2361): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2362) " "Verilog HDL assignment warning at ship_6.list(2362): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2363) " "Verilog HDL assignment warning at ship_6.list(2363): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2364) " "Verilog HDL assignment warning at ship_6.list(2364): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2365) " "Verilog HDL assignment warning at ship_6.list(2365): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2366) " "Verilog HDL assignment warning at ship_6.list(2366): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2367) " "Verilog HDL assignment warning at ship_6.list(2367): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2368) " "Verilog HDL assignment warning at ship_6.list(2368): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2369) " "Verilog HDL assignment warning at ship_6.list(2369): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2370) " "Verilog HDL assignment warning at ship_6.list(2370): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2371) " "Verilog HDL assignment warning at ship_6.list(2371): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2372) " "Verilog HDL assignment warning at ship_6.list(2372): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2373) " "Verilog HDL assignment warning at ship_6.list(2373): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2374) " "Verilog HDL assignment warning at ship_6.list(2374): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2375) " "Verilog HDL assignment warning at ship_6.list(2375): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2376) " "Verilog HDL assignment warning at ship_6.list(2376): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2377) " "Verilog HDL assignment warning at ship_6.list(2377): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2378) " "Verilog HDL assignment warning at ship_6.list(2378): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2379) " "Verilog HDL assignment warning at ship_6.list(2379): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2380) " "Verilog HDL assignment warning at ship_6.list(2380): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2381) " "Verilog HDL assignment warning at ship_6.list(2381): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2382) " "Verilog HDL assignment warning at ship_6.list(2382): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2383) " "Verilog HDL assignment warning at ship_6.list(2383): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2384) " "Verilog HDL assignment warning at ship_6.list(2384): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2385) " "Verilog HDL assignment warning at ship_6.list(2385): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2386) " "Verilog HDL assignment warning at ship_6.list(2386): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2387) " "Verilog HDL assignment warning at ship_6.list(2387): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2388) " "Verilog HDL assignment warning at ship_6.list(2388): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2389) " "Verilog HDL assignment warning at ship_6.list(2389): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2390) " "Verilog HDL assignment warning at ship_6.list(2390): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2391) " "Verilog HDL assignment warning at ship_6.list(2391): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2392) " "Verilog HDL assignment warning at ship_6.list(2392): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2393) " "Verilog HDL assignment warning at ship_6.list(2393): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2394) " "Verilog HDL assignment warning at ship_6.list(2394): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2395) " "Verilog HDL assignment warning at ship_6.list(2395): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2396) " "Verilog HDL assignment warning at ship_6.list(2396): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2397) " "Verilog HDL assignment warning at ship_6.list(2397): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2398) " "Verilog HDL assignment warning at ship_6.list(2398): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2399) " "Verilog HDL assignment warning at ship_6.list(2399): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2400) " "Verilog HDL assignment warning at ship_6.list(2400): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2401) " "Verilog HDL assignment warning at ship_6.list(2401): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2402) " "Verilog HDL assignment warning at ship_6.list(2402): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2403) " "Verilog HDL assignment warning at ship_6.list(2403): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2404) " "Verilog HDL assignment warning at ship_6.list(2404): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2405) " "Verilog HDL assignment warning at ship_6.list(2405): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2406) " "Verilog HDL assignment warning at ship_6.list(2406): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2407) " "Verilog HDL assignment warning at ship_6.list(2407): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2408) " "Verilog HDL assignment warning at ship_6.list(2408): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2409) " "Verilog HDL assignment warning at ship_6.list(2409): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2410) " "Verilog HDL assignment warning at ship_6.list(2410): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2411) " "Verilog HDL assignment warning at ship_6.list(2411): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2412) " "Verilog HDL assignment warning at ship_6.list(2412): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2413) " "Verilog HDL assignment warning at ship_6.list(2413): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2414) " "Verilog HDL assignment warning at ship_6.list(2414): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2415) " "Verilog HDL assignment warning at ship_6.list(2415): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2416) " "Verilog HDL assignment warning at ship_6.list(2416): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2417) " "Verilog HDL assignment warning at ship_6.list(2417): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2418) " "Verilog HDL assignment warning at ship_6.list(2418): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2419) " "Verilog HDL assignment warning at ship_6.list(2419): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2420) " "Verilog HDL assignment warning at ship_6.list(2420): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2421) " "Verilog HDL assignment warning at ship_6.list(2421): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2422) " "Verilog HDL assignment warning at ship_6.list(2422): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2423) " "Verilog HDL assignment warning at ship_6.list(2423): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2424) " "Verilog HDL assignment warning at ship_6.list(2424): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2425) " "Verilog HDL assignment warning at ship_6.list(2425): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2426) " "Verilog HDL assignment warning at ship_6.list(2426): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2427) " "Verilog HDL assignment warning at ship_6.list(2427): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2428) " "Verilog HDL assignment warning at ship_6.list(2428): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2429) " "Verilog HDL assignment warning at ship_6.list(2429): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2430) " "Verilog HDL assignment warning at ship_6.list(2430): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2431) " "Verilog HDL assignment warning at ship_6.list(2431): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2432) " "Verilog HDL assignment warning at ship_6.list(2432): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2433) " "Verilog HDL assignment warning at ship_6.list(2433): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2434) " "Verilog HDL assignment warning at ship_6.list(2434): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2435) " "Verilog HDL assignment warning at ship_6.list(2435): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2436) " "Verilog HDL assignment warning at ship_6.list(2436): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2437) " "Verilog HDL assignment warning at ship_6.list(2437): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2438) " "Verilog HDL assignment warning at ship_6.list(2438): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2439) " "Verilog HDL assignment warning at ship_6.list(2439): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2440) " "Verilog HDL assignment warning at ship_6.list(2440): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2441) " "Verilog HDL assignment warning at ship_6.list(2441): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865379 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2442) " "Verilog HDL assignment warning at ship_6.list(2442): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2443) " "Verilog HDL assignment warning at ship_6.list(2443): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2444) " "Verilog HDL assignment warning at ship_6.list(2444): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2445) " "Verilog HDL assignment warning at ship_6.list(2445): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2446) " "Verilog HDL assignment warning at ship_6.list(2446): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2447) " "Verilog HDL assignment warning at ship_6.list(2447): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2448) " "Verilog HDL assignment warning at ship_6.list(2448): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2449) " "Verilog HDL assignment warning at ship_6.list(2449): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2450) " "Verilog HDL assignment warning at ship_6.list(2450): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2451) " "Verilog HDL assignment warning at ship_6.list(2451): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2452) " "Verilog HDL assignment warning at ship_6.list(2452): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2453) " "Verilog HDL assignment warning at ship_6.list(2453): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2454) " "Verilog HDL assignment warning at ship_6.list(2454): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2455) " "Verilog HDL assignment warning at ship_6.list(2455): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2456) " "Verilog HDL assignment warning at ship_6.list(2456): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2457) " "Verilog HDL assignment warning at ship_6.list(2457): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2458) " "Verilog HDL assignment warning at ship_6.list(2458): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2459) " "Verilog HDL assignment warning at ship_6.list(2459): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2460) " "Verilog HDL assignment warning at ship_6.list(2460): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2461) " "Verilog HDL assignment warning at ship_6.list(2461): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2462) " "Verilog HDL assignment warning at ship_6.list(2462): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2463) " "Verilog HDL assignment warning at ship_6.list(2463): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2464) " "Verilog HDL assignment warning at ship_6.list(2464): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2465) " "Verilog HDL assignment warning at ship_6.list(2465): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2466) " "Verilog HDL assignment warning at ship_6.list(2466): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2467) " "Verilog HDL assignment warning at ship_6.list(2467): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2468) " "Verilog HDL assignment warning at ship_6.list(2468): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2469) " "Verilog HDL assignment warning at ship_6.list(2469): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2470) " "Verilog HDL assignment warning at ship_6.list(2470): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2471) " "Verilog HDL assignment warning at ship_6.list(2471): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2472) " "Verilog HDL assignment warning at ship_6.list(2472): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2473) " "Verilog HDL assignment warning at ship_6.list(2473): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2474) " "Verilog HDL assignment warning at ship_6.list(2474): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2475) " "Verilog HDL assignment warning at ship_6.list(2475): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2476) " "Verilog HDL assignment warning at ship_6.list(2476): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2477) " "Verilog HDL assignment warning at ship_6.list(2477): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2478) " "Verilog HDL assignment warning at ship_6.list(2478): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2479) " "Verilog HDL assignment warning at ship_6.list(2479): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2480) " "Verilog HDL assignment warning at ship_6.list(2480): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2481) " "Verilog HDL assignment warning at ship_6.list(2481): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2482) " "Verilog HDL assignment warning at ship_6.list(2482): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2483) " "Verilog HDL assignment warning at ship_6.list(2483): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2484) " "Verilog HDL assignment warning at ship_6.list(2484): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2485) " "Verilog HDL assignment warning at ship_6.list(2485): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2486) " "Verilog HDL assignment warning at ship_6.list(2486): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2487) " "Verilog HDL assignment warning at ship_6.list(2487): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2488) " "Verilog HDL assignment warning at ship_6.list(2488): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2489) " "Verilog HDL assignment warning at ship_6.list(2489): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2490) " "Verilog HDL assignment warning at ship_6.list(2490): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2491) " "Verilog HDL assignment warning at ship_6.list(2491): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2492) " "Verilog HDL assignment warning at ship_6.list(2492): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2493) " "Verilog HDL assignment warning at ship_6.list(2493): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2494) " "Verilog HDL assignment warning at ship_6.list(2494): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2495) " "Verilog HDL assignment warning at ship_6.list(2495): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2496) " "Verilog HDL assignment warning at ship_6.list(2496): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2497) " "Verilog HDL assignment warning at ship_6.list(2497): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2498) " "Verilog HDL assignment warning at ship_6.list(2498): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2499) " "Verilog HDL assignment warning at ship_6.list(2499): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2500) " "Verilog HDL assignment warning at ship_6.list(2500): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2501) " "Verilog HDL assignment warning at ship_6.list(2501): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2502) " "Verilog HDL assignment warning at ship_6.list(2502): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2503) " "Verilog HDL assignment warning at ship_6.list(2503): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2504) " "Verilog HDL assignment warning at ship_6.list(2504): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2505) " "Verilog HDL assignment warning at ship_6.list(2505): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2506) " "Verilog HDL assignment warning at ship_6.list(2506): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2507) " "Verilog HDL assignment warning at ship_6.list(2507): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2508) " "Verilog HDL assignment warning at ship_6.list(2508): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2509) " "Verilog HDL assignment warning at ship_6.list(2509): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2510) " "Verilog HDL assignment warning at ship_6.list(2510): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2511) " "Verilog HDL assignment warning at ship_6.list(2511): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2512) " "Verilog HDL assignment warning at ship_6.list(2512): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2513) " "Verilog HDL assignment warning at ship_6.list(2513): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2514) " "Verilog HDL assignment warning at ship_6.list(2514): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2515) " "Verilog HDL assignment warning at ship_6.list(2515): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2516) " "Verilog HDL assignment warning at ship_6.list(2516): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2517) " "Verilog HDL assignment warning at ship_6.list(2517): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2518) " "Verilog HDL assignment warning at ship_6.list(2518): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2519) " "Verilog HDL assignment warning at ship_6.list(2519): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2520) " "Verilog HDL assignment warning at ship_6.list(2520): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2521) " "Verilog HDL assignment warning at ship_6.list(2521): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2522) " "Verilog HDL assignment warning at ship_6.list(2522): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2523) " "Verilog HDL assignment warning at ship_6.list(2523): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2524) " "Verilog HDL assignment warning at ship_6.list(2524): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2525) " "Verilog HDL assignment warning at ship_6.list(2525): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2526) " "Verilog HDL assignment warning at ship_6.list(2526): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2527) " "Verilog HDL assignment warning at ship_6.list(2527): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2528) " "Verilog HDL assignment warning at ship_6.list(2528): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2529) " "Verilog HDL assignment warning at ship_6.list(2529): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2530) " "Verilog HDL assignment warning at ship_6.list(2530): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2531) " "Verilog HDL assignment warning at ship_6.list(2531): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2532) " "Verilog HDL assignment warning at ship_6.list(2532): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2533) " "Verilog HDL assignment warning at ship_6.list(2533): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2534) " "Verilog HDL assignment warning at ship_6.list(2534): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2535) " "Verilog HDL assignment warning at ship_6.list(2535): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2536) " "Verilog HDL assignment warning at ship_6.list(2536): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2537) " "Verilog HDL assignment warning at ship_6.list(2537): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2538) " "Verilog HDL assignment warning at ship_6.list(2538): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2539) " "Verilog HDL assignment warning at ship_6.list(2539): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2540) " "Verilog HDL assignment warning at ship_6.list(2540): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2541) " "Verilog HDL assignment warning at ship_6.list(2541): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2542) " "Verilog HDL assignment warning at ship_6.list(2542): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2543) " "Verilog HDL assignment warning at ship_6.list(2543): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2544) " "Verilog HDL assignment warning at ship_6.list(2544): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2545) " "Verilog HDL assignment warning at ship_6.list(2545): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2546) " "Verilog HDL assignment warning at ship_6.list(2546): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2547) " "Verilog HDL assignment warning at ship_6.list(2547): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2548) " "Verilog HDL assignment warning at ship_6.list(2548): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2549) " "Verilog HDL assignment warning at ship_6.list(2549): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2550) " "Verilog HDL assignment warning at ship_6.list(2550): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2551) " "Verilog HDL assignment warning at ship_6.list(2551): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2552) " "Verilog HDL assignment warning at ship_6.list(2552): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2553) " "Verilog HDL assignment warning at ship_6.list(2553): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2554) " "Verilog HDL assignment warning at ship_6.list(2554): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2555) " "Verilog HDL assignment warning at ship_6.list(2555): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2556) " "Verilog HDL assignment warning at ship_6.list(2556): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2557) " "Verilog HDL assignment warning at ship_6.list(2557): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2558) " "Verilog HDL assignment warning at ship_6.list(2558): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2559) " "Verilog HDL assignment warning at ship_6.list(2559): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2560) " "Verilog HDL assignment warning at ship_6.list(2560): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2561) " "Verilog HDL assignment warning at ship_6.list(2561): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2562) " "Verilog HDL assignment warning at ship_6.list(2562): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2563) " "Verilog HDL assignment warning at ship_6.list(2563): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2564) " "Verilog HDL assignment warning at ship_6.list(2564): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2565) " "Verilog HDL assignment warning at ship_6.list(2565): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2566) " "Verilog HDL assignment warning at ship_6.list(2566): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2567) " "Verilog HDL assignment warning at ship_6.list(2567): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2568) " "Verilog HDL assignment warning at ship_6.list(2568): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2569) " "Verilog HDL assignment warning at ship_6.list(2569): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2570) " "Verilog HDL assignment warning at ship_6.list(2570): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2571) " "Verilog HDL assignment warning at ship_6.list(2571): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2572) " "Verilog HDL assignment warning at ship_6.list(2572): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2573) " "Verilog HDL assignment warning at ship_6.list(2573): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2574) " "Verilog HDL assignment warning at ship_6.list(2574): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2575) " "Verilog HDL assignment warning at ship_6.list(2575): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2576) " "Verilog HDL assignment warning at ship_6.list(2576): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2577) " "Verilog HDL assignment warning at ship_6.list(2577): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2578) " "Verilog HDL assignment warning at ship_6.list(2578): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2579) " "Verilog HDL assignment warning at ship_6.list(2579): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2580) " "Verilog HDL assignment warning at ship_6.list(2580): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2581) " "Verilog HDL assignment warning at ship_6.list(2581): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2582) " "Verilog HDL assignment warning at ship_6.list(2582): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2583) " "Verilog HDL assignment warning at ship_6.list(2583): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2584) " "Verilog HDL assignment warning at ship_6.list(2584): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2585) " "Verilog HDL assignment warning at ship_6.list(2585): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2586) " "Verilog HDL assignment warning at ship_6.list(2586): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2587) " "Verilog HDL assignment warning at ship_6.list(2587): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2588) " "Verilog HDL assignment warning at ship_6.list(2588): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2589) " "Verilog HDL assignment warning at ship_6.list(2589): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2590) " "Verilog HDL assignment warning at ship_6.list(2590): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2591) " "Verilog HDL assignment warning at ship_6.list(2591): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2592) " "Verilog HDL assignment warning at ship_6.list(2592): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2593) " "Verilog HDL assignment warning at ship_6.list(2593): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2594) " "Verilog HDL assignment warning at ship_6.list(2594): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2595) " "Verilog HDL assignment warning at ship_6.list(2595): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2596) " "Verilog HDL assignment warning at ship_6.list(2596): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2597) " "Verilog HDL assignment warning at ship_6.list(2597): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2598) " "Verilog HDL assignment warning at ship_6.list(2598): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2599) " "Verilog HDL assignment warning at ship_6.list(2599): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2600) " "Verilog HDL assignment warning at ship_6.list(2600): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2601) " "Verilog HDL assignment warning at ship_6.list(2601): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2602) " "Verilog HDL assignment warning at ship_6.list(2602): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2603) " "Verilog HDL assignment warning at ship_6.list(2603): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865395 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2604) " "Verilog HDL assignment warning at ship_6.list(2604): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2605) " "Verilog HDL assignment warning at ship_6.list(2605): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2606) " "Verilog HDL assignment warning at ship_6.list(2606): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2607) " "Verilog HDL assignment warning at ship_6.list(2607): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2608) " "Verilog HDL assignment warning at ship_6.list(2608): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2609) " "Verilog HDL assignment warning at ship_6.list(2609): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2610) " "Verilog HDL assignment warning at ship_6.list(2610): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2611) " "Verilog HDL assignment warning at ship_6.list(2611): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2612) " "Verilog HDL assignment warning at ship_6.list(2612): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2613) " "Verilog HDL assignment warning at ship_6.list(2613): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2614) " "Verilog HDL assignment warning at ship_6.list(2614): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2615) " "Verilog HDL assignment warning at ship_6.list(2615): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2616) " "Verilog HDL assignment warning at ship_6.list(2616): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2617) " "Verilog HDL assignment warning at ship_6.list(2617): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2618) " "Verilog HDL assignment warning at ship_6.list(2618): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2619) " "Verilog HDL assignment warning at ship_6.list(2619): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2620) " "Verilog HDL assignment warning at ship_6.list(2620): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2621) " "Verilog HDL assignment warning at ship_6.list(2621): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2622) " "Verilog HDL assignment warning at ship_6.list(2622): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2623) " "Verilog HDL assignment warning at ship_6.list(2623): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2624) " "Verilog HDL assignment warning at ship_6.list(2624): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2625) " "Verilog HDL assignment warning at ship_6.list(2625): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2626) " "Verilog HDL assignment warning at ship_6.list(2626): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2627) " "Verilog HDL assignment warning at ship_6.list(2627): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2628) " "Verilog HDL assignment warning at ship_6.list(2628): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2629) " "Verilog HDL assignment warning at ship_6.list(2629): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2630) " "Verilog HDL assignment warning at ship_6.list(2630): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2631) " "Verilog HDL assignment warning at ship_6.list(2631): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2632) " "Verilog HDL assignment warning at ship_6.list(2632): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2633) " "Verilog HDL assignment warning at ship_6.list(2633): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2634) " "Verilog HDL assignment warning at ship_6.list(2634): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2635) " "Verilog HDL assignment warning at ship_6.list(2635): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2636) " "Verilog HDL assignment warning at ship_6.list(2636): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2637) " "Verilog HDL assignment warning at ship_6.list(2637): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2638) " "Verilog HDL assignment warning at ship_6.list(2638): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2639) " "Verilog HDL assignment warning at ship_6.list(2639): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2640) " "Verilog HDL assignment warning at ship_6.list(2640): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2641) " "Verilog HDL assignment warning at ship_6.list(2641): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2642) " "Verilog HDL assignment warning at ship_6.list(2642): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2643) " "Verilog HDL assignment warning at ship_6.list(2643): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2644) " "Verilog HDL assignment warning at ship_6.list(2644): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2645) " "Verilog HDL assignment warning at ship_6.list(2645): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2646) " "Verilog HDL assignment warning at ship_6.list(2646): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2647) " "Verilog HDL assignment warning at ship_6.list(2647): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2648) " "Verilog HDL assignment warning at ship_6.list(2648): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2649) " "Verilog HDL assignment warning at ship_6.list(2649): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2650) " "Verilog HDL assignment warning at ship_6.list(2650): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2651) " "Verilog HDL assignment warning at ship_6.list(2651): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2652) " "Verilog HDL assignment warning at ship_6.list(2652): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2653) " "Verilog HDL assignment warning at ship_6.list(2653): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2654) " "Verilog HDL assignment warning at ship_6.list(2654): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2655) " "Verilog HDL assignment warning at ship_6.list(2655): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2656) " "Verilog HDL assignment warning at ship_6.list(2656): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2657) " "Verilog HDL assignment warning at ship_6.list(2657): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2658) " "Verilog HDL assignment warning at ship_6.list(2658): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2659) " "Verilog HDL assignment warning at ship_6.list(2659): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2660) " "Verilog HDL assignment warning at ship_6.list(2660): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2661) " "Verilog HDL assignment warning at ship_6.list(2661): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865411 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2662) " "Verilog HDL assignment warning at ship_6.list(2662): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2663) " "Verilog HDL assignment warning at ship_6.list(2663): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2664) " "Verilog HDL assignment warning at ship_6.list(2664): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2665) " "Verilog HDL assignment warning at ship_6.list(2665): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2666) " "Verilog HDL assignment warning at ship_6.list(2666): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2667) " "Verilog HDL assignment warning at ship_6.list(2667): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2668) " "Verilog HDL assignment warning at ship_6.list(2668): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2669) " "Verilog HDL assignment warning at ship_6.list(2669): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2670) " "Verilog HDL assignment warning at ship_6.list(2670): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2671) " "Verilog HDL assignment warning at ship_6.list(2671): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2672) " "Verilog HDL assignment warning at ship_6.list(2672): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2673) " "Verilog HDL assignment warning at ship_6.list(2673): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2674) " "Verilog HDL assignment warning at ship_6.list(2674): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2675) " "Verilog HDL assignment warning at ship_6.list(2675): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2676) " "Verilog HDL assignment warning at ship_6.list(2676): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2677) " "Verilog HDL assignment warning at ship_6.list(2677): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2678) " "Verilog HDL assignment warning at ship_6.list(2678): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2679) " "Verilog HDL assignment warning at ship_6.list(2679): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2680) " "Verilog HDL assignment warning at ship_6.list(2680): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2681) " "Verilog HDL assignment warning at ship_6.list(2681): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2682) " "Verilog HDL assignment warning at ship_6.list(2682): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2683) " "Verilog HDL assignment warning at ship_6.list(2683): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2684) " "Verilog HDL assignment warning at ship_6.list(2684): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2685) " "Verilog HDL assignment warning at ship_6.list(2685): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2686) " "Verilog HDL assignment warning at ship_6.list(2686): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2687) " "Verilog HDL assignment warning at ship_6.list(2687): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2688) " "Verilog HDL assignment warning at ship_6.list(2688): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2689) " "Verilog HDL assignment warning at ship_6.list(2689): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2690) " "Verilog HDL assignment warning at ship_6.list(2690): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2691) " "Verilog HDL assignment warning at ship_6.list(2691): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2692) " "Verilog HDL assignment warning at ship_6.list(2692): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2693) " "Verilog HDL assignment warning at ship_6.list(2693): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2694) " "Verilog HDL assignment warning at ship_6.list(2694): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2695) " "Verilog HDL assignment warning at ship_6.list(2695): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2696) " "Verilog HDL assignment warning at ship_6.list(2696): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2697) " "Verilog HDL assignment warning at ship_6.list(2697): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2698) " "Verilog HDL assignment warning at ship_6.list(2698): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2699) " "Verilog HDL assignment warning at ship_6.list(2699): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2700) " "Verilog HDL assignment warning at ship_6.list(2700): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2701) " "Verilog HDL assignment warning at ship_6.list(2701): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2702) " "Verilog HDL assignment warning at ship_6.list(2702): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2703) " "Verilog HDL assignment warning at ship_6.list(2703): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2704) " "Verilog HDL assignment warning at ship_6.list(2704): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2705) " "Verilog HDL assignment warning at ship_6.list(2705): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2706) " "Verilog HDL assignment warning at ship_6.list(2706): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2707) " "Verilog HDL assignment warning at ship_6.list(2707): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2708) " "Verilog HDL assignment warning at ship_6.list(2708): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2709) " "Verilog HDL assignment warning at ship_6.list(2709): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2710) " "Verilog HDL assignment warning at ship_6.list(2710): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2711) " "Verilog HDL assignment warning at ship_6.list(2711): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2712) " "Verilog HDL assignment warning at ship_6.list(2712): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2713) " "Verilog HDL assignment warning at ship_6.list(2713): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2714) " "Verilog HDL assignment warning at ship_6.list(2714): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2715) " "Verilog HDL assignment warning at ship_6.list(2715): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2716) " "Verilog HDL assignment warning at ship_6.list(2716): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2717) " "Verilog HDL assignment warning at ship_6.list(2717): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2718) " "Verilog HDL assignment warning at ship_6.list(2718): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2719) " "Verilog HDL assignment warning at ship_6.list(2719): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2720) " "Verilog HDL assignment warning at ship_6.list(2720): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2721) " "Verilog HDL assignment warning at ship_6.list(2721): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2722) " "Verilog HDL assignment warning at ship_6.list(2722): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2723) " "Verilog HDL assignment warning at ship_6.list(2723): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2724) " "Verilog HDL assignment warning at ship_6.list(2724): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2725) " "Verilog HDL assignment warning at ship_6.list(2725): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2726) " "Verilog HDL assignment warning at ship_6.list(2726): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2727) " "Verilog HDL assignment warning at ship_6.list(2727): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2728) " "Verilog HDL assignment warning at ship_6.list(2728): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2729) " "Verilog HDL assignment warning at ship_6.list(2729): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2730) " "Verilog HDL assignment warning at ship_6.list(2730): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2731) " "Verilog HDL assignment warning at ship_6.list(2731): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2732) " "Verilog HDL assignment warning at ship_6.list(2732): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2733) " "Verilog HDL assignment warning at ship_6.list(2733): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2734) " "Verilog HDL assignment warning at ship_6.list(2734): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2735) " "Verilog HDL assignment warning at ship_6.list(2735): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2736) " "Verilog HDL assignment warning at ship_6.list(2736): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2737) " "Verilog HDL assignment warning at ship_6.list(2737): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2738) " "Verilog HDL assignment warning at ship_6.list(2738): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2739) " "Verilog HDL assignment warning at ship_6.list(2739): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2740) " "Verilog HDL assignment warning at ship_6.list(2740): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2741) " "Verilog HDL assignment warning at ship_6.list(2741): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2742) " "Verilog HDL assignment warning at ship_6.list(2742): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2743) " "Verilog HDL assignment warning at ship_6.list(2743): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2744) " "Verilog HDL assignment warning at ship_6.list(2744): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2745) " "Verilog HDL assignment warning at ship_6.list(2745): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2746) " "Verilog HDL assignment warning at ship_6.list(2746): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2747) " "Verilog HDL assignment warning at ship_6.list(2747): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2748) " "Verilog HDL assignment warning at ship_6.list(2748): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2749) " "Verilog HDL assignment warning at ship_6.list(2749): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2750) " "Verilog HDL assignment warning at ship_6.list(2750): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2751) " "Verilog HDL assignment warning at ship_6.list(2751): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2752) " "Verilog HDL assignment warning at ship_6.list(2752): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2753) " "Verilog HDL assignment warning at ship_6.list(2753): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2754) " "Verilog HDL assignment warning at ship_6.list(2754): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2755) " "Verilog HDL assignment warning at ship_6.list(2755): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2756) " "Verilog HDL assignment warning at ship_6.list(2756): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2757) " "Verilog HDL assignment warning at ship_6.list(2757): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2758) " "Verilog HDL assignment warning at ship_6.list(2758): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2759) " "Verilog HDL assignment warning at ship_6.list(2759): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2760) " "Verilog HDL assignment warning at ship_6.list(2760): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2761) " "Verilog HDL assignment warning at ship_6.list(2761): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2762) " "Verilog HDL assignment warning at ship_6.list(2762): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2763) " "Verilog HDL assignment warning at ship_6.list(2763): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2764) " "Verilog HDL assignment warning at ship_6.list(2764): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865417 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2765) " "Verilog HDL assignment warning at ship_6.list(2765): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2766) " "Verilog HDL assignment warning at ship_6.list(2766): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2767) " "Verilog HDL assignment warning at ship_6.list(2767): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2768) " "Verilog HDL assignment warning at ship_6.list(2768): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2769) " "Verilog HDL assignment warning at ship_6.list(2769): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2770) " "Verilog HDL assignment warning at ship_6.list(2770): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2771) " "Verilog HDL assignment warning at ship_6.list(2771): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2772) " "Verilog HDL assignment warning at ship_6.list(2772): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2773) " "Verilog HDL assignment warning at ship_6.list(2773): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2774) " "Verilog HDL assignment warning at ship_6.list(2774): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2775) " "Verilog HDL assignment warning at ship_6.list(2775): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2776) " "Verilog HDL assignment warning at ship_6.list(2776): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2777) " "Verilog HDL assignment warning at ship_6.list(2777): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2778) " "Verilog HDL assignment warning at ship_6.list(2778): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2779) " "Verilog HDL assignment warning at ship_6.list(2779): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2780) " "Verilog HDL assignment warning at ship_6.list(2780): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2781) " "Verilog HDL assignment warning at ship_6.list(2781): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2782) " "Verilog HDL assignment warning at ship_6.list(2782): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2783) " "Verilog HDL assignment warning at ship_6.list(2783): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2784) " "Verilog HDL assignment warning at ship_6.list(2784): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2785) " "Verilog HDL assignment warning at ship_6.list(2785): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2786) " "Verilog HDL assignment warning at ship_6.list(2786): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2787) " "Verilog HDL assignment warning at ship_6.list(2787): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2788) " "Verilog HDL assignment warning at ship_6.list(2788): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2789) " "Verilog HDL assignment warning at ship_6.list(2789): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2790) " "Verilog HDL assignment warning at ship_6.list(2790): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2791) " "Verilog HDL assignment warning at ship_6.list(2791): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2792) " "Verilog HDL assignment warning at ship_6.list(2792): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2793) " "Verilog HDL assignment warning at ship_6.list(2793): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2794) " "Verilog HDL assignment warning at ship_6.list(2794): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2795) " "Verilog HDL assignment warning at ship_6.list(2795): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2796) " "Verilog HDL assignment warning at ship_6.list(2796): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2797) " "Verilog HDL assignment warning at ship_6.list(2797): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2798) " "Verilog HDL assignment warning at ship_6.list(2798): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2799) " "Verilog HDL assignment warning at ship_6.list(2799): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2800) " "Verilog HDL assignment warning at ship_6.list(2800): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2801) " "Verilog HDL assignment warning at ship_6.list(2801): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2802) " "Verilog HDL assignment warning at ship_6.list(2802): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2803) " "Verilog HDL assignment warning at ship_6.list(2803): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2804) " "Verilog HDL assignment warning at ship_6.list(2804): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2805) " "Verilog HDL assignment warning at ship_6.list(2805): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2806) " "Verilog HDL assignment warning at ship_6.list(2806): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2807) " "Verilog HDL assignment warning at ship_6.list(2807): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2808) " "Verilog HDL assignment warning at ship_6.list(2808): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2809) " "Verilog HDL assignment warning at ship_6.list(2809): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2810) " "Verilog HDL assignment warning at ship_6.list(2810): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2811) " "Verilog HDL assignment warning at ship_6.list(2811): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2812) " "Verilog HDL assignment warning at ship_6.list(2812): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2813) " "Verilog HDL assignment warning at ship_6.list(2813): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2814) " "Verilog HDL assignment warning at ship_6.list(2814): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2815) " "Verilog HDL assignment warning at ship_6.list(2815): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2816) " "Verilog HDL assignment warning at ship_6.list(2816): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2817) " "Verilog HDL assignment warning at ship_6.list(2817): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2818) " "Verilog HDL assignment warning at ship_6.list(2818): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2819) " "Verilog HDL assignment warning at ship_6.list(2819): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2820) " "Verilog HDL assignment warning at ship_6.list(2820): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2821) " "Verilog HDL assignment warning at ship_6.list(2821): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2822) " "Verilog HDL assignment warning at ship_6.list(2822): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2823) " "Verilog HDL assignment warning at ship_6.list(2823): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2824) " "Verilog HDL assignment warning at ship_6.list(2824): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2825) " "Verilog HDL assignment warning at ship_6.list(2825): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2826) " "Verilog HDL assignment warning at ship_6.list(2826): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2827) " "Verilog HDL assignment warning at ship_6.list(2827): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2828) " "Verilog HDL assignment warning at ship_6.list(2828): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2829) " "Verilog HDL assignment warning at ship_6.list(2829): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2830) " "Verilog HDL assignment warning at ship_6.list(2830): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2831) " "Verilog HDL assignment warning at ship_6.list(2831): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2832) " "Verilog HDL assignment warning at ship_6.list(2832): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2833) " "Verilog HDL assignment warning at ship_6.list(2833): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2834) " "Verilog HDL assignment warning at ship_6.list(2834): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2835) " "Verilog HDL assignment warning at ship_6.list(2835): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2836) " "Verilog HDL assignment warning at ship_6.list(2836): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2837) " "Verilog HDL assignment warning at ship_6.list(2837): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2838) " "Verilog HDL assignment warning at ship_6.list(2838): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2839) " "Verilog HDL assignment warning at ship_6.list(2839): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2840) " "Verilog HDL assignment warning at ship_6.list(2840): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2841) " "Verilog HDL assignment warning at ship_6.list(2841): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2842) " "Verilog HDL assignment warning at ship_6.list(2842): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2843) " "Verilog HDL assignment warning at ship_6.list(2843): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2844) " "Verilog HDL assignment warning at ship_6.list(2844): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2845) " "Verilog HDL assignment warning at ship_6.list(2845): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2846) " "Verilog HDL assignment warning at ship_6.list(2846): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2847) " "Verilog HDL assignment warning at ship_6.list(2847): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2848) " "Verilog HDL assignment warning at ship_6.list(2848): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2849) " "Verilog HDL assignment warning at ship_6.list(2849): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2850) " "Verilog HDL assignment warning at ship_6.list(2850): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2851) " "Verilog HDL assignment warning at ship_6.list(2851): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2852) " "Verilog HDL assignment warning at ship_6.list(2852): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2853) " "Verilog HDL assignment warning at ship_6.list(2853): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2854) " "Verilog HDL assignment warning at ship_6.list(2854): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2855) " "Verilog HDL assignment warning at ship_6.list(2855): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2856) " "Verilog HDL assignment warning at ship_6.list(2856): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2857) " "Verilog HDL assignment warning at ship_6.list(2857): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2858) " "Verilog HDL assignment warning at ship_6.list(2858): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2859) " "Verilog HDL assignment warning at ship_6.list(2859): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2860) " "Verilog HDL assignment warning at ship_6.list(2860): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2861) " "Verilog HDL assignment warning at ship_6.list(2861): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2862) " "Verilog HDL assignment warning at ship_6.list(2862): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2863) " "Verilog HDL assignment warning at ship_6.list(2863): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2864) " "Verilog HDL assignment warning at ship_6.list(2864): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2865) " "Verilog HDL assignment warning at ship_6.list(2865): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2866) " "Verilog HDL assignment warning at ship_6.list(2866): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2867) " "Verilog HDL assignment warning at ship_6.list(2867): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2868) " "Verilog HDL assignment warning at ship_6.list(2868): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2869) " "Verilog HDL assignment warning at ship_6.list(2869): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2870) " "Verilog HDL assignment warning at ship_6.list(2870): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2871) " "Verilog HDL assignment warning at ship_6.list(2871): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2872) " "Verilog HDL assignment warning at ship_6.list(2872): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2873) " "Verilog HDL assignment warning at ship_6.list(2873): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2874) " "Verilog HDL assignment warning at ship_6.list(2874): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2875) " "Verilog HDL assignment warning at ship_6.list(2875): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2876) " "Verilog HDL assignment warning at ship_6.list(2876): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2877) " "Verilog HDL assignment warning at ship_6.list(2877): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2878) " "Verilog HDL assignment warning at ship_6.list(2878): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2879) " "Verilog HDL assignment warning at ship_6.list(2879): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2880) " "Verilog HDL assignment warning at ship_6.list(2880): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2881) " "Verilog HDL assignment warning at ship_6.list(2881): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2882) " "Verilog HDL assignment warning at ship_6.list(2882): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2883) " "Verilog HDL assignment warning at ship_6.list(2883): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2884) " "Verilog HDL assignment warning at ship_6.list(2884): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2885) " "Verilog HDL assignment warning at ship_6.list(2885): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2886) " "Verilog HDL assignment warning at ship_6.list(2886): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2887) " "Verilog HDL assignment warning at ship_6.list(2887): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2888) " "Verilog HDL assignment warning at ship_6.list(2888): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2889) " "Verilog HDL assignment warning at ship_6.list(2889): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2890) " "Verilog HDL assignment warning at ship_6.list(2890): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2891) " "Verilog HDL assignment warning at ship_6.list(2891): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2892) " "Verilog HDL assignment warning at ship_6.list(2892): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2893) " "Verilog HDL assignment warning at ship_6.list(2893): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2894) " "Verilog HDL assignment warning at ship_6.list(2894): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2895) " "Verilog HDL assignment warning at ship_6.list(2895): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2896) " "Verilog HDL assignment warning at ship_6.list(2896): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2897) " "Verilog HDL assignment warning at ship_6.list(2897): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2898) " "Verilog HDL assignment warning at ship_6.list(2898): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2899) " "Verilog HDL assignment warning at ship_6.list(2899): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2900) " "Verilog HDL assignment warning at ship_6.list(2900): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2901) " "Verilog HDL assignment warning at ship_6.list(2901): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2902) " "Verilog HDL assignment warning at ship_6.list(2902): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2903) " "Verilog HDL assignment warning at ship_6.list(2903): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2904) " "Verilog HDL assignment warning at ship_6.list(2904): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2905) " "Verilog HDL assignment warning at ship_6.list(2905): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2906) " "Verilog HDL assignment warning at ship_6.list(2906): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2907) " "Verilog HDL assignment warning at ship_6.list(2907): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2908) " "Verilog HDL assignment warning at ship_6.list(2908): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2909) " "Verilog HDL assignment warning at ship_6.list(2909): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2910) " "Verilog HDL assignment warning at ship_6.list(2910): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2911) " "Verilog HDL assignment warning at ship_6.list(2911): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2912) " "Verilog HDL assignment warning at ship_6.list(2912): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2913) " "Verilog HDL assignment warning at ship_6.list(2913): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2914) " "Verilog HDL assignment warning at ship_6.list(2914): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2915) " "Verilog HDL assignment warning at ship_6.list(2915): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2916) " "Verilog HDL assignment warning at ship_6.list(2916): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2917) " "Verilog HDL assignment warning at ship_6.list(2917): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2918) " "Verilog HDL assignment warning at ship_6.list(2918): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2919) " "Verilog HDL assignment warning at ship_6.list(2919): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2920) " "Verilog HDL assignment warning at ship_6.list(2920): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865427 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2921) " "Verilog HDL assignment warning at ship_6.list(2921): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2922) " "Verilog HDL assignment warning at ship_6.list(2922): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2923) " "Verilog HDL assignment warning at ship_6.list(2923): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2924) " "Verilog HDL assignment warning at ship_6.list(2924): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2925) " "Verilog HDL assignment warning at ship_6.list(2925): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2926) " "Verilog HDL assignment warning at ship_6.list(2926): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2927) " "Verilog HDL assignment warning at ship_6.list(2927): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2928) " "Verilog HDL assignment warning at ship_6.list(2928): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2929) " "Verilog HDL assignment warning at ship_6.list(2929): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2930) " "Verilog HDL assignment warning at ship_6.list(2930): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2931) " "Verilog HDL assignment warning at ship_6.list(2931): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2932) " "Verilog HDL assignment warning at ship_6.list(2932): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2933) " "Verilog HDL assignment warning at ship_6.list(2933): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2934) " "Verilog HDL assignment warning at ship_6.list(2934): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2935) " "Verilog HDL assignment warning at ship_6.list(2935): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2936) " "Verilog HDL assignment warning at ship_6.list(2936): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2937) " "Verilog HDL assignment warning at ship_6.list(2937): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2938) " "Verilog HDL assignment warning at ship_6.list(2938): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2939) " "Verilog HDL assignment warning at ship_6.list(2939): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2940) " "Verilog HDL assignment warning at ship_6.list(2940): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2941) " "Verilog HDL assignment warning at ship_6.list(2941): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2942) " "Verilog HDL assignment warning at ship_6.list(2942): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2943) " "Verilog HDL assignment warning at ship_6.list(2943): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2944) " "Verilog HDL assignment warning at ship_6.list(2944): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2945) " "Verilog HDL assignment warning at ship_6.list(2945): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2946) " "Verilog HDL assignment warning at ship_6.list(2946): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2947) " "Verilog HDL assignment warning at ship_6.list(2947): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2948) " "Verilog HDL assignment warning at ship_6.list(2948): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2949) " "Verilog HDL assignment warning at ship_6.list(2949): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2950) " "Verilog HDL assignment warning at ship_6.list(2950): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2951) " "Verilog HDL assignment warning at ship_6.list(2951): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2952) " "Verilog HDL assignment warning at ship_6.list(2952): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2953) " "Verilog HDL assignment warning at ship_6.list(2953): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2954) " "Verilog HDL assignment warning at ship_6.list(2954): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2955) " "Verilog HDL assignment warning at ship_6.list(2955): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2956) " "Verilog HDL assignment warning at ship_6.list(2956): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2957) " "Verilog HDL assignment warning at ship_6.list(2957): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2958) " "Verilog HDL assignment warning at ship_6.list(2958): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2959) " "Verilog HDL assignment warning at ship_6.list(2959): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2960) " "Verilog HDL assignment warning at ship_6.list(2960): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2961) " "Verilog HDL assignment warning at ship_6.list(2961): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2962) " "Verilog HDL assignment warning at ship_6.list(2962): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2963) " "Verilog HDL assignment warning at ship_6.list(2963): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2964) " "Verilog HDL assignment warning at ship_6.list(2964): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2965) " "Verilog HDL assignment warning at ship_6.list(2965): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2966) " "Verilog HDL assignment warning at ship_6.list(2966): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2967) " "Verilog HDL assignment warning at ship_6.list(2967): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2968) " "Verilog HDL assignment warning at ship_6.list(2968): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2969) " "Verilog HDL assignment warning at ship_6.list(2969): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2970) " "Verilog HDL assignment warning at ship_6.list(2970): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2971) " "Verilog HDL assignment warning at ship_6.list(2971): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2972) " "Verilog HDL assignment warning at ship_6.list(2972): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2973) " "Verilog HDL assignment warning at ship_6.list(2973): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2974) " "Verilog HDL assignment warning at ship_6.list(2974): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2975) " "Verilog HDL assignment warning at ship_6.list(2975): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2976) " "Verilog HDL assignment warning at ship_6.list(2976): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2977) " "Verilog HDL assignment warning at ship_6.list(2977): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2978) " "Verilog HDL assignment warning at ship_6.list(2978): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2979) " "Verilog HDL assignment warning at ship_6.list(2979): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2980) " "Verilog HDL assignment warning at ship_6.list(2980): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2981) " "Verilog HDL assignment warning at ship_6.list(2981): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2982) " "Verilog HDL assignment warning at ship_6.list(2982): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2983) " "Verilog HDL assignment warning at ship_6.list(2983): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2984) " "Verilog HDL assignment warning at ship_6.list(2984): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2985) " "Verilog HDL assignment warning at ship_6.list(2985): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(2986) " "Verilog HDL assignment warning at ship_6.list(2986): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2987) " "Verilog HDL assignment warning at ship_6.list(2987): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2988) " "Verilog HDL assignment warning at ship_6.list(2988): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2989) " "Verilog HDL assignment warning at ship_6.list(2989): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2990) " "Verilog HDL assignment warning at ship_6.list(2990): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2991) " "Verilog HDL assignment warning at ship_6.list(2991): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2992) " "Verilog HDL assignment warning at ship_6.list(2992): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2993) " "Verilog HDL assignment warning at ship_6.list(2993): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2994) " "Verilog HDL assignment warning at ship_6.list(2994): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2995) " "Verilog HDL assignment warning at ship_6.list(2995): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2996) " "Verilog HDL assignment warning at ship_6.list(2996): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2997) " "Verilog HDL assignment warning at ship_6.list(2997): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2998) " "Verilog HDL assignment warning at ship_6.list(2998): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(2999) " "Verilog HDL assignment warning at ship_6.list(2999): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 2999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3000) " "Verilog HDL assignment warning at ship_6.list(3000): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3001) " "Verilog HDL assignment warning at ship_6.list(3001): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3002) " "Verilog HDL assignment warning at ship_6.list(3002): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3003) " "Verilog HDL assignment warning at ship_6.list(3003): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3004) " "Verilog HDL assignment warning at ship_6.list(3004): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3005) " "Verilog HDL assignment warning at ship_6.list(3005): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3006) " "Verilog HDL assignment warning at ship_6.list(3006): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3007) " "Verilog HDL assignment warning at ship_6.list(3007): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3008) " "Verilog HDL assignment warning at ship_6.list(3008): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3009) " "Verilog HDL assignment warning at ship_6.list(3009): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3010) " "Verilog HDL assignment warning at ship_6.list(3010): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3011) " "Verilog HDL assignment warning at ship_6.list(3011): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3012) " "Verilog HDL assignment warning at ship_6.list(3012): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3013) " "Verilog HDL assignment warning at ship_6.list(3013): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3014) " "Verilog HDL assignment warning at ship_6.list(3014): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3015) " "Verilog HDL assignment warning at ship_6.list(3015): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3016) " "Verilog HDL assignment warning at ship_6.list(3016): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3017) " "Verilog HDL assignment warning at ship_6.list(3017): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3018) " "Verilog HDL assignment warning at ship_6.list(3018): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3019) " "Verilog HDL assignment warning at ship_6.list(3019): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3020) " "Verilog HDL assignment warning at ship_6.list(3020): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3021) " "Verilog HDL assignment warning at ship_6.list(3021): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3022) " "Verilog HDL assignment warning at ship_6.list(3022): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3023) " "Verilog HDL assignment warning at ship_6.list(3023): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3024) " "Verilog HDL assignment warning at ship_6.list(3024): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3025) " "Verilog HDL assignment warning at ship_6.list(3025): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3026) " "Verilog HDL assignment warning at ship_6.list(3026): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3027) " "Verilog HDL assignment warning at ship_6.list(3027): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3028) " "Verilog HDL assignment warning at ship_6.list(3028): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3029) " "Verilog HDL assignment warning at ship_6.list(3029): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3030) " "Verilog HDL assignment warning at ship_6.list(3030): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3031) " "Verilog HDL assignment warning at ship_6.list(3031): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3032) " "Verilog HDL assignment warning at ship_6.list(3032): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3033) " "Verilog HDL assignment warning at ship_6.list(3033): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3034) " "Verilog HDL assignment warning at ship_6.list(3034): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3035) " "Verilog HDL assignment warning at ship_6.list(3035): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3036) " "Verilog HDL assignment warning at ship_6.list(3036): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3037) " "Verilog HDL assignment warning at ship_6.list(3037): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3038) " "Verilog HDL assignment warning at ship_6.list(3038): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3039) " "Verilog HDL assignment warning at ship_6.list(3039): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3040) " "Verilog HDL assignment warning at ship_6.list(3040): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3041) " "Verilog HDL assignment warning at ship_6.list(3041): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3042) " "Verilog HDL assignment warning at ship_6.list(3042): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3043) " "Verilog HDL assignment warning at ship_6.list(3043): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3044) " "Verilog HDL assignment warning at ship_6.list(3044): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3045) " "Verilog HDL assignment warning at ship_6.list(3045): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3046) " "Verilog HDL assignment warning at ship_6.list(3046): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3047) " "Verilog HDL assignment warning at ship_6.list(3047): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3048) " "Verilog HDL assignment warning at ship_6.list(3048): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3049) " "Verilog HDL assignment warning at ship_6.list(3049): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3050) " "Verilog HDL assignment warning at ship_6.list(3050): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3051) " "Verilog HDL assignment warning at ship_6.list(3051): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3052) " "Verilog HDL assignment warning at ship_6.list(3052): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3053) " "Verilog HDL assignment warning at ship_6.list(3053): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3054) " "Verilog HDL assignment warning at ship_6.list(3054): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3055) " "Verilog HDL assignment warning at ship_6.list(3055): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3056) " "Verilog HDL assignment warning at ship_6.list(3056): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3057) " "Verilog HDL assignment warning at ship_6.list(3057): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3058) " "Verilog HDL assignment warning at ship_6.list(3058): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3059) " "Verilog HDL assignment warning at ship_6.list(3059): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3060) " "Verilog HDL assignment warning at ship_6.list(3060): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3061) " "Verilog HDL assignment warning at ship_6.list(3061): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3062) " "Verilog HDL assignment warning at ship_6.list(3062): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3063) " "Verilog HDL assignment warning at ship_6.list(3063): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3064) " "Verilog HDL assignment warning at ship_6.list(3064): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3065) " "Verilog HDL assignment warning at ship_6.list(3065): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3066) " "Verilog HDL assignment warning at ship_6.list(3066): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3067) " "Verilog HDL assignment warning at ship_6.list(3067): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3068) " "Verilog HDL assignment warning at ship_6.list(3068): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3069) " "Verilog HDL assignment warning at ship_6.list(3069): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3070) " "Verilog HDL assignment warning at ship_6.list(3070): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3071) " "Verilog HDL assignment warning at ship_6.list(3071): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3072) " "Verilog HDL assignment warning at ship_6.list(3072): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3073) " "Verilog HDL assignment warning at ship_6.list(3073): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3074) " "Verilog HDL assignment warning at ship_6.list(3074): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865442 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3075) " "Verilog HDL assignment warning at ship_6.list(3075): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3076) " "Verilog HDL assignment warning at ship_6.list(3076): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3077) " "Verilog HDL assignment warning at ship_6.list(3077): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3078) " "Verilog HDL assignment warning at ship_6.list(3078): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3079) " "Verilog HDL assignment warning at ship_6.list(3079): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3080) " "Verilog HDL assignment warning at ship_6.list(3080): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3081) " "Verilog HDL assignment warning at ship_6.list(3081): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3082) " "Verilog HDL assignment warning at ship_6.list(3082): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3083) " "Verilog HDL assignment warning at ship_6.list(3083): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3084) " "Verilog HDL assignment warning at ship_6.list(3084): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3085) " "Verilog HDL assignment warning at ship_6.list(3085): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3086) " "Verilog HDL assignment warning at ship_6.list(3086): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3087) " "Verilog HDL assignment warning at ship_6.list(3087): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3088) " "Verilog HDL assignment warning at ship_6.list(3088): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3089) " "Verilog HDL assignment warning at ship_6.list(3089): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3090) " "Verilog HDL assignment warning at ship_6.list(3090): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3091) " "Verilog HDL assignment warning at ship_6.list(3091): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3092) " "Verilog HDL assignment warning at ship_6.list(3092): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3093) " "Verilog HDL assignment warning at ship_6.list(3093): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3094) " "Verilog HDL assignment warning at ship_6.list(3094): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3095) " "Verilog HDL assignment warning at ship_6.list(3095): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3096) " "Verilog HDL assignment warning at ship_6.list(3096): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3097) " "Verilog HDL assignment warning at ship_6.list(3097): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3098) " "Verilog HDL assignment warning at ship_6.list(3098): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3099) " "Verilog HDL assignment warning at ship_6.list(3099): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3100) " "Verilog HDL assignment warning at ship_6.list(3100): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3101) " "Verilog HDL assignment warning at ship_6.list(3101): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3102) " "Verilog HDL assignment warning at ship_6.list(3102): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3103) " "Verilog HDL assignment warning at ship_6.list(3103): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3104) " "Verilog HDL assignment warning at ship_6.list(3104): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3105) " "Verilog HDL assignment warning at ship_6.list(3105): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3106) " "Verilog HDL assignment warning at ship_6.list(3106): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3107) " "Verilog HDL assignment warning at ship_6.list(3107): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3108) " "Verilog HDL assignment warning at ship_6.list(3108): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3109) " "Verilog HDL assignment warning at ship_6.list(3109): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3110) " "Verilog HDL assignment warning at ship_6.list(3110): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3111) " "Verilog HDL assignment warning at ship_6.list(3111): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3112) " "Verilog HDL assignment warning at ship_6.list(3112): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3113) " "Verilog HDL assignment warning at ship_6.list(3113): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3114) " "Verilog HDL assignment warning at ship_6.list(3114): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3115) " "Verilog HDL assignment warning at ship_6.list(3115): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3116) " "Verilog HDL assignment warning at ship_6.list(3116): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3117) " "Verilog HDL assignment warning at ship_6.list(3117): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3118) " "Verilog HDL assignment warning at ship_6.list(3118): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3119) " "Verilog HDL assignment warning at ship_6.list(3119): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3120) " "Verilog HDL assignment warning at ship_6.list(3120): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3121) " "Verilog HDL assignment warning at ship_6.list(3121): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3122) " "Verilog HDL assignment warning at ship_6.list(3122): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3123) " "Verilog HDL assignment warning at ship_6.list(3123): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3124) " "Verilog HDL assignment warning at ship_6.list(3124): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3125) " "Verilog HDL assignment warning at ship_6.list(3125): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3126) " "Verilog HDL assignment warning at ship_6.list(3126): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3127) " "Verilog HDL assignment warning at ship_6.list(3127): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3128) " "Verilog HDL assignment warning at ship_6.list(3128): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3129) " "Verilog HDL assignment warning at ship_6.list(3129): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3130) " "Verilog HDL assignment warning at ship_6.list(3130): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3131) " "Verilog HDL assignment warning at ship_6.list(3131): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3132) " "Verilog HDL assignment warning at ship_6.list(3132): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3133) " "Verilog HDL assignment warning at ship_6.list(3133): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3134) " "Verilog HDL assignment warning at ship_6.list(3134): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3135) " "Verilog HDL assignment warning at ship_6.list(3135): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3136) " "Verilog HDL assignment warning at ship_6.list(3136): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3137) " "Verilog HDL assignment warning at ship_6.list(3137): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3138) " "Verilog HDL assignment warning at ship_6.list(3138): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3139) " "Verilog HDL assignment warning at ship_6.list(3139): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3140) " "Verilog HDL assignment warning at ship_6.list(3140): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3141) " "Verilog HDL assignment warning at ship_6.list(3141): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3142) " "Verilog HDL assignment warning at ship_6.list(3142): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3143) " "Verilog HDL assignment warning at ship_6.list(3143): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3144) " "Verilog HDL assignment warning at ship_6.list(3144): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3145) " "Verilog HDL assignment warning at ship_6.list(3145): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3146) " "Verilog HDL assignment warning at ship_6.list(3146): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3147) " "Verilog HDL assignment warning at ship_6.list(3147): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3148) " "Verilog HDL assignment warning at ship_6.list(3148): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3149) " "Verilog HDL assignment warning at ship_6.list(3149): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3150) " "Verilog HDL assignment warning at ship_6.list(3150): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3151) " "Verilog HDL assignment warning at ship_6.list(3151): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3152) " "Verilog HDL assignment warning at ship_6.list(3152): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3153) " "Verilog HDL assignment warning at ship_6.list(3153): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3154) " "Verilog HDL assignment warning at ship_6.list(3154): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3155) " "Verilog HDL assignment warning at ship_6.list(3155): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3156) " "Verilog HDL assignment warning at ship_6.list(3156): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3157) " "Verilog HDL assignment warning at ship_6.list(3157): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3158) " "Verilog HDL assignment warning at ship_6.list(3158): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3159) " "Verilog HDL assignment warning at ship_6.list(3159): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3160) " "Verilog HDL assignment warning at ship_6.list(3160): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3161) " "Verilog HDL assignment warning at ship_6.list(3161): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3162) " "Verilog HDL assignment warning at ship_6.list(3162): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3163) " "Verilog HDL assignment warning at ship_6.list(3163): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3164) " "Verilog HDL assignment warning at ship_6.list(3164): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3165) " "Verilog HDL assignment warning at ship_6.list(3165): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3166) " "Verilog HDL assignment warning at ship_6.list(3166): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3167) " "Verilog HDL assignment warning at ship_6.list(3167): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3168) " "Verilog HDL assignment warning at ship_6.list(3168): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3169) " "Verilog HDL assignment warning at ship_6.list(3169): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3170) " "Verilog HDL assignment warning at ship_6.list(3170): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3171) " "Verilog HDL assignment warning at ship_6.list(3171): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3172) " "Verilog HDL assignment warning at ship_6.list(3172): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3173) " "Verilog HDL assignment warning at ship_6.list(3173): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3174) " "Verilog HDL assignment warning at ship_6.list(3174): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3175) " "Verilog HDL assignment warning at ship_6.list(3175): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3176) " "Verilog HDL assignment warning at ship_6.list(3176): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3177) " "Verilog HDL assignment warning at ship_6.list(3177): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3178) " "Verilog HDL assignment warning at ship_6.list(3178): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3179) " "Verilog HDL assignment warning at ship_6.list(3179): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3180) " "Verilog HDL assignment warning at ship_6.list(3180): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3181) " "Verilog HDL assignment warning at ship_6.list(3181): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3182) " "Verilog HDL assignment warning at ship_6.list(3182): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3183) " "Verilog HDL assignment warning at ship_6.list(3183): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3184) " "Verilog HDL assignment warning at ship_6.list(3184): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3185) " "Verilog HDL assignment warning at ship_6.list(3185): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3186) " "Verilog HDL assignment warning at ship_6.list(3186): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3187) " "Verilog HDL assignment warning at ship_6.list(3187): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3188) " "Verilog HDL assignment warning at ship_6.list(3188): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3189) " "Verilog HDL assignment warning at ship_6.list(3189): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3190) " "Verilog HDL assignment warning at ship_6.list(3190): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3191) " "Verilog HDL assignment warning at ship_6.list(3191): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3192) " "Verilog HDL assignment warning at ship_6.list(3192): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3193) " "Verilog HDL assignment warning at ship_6.list(3193): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3194) " "Verilog HDL assignment warning at ship_6.list(3194): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3195) " "Verilog HDL assignment warning at ship_6.list(3195): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3196) " "Verilog HDL assignment warning at ship_6.list(3196): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3197) " "Verilog HDL assignment warning at ship_6.list(3197): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3198) " "Verilog HDL assignment warning at ship_6.list(3198): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3199) " "Verilog HDL assignment warning at ship_6.list(3199): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3200) " "Verilog HDL assignment warning at ship_6.list(3200): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3201) " "Verilog HDL assignment warning at ship_6.list(3201): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3202) " "Verilog HDL assignment warning at ship_6.list(3202): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3203) " "Verilog HDL assignment warning at ship_6.list(3203): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3204) " "Verilog HDL assignment warning at ship_6.list(3204): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3205) " "Verilog HDL assignment warning at ship_6.list(3205): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3206) " "Verilog HDL assignment warning at ship_6.list(3206): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3207) " "Verilog HDL assignment warning at ship_6.list(3207): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3208) " "Verilog HDL assignment warning at ship_6.list(3208): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3209) " "Verilog HDL assignment warning at ship_6.list(3209): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3210) " "Verilog HDL assignment warning at ship_6.list(3210): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3211) " "Verilog HDL assignment warning at ship_6.list(3211): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3212) " "Verilog HDL assignment warning at ship_6.list(3212): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3213) " "Verilog HDL assignment warning at ship_6.list(3213): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3214) " "Verilog HDL assignment warning at ship_6.list(3214): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3215) " "Verilog HDL assignment warning at ship_6.list(3215): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3216) " "Verilog HDL assignment warning at ship_6.list(3216): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3217) " "Verilog HDL assignment warning at ship_6.list(3217): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3218) " "Verilog HDL assignment warning at ship_6.list(3218): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3219) " "Verilog HDL assignment warning at ship_6.list(3219): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3220) " "Verilog HDL assignment warning at ship_6.list(3220): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3221) " "Verilog HDL assignment warning at ship_6.list(3221): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3222) " "Verilog HDL assignment warning at ship_6.list(3222): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3223) " "Verilog HDL assignment warning at ship_6.list(3223): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3224) " "Verilog HDL assignment warning at ship_6.list(3224): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3225) " "Verilog HDL assignment warning at ship_6.list(3225): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3226) " "Verilog HDL assignment warning at ship_6.list(3226): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3227) " "Verilog HDL assignment warning at ship_6.list(3227): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865458 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3228) " "Verilog HDL assignment warning at ship_6.list(3228): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3229) " "Verilog HDL assignment warning at ship_6.list(3229): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3230) " "Verilog HDL assignment warning at ship_6.list(3230): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3231) " "Verilog HDL assignment warning at ship_6.list(3231): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3232) " "Verilog HDL assignment warning at ship_6.list(3232): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3233) " "Verilog HDL assignment warning at ship_6.list(3233): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3234) " "Verilog HDL assignment warning at ship_6.list(3234): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3235) " "Verilog HDL assignment warning at ship_6.list(3235): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3236) " "Verilog HDL assignment warning at ship_6.list(3236): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3237) " "Verilog HDL assignment warning at ship_6.list(3237): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3238) " "Verilog HDL assignment warning at ship_6.list(3238): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3239) " "Verilog HDL assignment warning at ship_6.list(3239): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3240) " "Verilog HDL assignment warning at ship_6.list(3240): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3241) " "Verilog HDL assignment warning at ship_6.list(3241): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3242) " "Verilog HDL assignment warning at ship_6.list(3242): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3243) " "Verilog HDL assignment warning at ship_6.list(3243): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3244) " "Verilog HDL assignment warning at ship_6.list(3244): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3245) " "Verilog HDL assignment warning at ship_6.list(3245): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3246) " "Verilog HDL assignment warning at ship_6.list(3246): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3247) " "Verilog HDL assignment warning at ship_6.list(3247): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3248) " "Verilog HDL assignment warning at ship_6.list(3248): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3249) " "Verilog HDL assignment warning at ship_6.list(3249): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3250) " "Verilog HDL assignment warning at ship_6.list(3250): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3251) " "Verilog HDL assignment warning at ship_6.list(3251): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3252) " "Verilog HDL assignment warning at ship_6.list(3252): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3253) " "Verilog HDL assignment warning at ship_6.list(3253): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3254) " "Verilog HDL assignment warning at ship_6.list(3254): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3255) " "Verilog HDL assignment warning at ship_6.list(3255): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3256) " "Verilog HDL assignment warning at ship_6.list(3256): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3257) " "Verilog HDL assignment warning at ship_6.list(3257): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3258) " "Verilog HDL assignment warning at ship_6.list(3258): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3259) " "Verilog HDL assignment warning at ship_6.list(3259): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3260) " "Verilog HDL assignment warning at ship_6.list(3260): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3261) " "Verilog HDL assignment warning at ship_6.list(3261): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3262) " "Verilog HDL assignment warning at ship_6.list(3262): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3263) " "Verilog HDL assignment warning at ship_6.list(3263): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3264) " "Verilog HDL assignment warning at ship_6.list(3264): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3265) " "Verilog HDL assignment warning at ship_6.list(3265): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3266) " "Verilog HDL assignment warning at ship_6.list(3266): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3267) " "Verilog HDL assignment warning at ship_6.list(3267): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3268) " "Verilog HDL assignment warning at ship_6.list(3268): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3269) " "Verilog HDL assignment warning at ship_6.list(3269): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3270) " "Verilog HDL assignment warning at ship_6.list(3270): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3271) " "Verilog HDL assignment warning at ship_6.list(3271): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3272) " "Verilog HDL assignment warning at ship_6.list(3272): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3273) " "Verilog HDL assignment warning at ship_6.list(3273): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3274) " "Verilog HDL assignment warning at ship_6.list(3274): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3275) " "Verilog HDL assignment warning at ship_6.list(3275): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3276) " "Verilog HDL assignment warning at ship_6.list(3276): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3277) " "Verilog HDL assignment warning at ship_6.list(3277): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3278) " "Verilog HDL assignment warning at ship_6.list(3278): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3279) " "Verilog HDL assignment warning at ship_6.list(3279): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3280) " "Verilog HDL assignment warning at ship_6.list(3280): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3281) " "Verilog HDL assignment warning at ship_6.list(3281): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3282) " "Verilog HDL assignment warning at ship_6.list(3282): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3283) " "Verilog HDL assignment warning at ship_6.list(3283): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3284) " "Verilog HDL assignment warning at ship_6.list(3284): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3285) " "Verilog HDL assignment warning at ship_6.list(3285): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3286) " "Verilog HDL assignment warning at ship_6.list(3286): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3287) " "Verilog HDL assignment warning at ship_6.list(3287): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3288) " "Verilog HDL assignment warning at ship_6.list(3288): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3289) " "Verilog HDL assignment warning at ship_6.list(3289): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3290) " "Verilog HDL assignment warning at ship_6.list(3290): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3291) " "Verilog HDL assignment warning at ship_6.list(3291): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3292) " "Verilog HDL assignment warning at ship_6.list(3292): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3293) " "Verilog HDL assignment warning at ship_6.list(3293): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3294) " "Verilog HDL assignment warning at ship_6.list(3294): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3295) " "Verilog HDL assignment warning at ship_6.list(3295): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3296) " "Verilog HDL assignment warning at ship_6.list(3296): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3297) " "Verilog HDL assignment warning at ship_6.list(3297): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3298) " "Verilog HDL assignment warning at ship_6.list(3298): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3299) " "Verilog HDL assignment warning at ship_6.list(3299): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3300) " "Verilog HDL assignment warning at ship_6.list(3300): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3301) " "Verilog HDL assignment warning at ship_6.list(3301): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3302) " "Verilog HDL assignment warning at ship_6.list(3302): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3303) " "Verilog HDL assignment warning at ship_6.list(3303): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3304) " "Verilog HDL assignment warning at ship_6.list(3304): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3305) " "Verilog HDL assignment warning at ship_6.list(3305): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3306) " "Verilog HDL assignment warning at ship_6.list(3306): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3307) " "Verilog HDL assignment warning at ship_6.list(3307): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3308) " "Verilog HDL assignment warning at ship_6.list(3308): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3309) " "Verilog HDL assignment warning at ship_6.list(3309): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3310) " "Verilog HDL assignment warning at ship_6.list(3310): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3311) " "Verilog HDL assignment warning at ship_6.list(3311): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3312) " "Verilog HDL assignment warning at ship_6.list(3312): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3313) " "Verilog HDL assignment warning at ship_6.list(3313): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3314) " "Verilog HDL assignment warning at ship_6.list(3314): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3315) " "Verilog HDL assignment warning at ship_6.list(3315): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3316) " "Verilog HDL assignment warning at ship_6.list(3316): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3317) " "Verilog HDL assignment warning at ship_6.list(3317): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3318) " "Verilog HDL assignment warning at ship_6.list(3318): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3319) " "Verilog HDL assignment warning at ship_6.list(3319): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3320) " "Verilog HDL assignment warning at ship_6.list(3320): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3321) " "Verilog HDL assignment warning at ship_6.list(3321): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3322) " "Verilog HDL assignment warning at ship_6.list(3322): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3323) " "Verilog HDL assignment warning at ship_6.list(3323): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3324) " "Verilog HDL assignment warning at ship_6.list(3324): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3325) " "Verilog HDL assignment warning at ship_6.list(3325): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3326) " "Verilog HDL assignment warning at ship_6.list(3326): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3327) " "Verilog HDL assignment warning at ship_6.list(3327): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3328) " "Verilog HDL assignment warning at ship_6.list(3328): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3329) " "Verilog HDL assignment warning at ship_6.list(3329): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3330) " "Verilog HDL assignment warning at ship_6.list(3330): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3331) " "Verilog HDL assignment warning at ship_6.list(3331): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3332) " "Verilog HDL assignment warning at ship_6.list(3332): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3333) " "Verilog HDL assignment warning at ship_6.list(3333): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3334) " "Verilog HDL assignment warning at ship_6.list(3334): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3335) " "Verilog HDL assignment warning at ship_6.list(3335): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3336) " "Verilog HDL assignment warning at ship_6.list(3336): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3337) " "Verilog HDL assignment warning at ship_6.list(3337): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3338) " "Verilog HDL assignment warning at ship_6.list(3338): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3339) " "Verilog HDL assignment warning at ship_6.list(3339): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3340) " "Verilog HDL assignment warning at ship_6.list(3340): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3341) " "Verilog HDL assignment warning at ship_6.list(3341): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ship_6.list(3342) " "Verilog HDL assignment warning at ship_6.list(3342): truncated value with size 8 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3343) " "Verilog HDL assignment warning at ship_6.list(3343): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3344) " "Verilog HDL assignment warning at ship_6.list(3344): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3345) " "Verilog HDL assignment warning at ship_6.list(3345): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3346) " "Verilog HDL assignment warning at ship_6.list(3346): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3347) " "Verilog HDL assignment warning at ship_6.list(3347): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3348) " "Verilog HDL assignment warning at ship_6.list(3348): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3349) " "Verilog HDL assignment warning at ship_6.list(3349): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3350) " "Verilog HDL assignment warning at ship_6.list(3350): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3351) " "Verilog HDL assignment warning at ship_6.list(3351): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3352) " "Verilog HDL assignment warning at ship_6.list(3352): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3353) " "Verilog HDL assignment warning at ship_6.list(3353): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3354) " "Verilog HDL assignment warning at ship_6.list(3354): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3355) " "Verilog HDL assignment warning at ship_6.list(3355): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3356) " "Verilog HDL assignment warning at ship_6.list(3356): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3357) " "Verilog HDL assignment warning at ship_6.list(3357): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3358) " "Verilog HDL assignment warning at ship_6.list(3358): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3359) " "Verilog HDL assignment warning at ship_6.list(3359): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3360) " "Verilog HDL assignment warning at ship_6.list(3360): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3361) " "Verilog HDL assignment warning at ship_6.list(3361): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3362) " "Verilog HDL assignment warning at ship_6.list(3362): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3363) " "Verilog HDL assignment warning at ship_6.list(3363): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3364) " "Verilog HDL assignment warning at ship_6.list(3364): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3365) " "Verilog HDL assignment warning at ship_6.list(3365): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3366) " "Verilog HDL assignment warning at ship_6.list(3366): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3367) " "Verilog HDL assignment warning at ship_6.list(3367): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3368) " "Verilog HDL assignment warning at ship_6.list(3368): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3369) " "Verilog HDL assignment warning at ship_6.list(3369): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3370) " "Verilog HDL assignment warning at ship_6.list(3370): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3371) " "Verilog HDL assignment warning at ship_6.list(3371): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3372) " "Verilog HDL assignment warning at ship_6.list(3372): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3373) " "Verilog HDL assignment warning at ship_6.list(3373): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3374) " "Verilog HDL assignment warning at ship_6.list(3374): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3375) " "Verilog HDL assignment warning at ship_6.list(3375): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3376) " "Verilog HDL assignment warning at ship_6.list(3376): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3377) " "Verilog HDL assignment warning at ship_6.list(3377): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3378) " "Verilog HDL assignment warning at ship_6.list(3378): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865474 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3379) " "Verilog HDL assignment warning at ship_6.list(3379): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3380) " "Verilog HDL assignment warning at ship_6.list(3380): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3381) " "Verilog HDL assignment warning at ship_6.list(3381): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3382) " "Verilog HDL assignment warning at ship_6.list(3382): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3383) " "Verilog HDL assignment warning at ship_6.list(3383): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3384) " "Verilog HDL assignment warning at ship_6.list(3384): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3385) " "Verilog HDL assignment warning at ship_6.list(3385): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3386) " "Verilog HDL assignment warning at ship_6.list(3386): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3387) " "Verilog HDL assignment warning at ship_6.list(3387): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3388) " "Verilog HDL assignment warning at ship_6.list(3388): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3389) " "Verilog HDL assignment warning at ship_6.list(3389): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3390) " "Verilog HDL assignment warning at ship_6.list(3390): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3391) " "Verilog HDL assignment warning at ship_6.list(3391): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3392) " "Verilog HDL assignment warning at ship_6.list(3392): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3393) " "Verilog HDL assignment warning at ship_6.list(3393): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3394) " "Verilog HDL assignment warning at ship_6.list(3394): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3395) " "Verilog HDL assignment warning at ship_6.list(3395): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3396) " "Verilog HDL assignment warning at ship_6.list(3396): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3397) " "Verilog HDL assignment warning at ship_6.list(3397): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3398) " "Verilog HDL assignment warning at ship_6.list(3398): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3399) " "Verilog HDL assignment warning at ship_6.list(3399): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3400) " "Verilog HDL assignment warning at ship_6.list(3400): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3401) " "Verilog HDL assignment warning at ship_6.list(3401): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3402) " "Verilog HDL assignment warning at ship_6.list(3402): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3403) " "Verilog HDL assignment warning at ship_6.list(3403): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3404) " "Verilog HDL assignment warning at ship_6.list(3404): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3405) " "Verilog HDL assignment warning at ship_6.list(3405): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3406) " "Verilog HDL assignment warning at ship_6.list(3406): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3407) " "Verilog HDL assignment warning at ship_6.list(3407): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3408) " "Verilog HDL assignment warning at ship_6.list(3408): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3409) " "Verilog HDL assignment warning at ship_6.list(3409): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3410) " "Verilog HDL assignment warning at ship_6.list(3410): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3411) " "Verilog HDL assignment warning at ship_6.list(3411): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3412) " "Verilog HDL assignment warning at ship_6.list(3412): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3413) " "Verilog HDL assignment warning at ship_6.list(3413): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3414) " "Verilog HDL assignment warning at ship_6.list(3414): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3415) " "Verilog HDL assignment warning at ship_6.list(3415): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3416) " "Verilog HDL assignment warning at ship_6.list(3416): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3417) " "Verilog HDL assignment warning at ship_6.list(3417): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3418) " "Verilog HDL assignment warning at ship_6.list(3418): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3419) " "Verilog HDL assignment warning at ship_6.list(3419): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3420) " "Verilog HDL assignment warning at ship_6.list(3420): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3421) " "Verilog HDL assignment warning at ship_6.list(3421): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3422) " "Verilog HDL assignment warning at ship_6.list(3422): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3423) " "Verilog HDL assignment warning at ship_6.list(3423): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3424) " "Verilog HDL assignment warning at ship_6.list(3424): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3425) " "Verilog HDL assignment warning at ship_6.list(3425): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3426) " "Verilog HDL assignment warning at ship_6.list(3426): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3427) " "Verilog HDL assignment warning at ship_6.list(3427): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3428) " "Verilog HDL assignment warning at ship_6.list(3428): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3429) " "Verilog HDL assignment warning at ship_6.list(3429): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3430) " "Verilog HDL assignment warning at ship_6.list(3430): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3431) " "Verilog HDL assignment warning at ship_6.list(3431): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3432) " "Verilog HDL assignment warning at ship_6.list(3432): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3433) " "Verilog HDL assignment warning at ship_6.list(3433): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3434) " "Verilog HDL assignment warning at ship_6.list(3434): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3435) " "Verilog HDL assignment warning at ship_6.list(3435): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3436) " "Verilog HDL assignment warning at ship_6.list(3436): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3437) " "Verilog HDL assignment warning at ship_6.list(3437): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3438) " "Verilog HDL assignment warning at ship_6.list(3438): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3439) " "Verilog HDL assignment warning at ship_6.list(3439): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3440) " "Verilog HDL assignment warning at ship_6.list(3440): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3441) " "Verilog HDL assignment warning at ship_6.list(3441): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3442) " "Verilog HDL assignment warning at ship_6.list(3442): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3443) " "Verilog HDL assignment warning at ship_6.list(3443): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3444) " "Verilog HDL assignment warning at ship_6.list(3444): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3445) " "Verilog HDL assignment warning at ship_6.list(3445): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3446) " "Verilog HDL assignment warning at ship_6.list(3446): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3447) " "Verilog HDL assignment warning at ship_6.list(3447): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3448) " "Verilog HDL assignment warning at ship_6.list(3448): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3449) " "Verilog HDL assignment warning at ship_6.list(3449): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3450) " "Verilog HDL assignment warning at ship_6.list(3450): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3451) " "Verilog HDL assignment warning at ship_6.list(3451): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3452) " "Verilog HDL assignment warning at ship_6.list(3452): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3453) " "Verilog HDL assignment warning at ship_6.list(3453): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3454) " "Verilog HDL assignment warning at ship_6.list(3454): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3455) " "Verilog HDL assignment warning at ship_6.list(3455): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3456) " "Verilog HDL assignment warning at ship_6.list(3456): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3457) " "Verilog HDL assignment warning at ship_6.list(3457): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3458) " "Verilog HDL assignment warning at ship_6.list(3458): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3459) " "Verilog HDL assignment warning at ship_6.list(3459): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3460) " "Verilog HDL assignment warning at ship_6.list(3460): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3461) " "Verilog HDL assignment warning at ship_6.list(3461): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3462) " "Verilog HDL assignment warning at ship_6.list(3462): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3463) " "Verilog HDL assignment warning at ship_6.list(3463): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3464) " "Verilog HDL assignment warning at ship_6.list(3464): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3465) " "Verilog HDL assignment warning at ship_6.list(3465): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3466) " "Verilog HDL assignment warning at ship_6.list(3466): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3467) " "Verilog HDL assignment warning at ship_6.list(3467): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3468) " "Verilog HDL assignment warning at ship_6.list(3468): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3469) " "Verilog HDL assignment warning at ship_6.list(3469): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3470) " "Verilog HDL assignment warning at ship_6.list(3470): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3471) " "Verilog HDL assignment warning at ship_6.list(3471): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3472) " "Verilog HDL assignment warning at ship_6.list(3472): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3473) " "Verilog HDL assignment warning at ship_6.list(3473): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3474) " "Verilog HDL assignment warning at ship_6.list(3474): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3475) " "Verilog HDL assignment warning at ship_6.list(3475): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3476) " "Verilog HDL assignment warning at ship_6.list(3476): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3477) " "Verilog HDL assignment warning at ship_6.list(3477): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3478) " "Verilog HDL assignment warning at ship_6.list(3478): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3479) " "Verilog HDL assignment warning at ship_6.list(3479): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3480) " "Verilog HDL assignment warning at ship_6.list(3480): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3481) " "Verilog HDL assignment warning at ship_6.list(3481): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3482) " "Verilog HDL assignment warning at ship_6.list(3482): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3483) " "Verilog HDL assignment warning at ship_6.list(3483): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3484) " "Verilog HDL assignment warning at ship_6.list(3484): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3485) " "Verilog HDL assignment warning at ship_6.list(3485): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3486) " "Verilog HDL assignment warning at ship_6.list(3486): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3487) " "Verilog HDL assignment warning at ship_6.list(3487): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3488) " "Verilog HDL assignment warning at ship_6.list(3488): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3489) " "Verilog HDL assignment warning at ship_6.list(3489): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3490) " "Verilog HDL assignment warning at ship_6.list(3490): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3491) " "Verilog HDL assignment warning at ship_6.list(3491): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3492) " "Verilog HDL assignment warning at ship_6.list(3492): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3493) " "Verilog HDL assignment warning at ship_6.list(3493): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3494) " "Verilog HDL assignment warning at ship_6.list(3494): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3495) " "Verilog HDL assignment warning at ship_6.list(3495): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3496) " "Verilog HDL assignment warning at ship_6.list(3496): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3497) " "Verilog HDL assignment warning at ship_6.list(3497): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3498) " "Verilog HDL assignment warning at ship_6.list(3498): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3499) " "Verilog HDL assignment warning at ship_6.list(3499): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3500) " "Verilog HDL assignment warning at ship_6.list(3500): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3501) " "Verilog HDL assignment warning at ship_6.list(3501): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3502) " "Verilog HDL assignment warning at ship_6.list(3502): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3503) " "Verilog HDL assignment warning at ship_6.list(3503): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3504) " "Verilog HDL assignment warning at ship_6.list(3504): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3505) " "Verilog HDL assignment warning at ship_6.list(3505): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3506) " "Verilog HDL assignment warning at ship_6.list(3506): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3507) " "Verilog HDL assignment warning at ship_6.list(3507): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3508) " "Verilog HDL assignment warning at ship_6.list(3508): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3509) " "Verilog HDL assignment warning at ship_6.list(3509): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3510) " "Verilog HDL assignment warning at ship_6.list(3510): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3511) " "Verilog HDL assignment warning at ship_6.list(3511): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3512) " "Verilog HDL assignment warning at ship_6.list(3512): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3513) " "Verilog HDL assignment warning at ship_6.list(3513): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3514) " "Verilog HDL assignment warning at ship_6.list(3514): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3515) " "Verilog HDL assignment warning at ship_6.list(3515): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3516) " "Verilog HDL assignment warning at ship_6.list(3516): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3517) " "Verilog HDL assignment warning at ship_6.list(3517): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3518) " "Verilog HDL assignment warning at ship_6.list(3518): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3519) " "Verilog HDL assignment warning at ship_6.list(3519): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3520) " "Verilog HDL assignment warning at ship_6.list(3520): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3521) " "Verilog HDL assignment warning at ship_6.list(3521): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3522) " "Verilog HDL assignment warning at ship_6.list(3522): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3523) " "Verilog HDL assignment warning at ship_6.list(3523): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3524) " "Verilog HDL assignment warning at ship_6.list(3524): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3525) " "Verilog HDL assignment warning at ship_6.list(3525): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865489 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3526) " "Verilog HDL assignment warning at ship_6.list(3526): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3527) " "Verilog HDL assignment warning at ship_6.list(3527): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3528) " "Verilog HDL assignment warning at ship_6.list(3528): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3529) " "Verilog HDL assignment warning at ship_6.list(3529): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3530) " "Verilog HDL assignment warning at ship_6.list(3530): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3531) " "Verilog HDL assignment warning at ship_6.list(3531): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3532) " "Verilog HDL assignment warning at ship_6.list(3532): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3533) " "Verilog HDL assignment warning at ship_6.list(3533): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3534) " "Verilog HDL assignment warning at ship_6.list(3534): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3535) " "Verilog HDL assignment warning at ship_6.list(3535): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3536) " "Verilog HDL assignment warning at ship_6.list(3536): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3537) " "Verilog HDL assignment warning at ship_6.list(3537): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3538) " "Verilog HDL assignment warning at ship_6.list(3538): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3539) " "Verilog HDL assignment warning at ship_6.list(3539): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3540) " "Verilog HDL assignment warning at ship_6.list(3540): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3541) " "Verilog HDL assignment warning at ship_6.list(3541): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3542) " "Verilog HDL assignment warning at ship_6.list(3542): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3543) " "Verilog HDL assignment warning at ship_6.list(3543): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3544) " "Verilog HDL assignment warning at ship_6.list(3544): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3545) " "Verilog HDL assignment warning at ship_6.list(3545): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3546) " "Verilog HDL assignment warning at ship_6.list(3546): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3547) " "Verilog HDL assignment warning at ship_6.list(3547): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3548) " "Verilog HDL assignment warning at ship_6.list(3548): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3549) " "Verilog HDL assignment warning at ship_6.list(3549): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3550) " "Verilog HDL assignment warning at ship_6.list(3550): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3551) " "Verilog HDL assignment warning at ship_6.list(3551): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3552) " "Verilog HDL assignment warning at ship_6.list(3552): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3553) " "Verilog HDL assignment warning at ship_6.list(3553): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3554) " "Verilog HDL assignment warning at ship_6.list(3554): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3555) " "Verilog HDL assignment warning at ship_6.list(3555): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3556) " "Verilog HDL assignment warning at ship_6.list(3556): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3557) " "Verilog HDL assignment warning at ship_6.list(3557): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3558) " "Verilog HDL assignment warning at ship_6.list(3558): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3559) " "Verilog HDL assignment warning at ship_6.list(3559): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3560) " "Verilog HDL assignment warning at ship_6.list(3560): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3561) " "Verilog HDL assignment warning at ship_6.list(3561): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3562) " "Verilog HDL assignment warning at ship_6.list(3562): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3563) " "Verilog HDL assignment warning at ship_6.list(3563): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3564) " "Verilog HDL assignment warning at ship_6.list(3564): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3565) " "Verilog HDL assignment warning at ship_6.list(3565): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3566) " "Verilog HDL assignment warning at ship_6.list(3566): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3567) " "Verilog HDL assignment warning at ship_6.list(3567): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3568) " "Verilog HDL assignment warning at ship_6.list(3568): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3569) " "Verilog HDL assignment warning at ship_6.list(3569): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3570) " "Verilog HDL assignment warning at ship_6.list(3570): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3571) " "Verilog HDL assignment warning at ship_6.list(3571): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3572) " "Verilog HDL assignment warning at ship_6.list(3572): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3573) " "Verilog HDL assignment warning at ship_6.list(3573): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3574) " "Verilog HDL assignment warning at ship_6.list(3574): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3575) " "Verilog HDL assignment warning at ship_6.list(3575): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3576) " "Verilog HDL assignment warning at ship_6.list(3576): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3577) " "Verilog HDL assignment warning at ship_6.list(3577): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3578) " "Verilog HDL assignment warning at ship_6.list(3578): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3579) " "Verilog HDL assignment warning at ship_6.list(3579): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3580) " "Verilog HDL assignment warning at ship_6.list(3580): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3581) " "Verilog HDL assignment warning at ship_6.list(3581): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3582) " "Verilog HDL assignment warning at ship_6.list(3582): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3583) " "Verilog HDL assignment warning at ship_6.list(3583): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3584) " "Verilog HDL assignment warning at ship_6.list(3584): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3585) " "Verilog HDL assignment warning at ship_6.list(3585): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3586) " "Verilog HDL assignment warning at ship_6.list(3586): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3587) " "Verilog HDL assignment warning at ship_6.list(3587): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3588) " "Verilog HDL assignment warning at ship_6.list(3588): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3589) " "Verilog HDL assignment warning at ship_6.list(3589): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3590) " "Verilog HDL assignment warning at ship_6.list(3590): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3591) " "Verilog HDL assignment warning at ship_6.list(3591): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3592) " "Verilog HDL assignment warning at ship_6.list(3592): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3593) " "Verilog HDL assignment warning at ship_6.list(3593): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3594) " "Verilog HDL assignment warning at ship_6.list(3594): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3595) " "Verilog HDL assignment warning at ship_6.list(3595): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3596) " "Verilog HDL assignment warning at ship_6.list(3596): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3597) " "Verilog HDL assignment warning at ship_6.list(3597): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3598) " "Verilog HDL assignment warning at ship_6.list(3598): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3599) " "Verilog HDL assignment warning at ship_6.list(3599): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ship_6.list(3600) " "Verilog HDL assignment warning at ship_6.list(3600): truncated value with size 4 to match size of target (2)" {  } { { "ship_6.list" "" { Text "C:/Users/zulal/Desktop/KlausShip_project/ship_6.list" 3600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719136865505 "|top|MainActivity:qwert|Picture:axc"}
