INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab1/lab1.srcs/sources_1/imports/ALU_1.srcs/sources_1/new/pipelined_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab1/lab1.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
