// Seed: 294983564
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    input wire id_10,
    input supply1 id_11,
    output wor id_12
);
  assign id_0 = id_1;
  wire  id_14;
  logic id_15;
  ;
  wire id_16;
  assign id_0 = id_4 ? id_11 == id_7 : id_7;
  assign id_9.id_7 = -1 == id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    output wand id_5
);
  bit [-1  !==  1 : 1] id_7;
  logic [-1 : -1 'd0] id_8;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5,
      id_0,
      id_0,
      id_4,
      id_5,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_12 = 0;
  initial if (1) id_7 = 1;
endmodule
