Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/itzzinfinity/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_16_tb_behav xil_defaultlib.mux_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:18]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:19]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:20]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:21]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:22]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:23]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:24]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:25]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:30]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:31]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:32]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:33]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:38]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:39]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_024/project_1/project_1.srcs/sources_1/new/mux_16_to_1.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_to_1
Compiling module xil_defaultlib.mux_16_to_1
Compiling module xil_defaultlib.mux_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_16_tb_behav
