{"Source Block": ["verilog-ethernet/rtl/axis_fifo_64.v@84:94@HdlStmAssign", "assign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n    write = 1'b0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_fifo_64.v@102:112", "reg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\n"], ["verilog-ethernet/rtl/axis_fifo.v@77:87", "reg write;\nreg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// Write logic\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@85:95", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n    write = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@99:109", "\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n"], ["verilog-ethernet/rtl/axis_register_64.v@83:93", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or the temp reg will not be filled on the next cycle (output reg empty or no input)\nwire input_axis_tready_early = output_axis_tready | (~temp_axis_tvalid_reg & (~output_axis_tvalid_reg | ~input_axis_tvalid));\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_fifo.v@79:89", "\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// Write logic\nalways @* begin\n    write = 1'b0;\n"], ["verilog-ethernet/rtl/axis_fifo.v@78:88", "reg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// Write logic\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@104:114", "assign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@101:111", "reg write;\nreg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@100:110", "assign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n        input_rst_sync1_reg <= 1'b1;\n"], ["verilog-ethernet/rtl/axis_fifo.v@80:90", "assign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// Write logic\nalways @* begin\n    write = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@82:92", "reg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@79:89", "\n// control signals\nreg write;\nreg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@81:91", "reg write;\nreg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_register_64.v@80:90", "reg store_axis_temp_to_output;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or the temp reg will not be filled on the next cycle (output reg empty or no input)\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@97:107", "reg write;\nreg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@95:105", "\n// control signals\nreg write;\nreg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@105:115", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n        input_rst_sync1_reg <= 1'b1;\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@103:113", "\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n"], ["verilog-ethernet/rtl/axis_fifo.v@75:85", "\n// control signals\nreg write;\nreg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@99:109", "\n// control signals\nreg write;\nreg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@98:108", "reg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@83:93", "\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_register_64.v@79:89", "reg store_axis_input_to_temp;\nreg store_axis_temp_to_output;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"]], "Diff Content": {"Delete": [[89, "assign output_axis_tlast = output_axis_tlast_reg;\n"]], "Add": []}}