Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 14 16:58:39 2021
| Host         : DESKTOP-IVKJU52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             322 |          102 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              77 |           45 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              45 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                 |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Display/E[0]                                   | Display/SS[0]                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Display/SR[0]                                  |                                 |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | Display/noteToReset_reg[1]_0[0]                |                                 |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | Display/noteToReset_reg[1]_1[0]                |                                 |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | Display/noteToReset_reg[0]_0[0]                |                                 |                4 |              6 |         1.50 |
| ~clk_IBUF_BUFG | myCPU/CPU/PC[6]/w72                            |                                 |                4 |              7 |         1.75 |
| ~clk_IBUF_BUFG | myCPU/CPU/PC[6]/select                         |                                 |                3 |              7 |         2.33 |
| ~clk_IBUF_BUFG | myCPU/CPU/PC[6]/q_reg_4                        |                                 |                3 |              7 |         2.33 |
|  clk25         |                                                | reset_IBUF                      |                4 |             10 |         2.50 |
|  clk25         | Display/vPos                                   | reset_IBUF                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | Display/vPos_reg[6]_0                          | Display/SR[0]                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | Display/vPos_reg[6]_0                          | Display/noteToReset_reg[1]_0[0] |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | Display/vPos_reg[6]_0                          | Display/noteToReset_reg[1]_1[0] |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | Display/vPos_reg[6]_0                          | Display/noteToReset_reg[0]_0[0] |                5 |             10 |         2.00 |
|  colorToUse__0 |                                                |                                 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                                | clear                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | myCPU/RegisterFile/write_enable_and_decoder[1] |                                 |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG |                                                |                                 |               18 |             33 |         1.83 |
| ~clk_IBUF_BUFG |                                                |                                 |               76 |            274 |         3.61 |
+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+


