abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 2512914723
[95450] is replaced by [95466] with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit result/c1908_1_0_756_37.3.blif
time = 2163931 us
--------------- round 2 ---------------
seed = 3225778684
[95292] is replaced by [95278] with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit result/c1908_2_0_754_37.3.blif
time = 4208988 us
--------------- round 3 ---------------
seed = 1157099609
[95350] is replaced by [95364] with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit result/c1908_3_0_752_37.3.blif
time = 6256376 us
--------------- round 4 ---------------
seed = 2955999056
[95380] is replaced by [95410] with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit result/c1908_4_0_750_37.3.blif
time = 8276315 us
--------------- round 5 ---------------
seed = 3092684184
[95484] is replaced by [95394] with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit result/c1908_5_0_748_37.3.blif
time = 10288263 us
--------------- round 6 ---------------
seed = 3094358132
[95158] is replaced by [95150] with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit result/c1908_6_0_746_37.3.blif
time = 12309857 us
--------------- round 7 ---------------
seed = 1055479117
[96037] is replaced by [96028] with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit result/c1908_7_0_744_37.3.blif
time = 14310574 us
--------------- round 8 ---------------
seed = 3141112767
[96034] is replaced by [96028] with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit result/c1908_8_0_742_37.3.blif
time = 16334527 us
--------------- round 9 ---------------
seed = 920183655
[96675] is replaced by [96830] with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit result/c1908_9_0_741_37.3.blif
time = 18312560 us
--------------- round 10 ---------------
seed = 821947237
[95140] is replaced by [96852] with estimated error 0.00012
error = 0.00012
area = 738
delay = 37.3
#gates = 280
output circuit result/c1908_10_0.00012_738_37.3.blif
time = 20281620 us
--------------- round 11 ---------------
seed = 511607120
[95116] is replaced by one with estimated error 0.00128
error = 0.00128
area = 725
delay = 37.3
#gates = 276
output circuit result/c1908_11_0.00128_725_37.3.blif
time = 22240793 us
--------------- round 12 ---------------
seed = 239177729
[95915] is replaced by [96028] with estimated error 0.00122
error = 0.00122
area = 722
delay = 37.3
#gates = 275
output circuit result/c1908_12_0.00122_722_37.3.blif
time = 24166963 us
--------------- round 13 ---------------
seed = 335197010
[96066] is replaced by G871 with estimated error 0.00725
error = 0.00725
area = 686
delay = 37.3
#gates = 263
output circuit result/c1908_13_0.00725_686_37.3.blif
time = 26076528 us
--------------- round 14 ---------------
seed = 1551421974
[95970] is replaced by one with estimated error 0.0081
error = 0.0081
area = 680
delay = 37.3
#gates = 261
output circuit result/c1908_14_0.0081_680_37.3.blif
time = 27868756 us
--------------- round 15 ---------------
seed = 301841442
G12 is replaced by [95862] with inverter with estimated error 0.00874
error = 0.00874
area = 676
delay = 37.3
#gates = 260
output circuit result/c1908_15_0.00874_676_37.3.blif
time = 29605990 us
--------------- round 16 ---------------
seed = 1769151369
[96000] is replaced by one with estimated error 0.00985
error = 0.00985
area = 670
delay = 37.3
#gates = 258
output circuit result/c1908_16_0.00985_670_37.3.blif
time = 31336008 us
--------------- round 17 ---------------
seed = 1333881258
exceed error bound
