{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556187563274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556187563274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 18:19:23 2019 " "Processing started: Thu Apr 25 18:19:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556187563274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1556187563274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision BASIC -output C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar BASIC " "Command: quartus_sh --archive -revision BASIC -output C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar BASIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1556187563274 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision BASIC -output C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar BASIC " "Quartus(args): -qar -revision BASIC -output C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar BASIC" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1556187563274 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1556187563399 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1556187563695 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "Shell" 0 0 1556187563758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1556187564506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Shell" 0 -1 1556187564506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_state.v 1 1 " "Found 1 design units, including 1 entities, in source file led_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_state " "Found entity 1: LED_state" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556187573882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1556187573882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556187573882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1556187573882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "basic.v 1 1 " "Using design file basic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "basic.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/basic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556187573913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Shell" 0 -1 1556187573913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BASIC " "Elaborating entity \"BASIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Shell" 0 -1 1556187573913 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..11\] basic.v(12) " "Output port \"LEDR\[17..11\]\" at basic.v(12) has no driver" {  } { { "basic.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/basic.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Shell" 0 -1 1556187573929 "|BASIC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..0\] basic.v(12) " "Output port \"LEDR\[2..0\]\" at basic.v(12) has no driver" {  } { { "basic.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/basic.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Shell" 0 -1 1556187573929 "|BASIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_state LED_state:LED1 " "Elaborating entity \"LED_state\" for hierarchy \"LED_state:LED1\"" {  } { { "basic.v" "LED1" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/basic.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Shell" 0 -1 1556187573929 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk LED_state.v(27) " "Verilog HDL Always Construct warning at LED_state.v(27): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk LED_state.v(31) " "Verilog HDL Always Construct warning at LED_state.v(31): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(40) " "Verilog HDL assignment warning at LED_state.v(40): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(45) " "Verilog HDL assignment warning at LED_state.v(45): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(47) " "Verilog HDL assignment warning at LED_state.v(47): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(50) " "Verilog HDL assignment warning at LED_state.v(50): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(52) " "Verilog HDL assignment warning at LED_state.v(52): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(55) " "Verilog HDL assignment warning at LED_state.v(55): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(57) " "Verilog HDL assignment warning at LED_state.v(57): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(60) " "Verilog HDL assignment warning at LED_state.v(60): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(62) " "Verilog HDL assignment warning at LED_state.v(62): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/LED_state.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1556187573929 "|BASIC|LED_state:LED1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:seg0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:seg0\"" {  } { { "basic.v" "seg0" { Text "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/basic.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Shell" 0 -1 1556187573944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Shell" 0 -1 1556187573976 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1556187574615 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1556187574615 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1556187574615 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1556187574646 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1556187574678 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/ " "Using common directory C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1556187574693 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/NIUECE5F/Desktop/fpga-week6/Counter1/BASIC.qar'" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "0" "" "Generated report 'BASIC.archive.rpt'" {  } {  } 0 0 "Generated report 'BASIC.archive.rpt'" 0 0 "Shell" 0 0 1556187574693 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1556187576737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 17 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556187576737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 18:19:36 2019 " "Processing ended: Thu Apr 25 18:19:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556187576737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556187576737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556187576737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1556187576737 ""}
