5 17 1fd01 45 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always1.vcd) 2 -o (always1.cdd) 2 -v (always1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always1.v 1 48 1 
2 1 7 7 7 20006 18 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 12 12 12 110011 1e 1 100c 0 0 1 1 c
2 3 12 12 12 90011 2e 27 100a 2 0 1 18 0 1 0 0 0 0
2 4 12 12 12 1a001a f 1 100c 0 0 1 1 d
2 5 12 12 12 19001a f 1b 100c 4 0 1 18 0 1 1 1 0 0
2 6 12 12 12 140014 0 1 1410 0 0 1 1 d
2 7 12 12 12 14001a f 38 e 5 6
2 8 14 14 14 110011 10 1 100c 0 0 1 1 d
2 9 14 14 14 90011 19 28 100a 8 0 1 18 0 1 0 0 0 0
2 10 14 14 14 1a001a 8 1 100c 0 0 1 1 e
2 11 14 14 14 19001a 8 1b 100c 10 0 1 18 0 1 1 1 0 0
2 12 14 14 14 140014 0 1 1410 0 0 1 1 e
2 13 14 14 14 14001a 8 38 e 11 12
2 14 16 16 16 e000e 2 1 100c 0 0 1 1 f
2 15 16 16 16 e000e 2 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 16 16 16 90009 8 1 100c 0 0 1 1 e
2 17 16 16 16 90009 8 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 16 16 16 9000e 15 2b 100a 15 17 1 18 0 1 0 0 0 0
2 19 16 16 16 190019 2 1 100c 0 0 1 1 f
2 20 16 16 16 150015 8 1 100c 0 0 1 1 e
2 21 16 16 16 150019 a 8 138c 19 20 1 18 0 1 1 1 1 0
2 22 16 16 16 110011 0 1 1410 0 0 1 1 g
2 23 16 16 16 110019 a 37 1e 21 22
2 24 18 18 18 110011 1e 1 100c 0 0 1 1 c
2 25 18 18 18 90011 2e 27 100a 24 0 1 18 0 1 0 0 0 0
2 26 19 19 19 a000a f 1 100c 0 0 1 1 d
2 27 19 19 19 60006 8 1 100c 0 0 1 1 e
2 28 19 19 19 6000a f 8 138c 26 27 1 18 0 1 1 1 1 0
2 29 19 19 19 2000c f 39 e 28 0
2 30 22 22 22 9000c 1 0 21008 0 0 1 16 1 0
2 31 22 22 22 40004 0 1 1410 0 0 1 1 h
2 32 22 22 22 4000c b 38 a 30 31
2 33 20 20 20 9000c 1 0 21004 0 0 1 16 0 0
2 34 20 20 20 40004 0 1 1410 0 0 1 1 h
2 35 20 20 20 4000c 4 38 16 33 34
2 36 40 40 40 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 4 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 c 3 4 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 d 4 4 7000a 1 0 0 0 1 17 0 1 0 1 1 0
1 e 5 4 7000d 1 0 0 0 1 17 0 1 0 1 1 0
1 f 6 4 1070010 1 0 0 0 1 17 0 1 0 1 0 0
1 g 7 4 1070013 1 0 0 0 1 17 0 1 0 1 1 0
1 h 8 4 70016 1 0 0 0 1 17 0 1 0 1 1 0
4 1 7 1 0 1
4 3 1 7 0 3
4 7 6 3 3 3
4 9 1 13 0 9
4 13 6 9 9 9
4 18 1 23 0 18
4 23 6 18 18 18
4 25 1 29 0 25
4 29 0 35 32 25
4 35 6 25 25 25
4 32 6 25 25 25
4 36 1 0 0 36
3 1 main.u$0 "main.u$0" 0 always1.v 7 10 1 
2 37 8 8 8 40004 1 0 1008 0 0 32 48 5 0
2 38 8 8 8 30004 2f 2c 900a 37 0 32 18 0 ffffffff 0 0 0 0
2 39 9 9 9 80008 17 1 101c 0 0 1 1 b
2 40 9 9 9 30003 0 1 1410 0 0 1 1 a
2 41 9 9 9 30008 17 38 3e 39 40
4 38 11 41 0 38
4 41 0 0 0 38
3 1 main.u$1 "main.u$1" 0 always1.v 24 38 1 
3 1 main.u$3 "main.u$3" 0 always1.v 40 46 1 
2 42 41 41 41 50008 1 0 21004 0 0 1 16 0 0
2 43 41 41 41 10001 0 1 1410 0 0 1 1 f
2 44 41 41 41 10008 1 37 16 42 43
2 45 42 42 42 20003 1 0 1008 0 0 32 48 14 0
2 46 42 42 42 10003 2 2c 900a 45 0 32 18 0 ffffffff 0 0 0 0
2 47 43 43 43 50008 1 0 21008 0 0 1 16 1 0
2 48 43 43 43 10001 0 1 1410 0 0 1 1 f
2 49 43 43 43 10008 1 37 1a 47 48
2 50 44 44 44 20004 1 0 1008 0 0 32 48 64 0
2 51 44 44 44 10004 2 2c 900a 50 0 32 18 0 ffffffff 0 0 0 0
2 52 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 52 0 0 0 44
4 44 11 46 46 44
4 46 0 49 0 44
4 49 0 51 51 44
4 51 0 52 0 44
